<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>flang: machreg.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">flang<span id="projectnumber">&#160;15.0.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4eeb864c4eec08c7d6b9d3b0352cfdde.html">tools</a></li><li class="navelem"><a class="el" href="dir_016e2caca962d7060a86a6976f76d821.html">flang2</a></li><li class="navelem"><a class="el" href="dir_42a20fcc31492594f11b489d6a047d83.html">flang2exe</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">machreg.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="machreg_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*  machreg.c - Machine register definitions for the i386/387 */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;machreg.h&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &quot;error.h&quot;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;global.h&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;symtab.h&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="regutil_8h.html">regutil.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;machreg.h&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="ili_8h.html">ili.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* local functions for mr_getreg() &amp; mr_getnext(); these routines called</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * twice to fetch two IR registers for a KR register.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="machreg_8cpp.html#a9d1ff49e9d4cfea9580e3edb032f0426">_mr_getreg</a>(<span class="keywordtype">int</span> rtype);</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="machreg_8cpp.html#a56452244bd21d53a6960542fc06b631d">_mr_getnext</a>(<span class="keywordtype">int</span> rtype);</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">   24</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a>; <span class="comment">/* current register for retry (mr_getnext) */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#a6334ba866b882c0739c28b31d5e79a27">   26</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_variable" href="machreg_8cpp.html#a6334ba866b882c0739c28b31d5e79a27">mr_restore</a>;          <span class="comment">/* need to backout for KR registers? */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#a7f30a43de845f3558991969ec250c852">   27</a></span><span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="machreg_8cpp.html#a7f30a43de845f3558991969ec250c852">mr_restore_next_global</a>; <span class="comment">/* saving the mr.next_global field */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#ad989011a77230b6c9e21d94feb03fa0c">   28</a></span><span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="machreg_8cpp.html#ad989011a77230b6c9e21d94feb03fa0c">mr_restore_nused</a>;       <span class="comment">/* saving the mr.nused field */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">   30</a></span><span class="keyword">static</span> <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a> <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#a896e682f30fa6024b8d6413ff06ae877">MR_UNIQ</a>] = {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    {1, 8, 8 <span class="comment">/*TBD*/</span>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a7a09b692cc59a2d8b90388e5a4599bc6">MR_L1</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ab320c03ad342d3745632029080ff979b">MR_U1</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ab320c03ad342d3745632029080ff979b">MR_U1</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ab320c03ad342d3745632029080ff979b">MR_U1</a>, 0, 0, <span class="charliteral">&#39;i&#39;</span>},       <span class="comment">/*  %r&#39;s  */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    {1, 8, 8 <span class="comment">/*TBD*/</span>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a79647ae436468779c7cfd44f06dfb6f7">MR_L2</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a47584c5583c97850a325cccf99b11a43">MR_U2</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a47584c5583c97850a325cccf99b11a43">MR_U2</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a47584c5583c97850a325cccf99b11a43">MR_U2</a>, 0, <a class="code hl_define" href="aarch64_2machreg_8h.html#a613b72189325dac7cfbe30c574d758ca">MR_MAX1</a>, <span class="charliteral">&#39;f&#39;</span>}, <span class="comment">/*  %f&#39;s  */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    {1, 8, 8 <span class="comment">/*TBD*/</span>, <a class="code hl_define" href="aarch64_2machreg_8h.html#a594811c9806a38d7d394b01b4952374a">MR_L3</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ac49de1a128e704287a77066c77f4365a">MR_U3</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ac49de1a128e704287a77066c77f4365a">MR_U3</a>, <a class="code hl_define" href="aarch64_2machreg_8h.html#ac49de1a128e704287a77066c77f4365a">MR_U3</a>, 0, (<a class="code hl_define" href="aarch64_2machreg_8h.html#a613b72189325dac7cfbe30c574d758ca">MR_MAX1</a> + <a class="code hl_define" href="aarch64_2machreg_8h.html#a9656c69ba835b33d244fcc796029a493">MR_MAX2</a>),</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>     <span class="charliteral">&#39;x&#39;</span>} <span class="comment">/*  %f&#39;s  xmm */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>};</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a7379f13d5332bd803199213f6aca5e93">   37</a></span><a class="code hl_struct" href="structREG.html">REG</a> <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a6f94373aeb471825c7c8ad3022f0a270">RATA_RTYPES_TOTAL</a>] = {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    {6, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  IR  */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    {3, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  SP  */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    {3, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  DP  */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    {6, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  AR  */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    {3, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  KR  */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    {0, 0, 0, 0, 0, 0},                   <span class="comment">/*  VECT  */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    {0, 0, 0, 0, 0, 0},                   <span class="comment">/*  QP    */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    {3, 0, 0, 0, 0, <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>},            <span class="comment">/*  CSP   */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    {3, 0, 0, 0, 0, <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>},            <span class="comment">/*  CDP   */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    {0, 0, 0, 0, 0, 0},                   <span class="comment">/*  CQP   */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    {0, 0, 0, 0, 0, 0},                   <span class="comment">/*  X87   */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    {0, 0, 0, 0, 0, 0},                   <span class="comment">/*  CX87  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="comment">/* the following will be mapped over SP and DP above */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    {3, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  SPXM  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    {3, 0, 0, 0, &amp;<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2], <a class="code hl_enumvalue" href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a>}, <span class="comment">/*  DPXM  */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>};</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#af048a2e87db78e827656d6847be5dbb4">   55</a></span><a class="code hl_struct" href="structRGSETB.html">RGSETB</a> <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#ac5d66043547c4e79d52b4e073801d454">   57</a></span><span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a8ff27cc2d277ec0fd0f45458c9fcf97c">scratch_regs</a>[3] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a">IR_RAX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacaa1e253407427207ee1bbcac1d48420c9">IR_RCX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a>};</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#if defined(TARGET_LLVM_ARM) || defined(TARGET_LLVM_POWER)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* arguments passed in registers */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a16dc2940db9bc9a6b02ba5ebd984c508">mr_arg_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a> + 1];</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*  xmm0 --&gt; xmm7 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a50e5fb606e1dfc2544ca9b3f1d1929ae">mr_arg_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a> + 1] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                                       <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">XR_XMM4</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">XR_XMM5</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">XR_XMM6</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">XR_XMM7</a>};</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* return result registers */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* rax, rdx */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a8c9a2a3832715b0a3f80053e52f1ac7e">mr_res_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a> + 1] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a">IR_RAX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a>};</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* xmm0, xmm1 */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#aafbfa5203269e679c309c17c17e34455">mr_res_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a> + 1] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>};</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#elif defined(TARGET_WIN_X8664)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/* arguments passed in registers */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/*  rcx,rdx,r8,r9 */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a16dc2940db9bc9a6b02ba5ebd984c508">mr_arg_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a>] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacaa1e253407427207ee1bbcac1d48420c9">IR_RCX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca870c8f681d2e0ee8ad74351791d22a5f">IR_R8</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca6b72716edf2f48425af513349cb3632a">IR_R9</a>};</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*  xmm0 --&gt; xmm3 */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a50e5fb606e1dfc2544ca9b3f1d1929ae">mr_arg_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a>] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a>};</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* return result registers */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* rax */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a8c9a2a3832715b0a3f80053e52f1ac7e">mr_res_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a>] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a">IR_RAX</a>};</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* xmm0 */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#aafbfa5203269e679c309c17c17e34455">mr_res_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a>] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>};</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* arguments passed in registers */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*  rdi,rsi,rdx,rcx,r8,r9 */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a36be8ddafd15b8bb282cd18eca273ada">   91</a></span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a16dc2940db9bc9a6b02ba5ebd984c508">mr_arg_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a>] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca434a8d5789158c7fb74a8815a682157c">IR_RDI</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacacce33a3361de84459cc0568c90234d0c">IR_RSI</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                   <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacaa1e253407427207ee1bbcac1d48420c9">IR_RCX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca870c8f681d2e0ee8ad74351791d22a5f">IR_R8</a>,  <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca6b72716edf2f48425af513349cb3632a">IR_R9</a>};</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/*  xmm0 --&gt; xmm7 */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#ac2d51ec9ed80186b481a87f533a12fe9">   94</a></span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a50e5fb606e1dfc2544ca9b3f1d1929ae">mr_arg_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a>] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                                   <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">XR_XMM4</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">XR_XMM5</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">XR_XMM6</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">XR_XMM7</a>};</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/* return result registers */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">/* rax, rdx */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a75091e25cbb4cedbb2f97da6ace21335">   99</a></span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#a8c9a2a3832715b0a3f80053e52f1ac7e">mr_res_ir</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a>] = {<a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a">IR_RAX</a>, <a class="code hl_enumvalue" href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a>};</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* xmm0, xmm1 */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#af3b637ba62a19248d0e1edc565d41d60">  101</a></span><span class="keywordtype">int</span> <a class="code hl_variable" href="machreg_8cpp.html#aafbfa5203269e679c309c17c17e34455">mr_res_xr</a>[<a class="code hl_define" href="aarch64_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a>] = {<a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a>, <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>};</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"></span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/** \brief Initialize mach_reg structs and reg array. This is done for each</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *  function (subprogram)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#aefaabe7cf30d312ee7aa2b5c3a44487d">  109</a></span><a class="code hl_function" href="machreg_8cpp.html#aefaabe7cf30d312ee7aa2b5c3a44487d">mr_init</a>()</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>{</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#ae9b4c3be58cd9e1cbc6c14216663b5d6">first_dr</a> = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a8e46e4e192b405fa553080ec8c7a96ac">RATA_IR</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#a2075177ab42bccb1b18de17db727e216">first_sp</a> = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#a9104cb0ab490ef4dc948ab8cd578a10e">first_dp</a> = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#af87d393f3e233c8c96ae38721aaa0b71">first_ar</a> = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a37cda96db375cd145f5440868244d3bc">RATA_AR</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordflow">for</span> (<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> = 0; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> &lt; <a class="code hl_define" href="aarch64_2machreg_8h.html#a896e682f30fa6024b8d6413ff06ae877">MR_UNIQ</a>; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>++) {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>].<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>].<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>].<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a> = 0;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  }</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordflow">for</span> (<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> = 0; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> &lt;= <a class="code hl_define" href="regutil_8h.html#a8eb2debc68c4f1013ab6453ce399aa8d">RATA_RTYPES_ACTIVE</a>; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>++) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>].<a class="code hl_variable" href="structREG.html#a32d8b734669dee2327ab0dd18d393212">nused</a> = 0;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>].<a class="code hl_variable" href="structREG.html#a354048cba1a2d8431731af14e016d885">rcand</a> = 0;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  }</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="comment">/* for pic code, we need to reserve %ebx -- treat it like it</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">   * has already been assigned. Since it is register #1, this</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">   * is not too difficult.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">   */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a936f32c389664748aa1dbc85231da494">XBIT</a>(62, 8)) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0].<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a>++;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0].<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a> = 1;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a8e46e4e192b405fa553080ec8c7a96ac">RATA_IR</a>].<a class="code hl_variable" href="structREG.html#a32d8b734669dee2327ab0dd18d393212">nused</a> = 1;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a37cda96db375cd145f5440868244d3bc">RATA_AR</a>].<a class="code hl_variable" href="structREG.html#a32d8b734669dee2327ab0dd18d393212">nused</a> = 1;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  }</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>}</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#ifdef FLANG_MACHREG_UNUSED</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="keyword">static</span> <span class="keywordtype">int</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>mr_isxmm(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>{</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#if DEBUG</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <a class="code hl_define" href="pgerror_8h.html#a3b6fc51e177bf0dbda846c1eb6e2fb32">assert</a>((rtype == <a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a> ||</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>          rtype == <a class="code hl_define" href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a>),</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>         <span class="stringliteral">&quot;mr_isxmm bad rtype&quot;</span>, rtype, <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a1cae39f30de8cd7caff6532475056f5b">ERR_Severe</a>);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="keywordflow">return</span> (<a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#abc643e837d085f1c6a765e06bc98f631">Class</a> == <span class="charliteral">&#39;x&#39;</span>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>}</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a3f3490a935298f44b1f1a5a67c62a830">  155</a></span><a class="code hl_function" href="machreg_8cpp.html#a654c1035a943827bde08f9636be713af">mr_reset_numglobals</a>(<span class="keywordtype">int</span> reduce_by)</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>{</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0].<a class="code hl_variable" href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">last_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[0].<a class="code hl_variable" href="structMACH__REG.html#a63576c9056ca792eee7e7e65425fd200">end_global</a> - reduce_by;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>}</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#ae21cd2f8340609dba61d734a3098580b">  161</a></span><a class="code hl_function" href="machreg_8cpp.html#ae21cd2f8340609dba61d734a3098580b">mr_reset_frglobals</a>()</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>{</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">/* effectively turn off fp global regs. */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1].<a class="code hl_variable" href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">last_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1].<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a> - 1;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2].<a class="code hl_variable" href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">last_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2].<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a> - 1;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>}</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/** \brief get a global register for a given register type (RATA_IR, etc.).</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> *  NOTE that the global registers are allocated in increasing order.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *  next_global locates the next available global register.  The range</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *  of global register values is from first_global to last_global,</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> *  inclusive.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="keywordtype">int</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a0f5504d5787959b6cce491463983b91a">  175</a></span><a class="code hl_function" href="machreg_8cpp.html#a0f5504d5787959b6cce491463983b91a">mr_getreg</a>(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">int</span> rg;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  rg = <a class="code hl_function" href="machreg_8cpp.html#a9d1ff49e9d4cfea9580e3edb032f0426">_mr_getreg</a>(rtype);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">return</span> rg;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>}</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="keyword">static</span> <span class="keywordtype">int</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#a9d1ff49e9d4cfea9580e3edb032f0426">  185</a></span><a class="code hl_function" href="machreg_8cpp.html#a9d1ff49e9d4cfea9580e3edb032f0426">_mr_getreg</a>(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>{</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keyword">register</span> <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a> *mr;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].nused &gt;= <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="regutil_8cpp.html#ae1e1dde676c120fa6d10f3bb2c14059e">max</a>)</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  mr = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">if</span> (mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">last_global</a>)</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="bih_8h.html#ac9a77b5bbb60a94e11405d2f96e7ef9b">BIH_SMOVE</a>(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.entbih) &amp;&amp; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> &gt; 1)</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">/* currently, only allow more than one floating point</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">   * global register if an xbit is set.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">   */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">if</span> ((rtype == <a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a> ||</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>       rtype == <a class="code hl_define" href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a>) &amp;&amp;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>      (!<a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a936f32c389664748aa1dbc85231da494">XBIT</a>(4, 0x4) || <a class="code hl_variable" href="expdf_8cpp.html#a52c00735fccaf0ff9faf191ad657f575">ratb</a>.<a class="code hl_variable" href="structRATB.html#aa6ffc2f1dac3982f08e170fd7ca45144">mexits</a>))</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordflow">if</span> (mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="comment">/* floating point globals need to always start from fp2 (fp1 is</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">   * by convention where the return value of fp functions is placed)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">   * and then increment for each inner loop being processed. Thus,</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">   * the nused field records the largest number of fp registers</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">   * assigned to any loop. This is done differently for the I386</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">   * fp as opposed to the I386 integers or any other register set</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">   * (due primarily to the fact that the fp registers on x86 are</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">   * actually a stack).</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">   */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordflow">if</span> ((rtype != <a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a> &amp;&amp; rtype != <a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a> &amp;&amp; rtype != <a class="code hl_define" href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a> &amp;&amp;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>       rtype != <a class="code hl_define" href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a>) ||</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      (mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> - mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a> + 1 &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>)) {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="structREG.html#a32d8b734669dee2327ab0dd18d393212">nused</a>++;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>++;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  }</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="keywordflow">return</span> (mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a>++);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>}</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"></span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/** \brief map a register type and global register number to an index value in</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * the range 0 .. MR_NUMGLB-1, taking into consideration that certain</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * register types map to the same machine register set.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * This is used by * the optimizer to index into its register history table.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="keywordtype">int</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#ab85987da9915cab6195da7275c07fc28">  233</a></span><a class="code hl_function" href="machreg_8cpp.html#ab85987da9915cab6195da7275c07fc28">mr_gindex</a>(<span class="keywordtype">int</span> rtype, <span class="keywordtype">int</span> regno)</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>{</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a> *mr = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">return</span> ((regno - mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>) + mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a9e3b2ae6e095f70c536eb81980d62687">mapbase</a>);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>}</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"></span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/** \brief communicate to the scheduler the first global register not assigned</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * for each register class </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> *</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * Note that this will be the physical register</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * number; it reflects the number of registers assigned from the physical</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * set mapped from the generic register set. Because two or more generic</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * register sets can map to a single register set, this information</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * can only be computed after all of the assignments are done.</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> *</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a26eef2f82bf97ed25ecfc681ef3c3066">  250</a></span><a class="code hl_function" href="machreg_8cpp.html#a26eef2f82bf97ed25ecfc681ef3c3066">mr_end</a>()</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>{</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#ae9b4c3be58cd9e1cbc6c14216663b5d6">first_dr</a> += <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a8e46e4e192b405fa553080ec8c7a96ac">RATA_IR</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#af87d393f3e233c8c96ae38721aaa0b71">first_ar</a> += <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a37cda96db375cd145f5440868244d3bc">RATA_AR</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#a2075177ab42bccb1b18de17db727e216">first_sp</a> += <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_variable" href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a>.<a class="code hl_variable" href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">curr_entry</a>-&gt;<a class="code hl_variable" href="structENTRY.html#a9104cb0ab490ef4dc948ab8cd578a10e">first_dp</a> += <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[<a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a>].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>}</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#ifdef FLANG_MACHREG_UNUSED</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="keyword">static</span> mr_reset_fpregs()</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>{</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1].<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[1].<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2].<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2].<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"></span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/** \brief Initialize for scanning the entire machine register set used for</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *  rtype.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> *</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *  This mechanism for retrieving registers is done when we can no longer</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *  retrieve registers from mr_getreg (we&#39;re out of rtype registers).</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> *  Ensuing calls to mr_getnext will attempt to retrieve a register</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> *  from the set.  The assumption is that the caller (optimizer)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *  will first call mr_reset, and then call mr_getnext one or more</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> *  times.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="keywordtype">void</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a975672cf79edde4d90cad60ae986a66b">  279</a></span><a class="code hl_function" href="machreg_8cpp.html#a975672cf79edde4d90cad60ae986a66b">mr_reset</a>(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>{</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a> = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="comment">/* if we are generating pic code, we must exclude %ebx as</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">   * a potential register.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">   */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordflow">if</span> ((rtype == <a class="code hl_define" href="regutil_8h.html#a8e46e4e192b405fa553080ec8c7a96ac">RATA_IR</a> || rtype == <a class="code hl_define" href="regutil_8h.html#a37cda96db375cd145f5440868244d3bc">RATA_AR</a> || rtype == <a class="code hl_define" href="regutil_8h.html#a0d8c486aca996656c915d8753879fe92">RATA_KR</a>) &amp;&amp; <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a936f32c389664748aa1dbc85231da494">XBIT</a>(62, 8))</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a>++;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>}</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"></span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/** \func Attempt to retrieve the next available register from the set used</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * for rtype.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> *</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * If one is found, it may be necessary to update the</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * mach_reg info since we&#39;re scanning the entire set. mr_getreg uses a</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * portion of the set (as defined by the reg structure); things could</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * get out of sync when registers of different rtypes share the same</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * register set.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="keywordtype">int</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#a255f11b671b3134c16b79234957af125">  302</a></span><a class="code hl_function" href="machreg_8cpp.html#a255f11b671b3134c16b79234957af125">mr_getnext</a>(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>{</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordtype">int</span> rg;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  rg = <a class="code hl_function" href="machreg_8cpp.html#a56452244bd21d53a6960542fc06b631d">_mr_getnext</a>(rtype);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordflow">return</span> rg;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>}</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="keyword">static</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="machreg_8cpp.html#a56452244bd21d53a6960542fc06b631d">  311</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="machreg_8cpp.html#a56452244bd21d53a6960542fc06b631d">_mr_getnext</a>(<span class="keywordtype">int</span> rtype)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>{</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keywordtype">int</span> mreg;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a> *mr;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  mr = <a class="code hl_variable" href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a>[rtype].<a class="code hl_variable" href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">mach_reg</a>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a> &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">last_global</a>)</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="bih_8h.html#ac9a77b5bbb60a94e11405d2f96e7ef9b">BIH_SMOVE</a>(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.entbih) &amp;&amp; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> &gt; 1)</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">if</span> ((rtype == <a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a> || rtype == <a class="code hl_define" href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a> ||</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>       rtype == <a class="code hl_define" href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a>) &amp;&amp;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      (!<a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a936f32c389664748aa1dbc85231da494">XBIT</a>(4, 0x4) || <a class="code hl_variable" href="expdf_8cpp.html#a52c00735fccaf0ff9faf191ad657f575">ratb</a>.<a class="code hl_variable" href="structRATB.html#aa6ffc2f1dac3982f08e170fd7ca45144">mexits</a>))</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a> &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a>)</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  mreg = <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a>++;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">if</span> (mreg &gt;= mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a>) {</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <a class="code hl_variable" href="machreg_8cpp.html#a6334ba866b882c0739c28b31d5e79a27">mr_restore</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_variable" href="machreg_8cpp.html#ad989011a77230b6c9e21d94feb03fa0c">mr_restore_nused</a> = mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <a class="code hl_variable" href="machreg_8cpp.html#a7f30a43de845f3558991969ec250c852">mr_restore_next_global</a> = mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="comment">/* same comment as in _mr_getreg */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="keywordflow">if</span> ((rtype != <a class="code hl_define" href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a> &amp;&amp; rtype != <a class="code hl_define" href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a> &amp;&amp; rtype != <a class="code hl_define" href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a> &amp;&amp;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>         rtype != <a class="code hl_define" href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a>) ||</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>        ((mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> - mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">first_global</a> + 1) &gt; mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>))</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">nused</a>++;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    mr-&gt;<a class="code hl_variable" href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">next_global</a> = <a class="code hl_variable" href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">return</span> mreg;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>}</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#ifdef FLANG_MACHREG_UNUSED</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*  RGSET functions   */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>mr_init_rgset()</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>{</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <a class="code hl_struct" href="structRGSET.html">RGSET</a> <a class="code hl_variable" href="qabs_8c.html#a132f7c6b3cb86b2ff4c60eea1dd55578">tmp</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keywordtype">int</span> bihx;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* just verify that regs all fit in RGSET fields.  (+1 below is because</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * current RGSET macro&#39;s assume regs start at 1, position 0 in bitfields</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * is  wasted.  TST_ and SET_ macros could be changed along with these</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * asserts to save the bit.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <a class="code hl_define" href="pgerror_8h.html#a3b6fc51e177bf0dbda846c1eb6e2fb32">assert</a>(<span class="keyword">sizeof</span>(<a class="code hl_variable" href="qabs_8c.html#a132f7c6b3cb86b2ff4c60eea1dd55578">tmp</a>.xr) * 8 &gt;= <a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>[2].<a class="code hl_variable" href="structMACH__REG.html#ab78dd599de21096506dc7b3813706cbb">max</a> + 1, <span class="stringliteral">&quot;RGSET xr ops invalid&quot;</span>, 0,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>         <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a1cae39f30de8cd7caff6532475056f5b">ERR_Severe</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a65ee21a6fa5aad458a164bc130dd2bef">stg_avail</a> = 1;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="comment">/* make sure BIH_RGSET fields are fresh. */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  bihx = <a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.entbih;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keywordflow">for</span> (;;) {</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <a class="code hl_define" href="optimize_8h.html#a5b3129d3ee794907f66491023205b258">BIH_RGSET</a>(bihx) = 0;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="bih_8h.html#a8b724b188890b9614cb7e5cae3691845">BIH_LAST</a>(bihx))</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    bihx = <a class="code hl_define" href="optimize_8h.html#a680ebea6424718367d541a2143bf2829">BIH_NEXT</a>(bihx);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  }</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>}</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"></span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">/** \brief allocate and initialize a RGSET entry.  */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="keywordtype">int</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="aarch64_2machreg_8h.html#acc69f32df3b7998a9211a39f69a8828d">  375</a></span><a class="code hl_function" href="machreg_8cpp.html#acc69f32df3b7998a9211a39f69a8828d">mr_get_rgset</a>()</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>{</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="keywordtype">int</span> rgset;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  rgset = <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a65ee21a6fa5aad458a164bc130dd2bef">stg_avail</a>++;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a65ee21a6fa5aad458a164bc130dd2bef">stg_avail</a> &gt; <a class="code hl_define" href="regutil_8h.html#a3c4468e3f16c6b6d73a2de2895c80fdd">MAXRAT</a>)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <a class="code hl_function" href="prodstr_8c.html#a64fb3a2d0bd13114cab424450b13db3d">error</a>((<a class="code hl_typedef" href="pgerror_8h.html#a80e9a7382e29b899b1a567af67109c33">error_code_t</a>)7, <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a2a1ead2bda3544e471c3e4d3c5490aee">ERR_Fatal</a>, 0, <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a655ad256332121bc1bbb14f2545d7d97">CNULL</a>, <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a655ad256332121bc1bbb14f2545d7d97">CNULL</a>);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#ab11609b094371754a571f40d64707176">NEED</a>(<a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a65ee21a6fa5aad458a164bc130dd2bef">stg_avail</a>, <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a149f420fa3be864a4d69a92f65a5bd40">stg_base</a>, <a class="code hl_struct" href="structRGSET.html">RGSET</a>, <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#af8e10a5053657ad2dfe32cc788305d1d">stg_size</a>,</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>       <a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#af8e10a5053657ad2dfe32cc788305d1d">stg_size</a> + 100);</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>.<a class="code hl_variable" href="structRGSETB.html#a149f420fa3be864a4d69a92f65a5bd40">stg_base</a> == <a class="code hl_define" href="ftncharsup_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    <a class="code hl_function" href="prodstr_8c.html#a64fb3a2d0bd13114cab424450b13db3d">error</a>((<a class="code hl_typedef" href="pgerror_8h.html#a80e9a7382e29b899b1a567af67109c33">error_code_t</a>)7, <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a2a1ead2bda3544e471c3e4d3c5490aee">ERR_Fatal</a>, 0, <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a655ad256332121bc1bbb14f2545d7d97">CNULL</a>, <a class="code hl_define" href="flang1_2flang1exe_2gbldefs_8h.html#a655ad256332121bc1bbb14f2545d7d97">CNULL</a>);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_define" href="aarch64_2machreg_8h.html#a59837d53047f39174d82511d0c03c925">RGSET_XR</a>(rgset) = 0;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="keywordflow">return</span> rgset;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>}</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#ifdef FLANG_MACHREG_UNUSED</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>mr_dmp_rgset(<span class="keywordtype">int</span> rgseti)</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="accpp_8c.html#a9cfbb269728dc4185236d28be58d9eab">cnt</a> = 0;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  fprintf(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.dbgfil, <span class="stringliteral">&quot;rgset %d:&quot;</span>, rgseti);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keywordflow">if</span> (rgseti == 0) {</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    fprintf(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.dbgfil, <span class="stringliteral">&quot; null&quot;</span>);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <a class="code hl_define" href="pgerror_8h.html#a3b6fc51e177bf0dbda846c1eb6e2fb32">assert</a>(<a class="code hl_define" href="aarch64_2machreg_8h.html#a59837d53047f39174d82511d0c03c925">RGSET_XR</a>(0) == 0, <span class="stringliteral">&quot;mr_dmp_rgset says someone was writing 0&quot;</span>, 0, <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a1cae39f30de8cd7caff6532475056f5b">ERR_Severe</a>);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="keywordflow">for</span> (<a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> = <a class="code hl_define" href="aarch64_2machreg_8h.html#a6dde7a7e9203137b135ca217399c2a8a">XR_FIRST</a>; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a> &lt;= <a class="code hl_define" href="aarch64_2machreg_8h.html#ab9b74c63b20eb262eaeafc0f07e79fa8">XR_LAST</a>; <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>++) {</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="aarch64_2machreg_8h.html#a1755e8db80af13e88243071ceba5e41d">TST_RGSET_XR</a>(rgseti, <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>)) {</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>      fprintf(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.dbgfil, <span class="stringliteral">&quot; xmm%d&quot;</span>, <a class="code hl_variable" href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      <a class="code hl_variable" href="accpp_8c.html#a9cfbb269728dc4185236d28be58d9eab">cnt</a>++;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    }</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  }</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  fprintf(<a class="code hl_variable" href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a>.dbgfil, <span class="stringliteral">&quot; total %d\n&quot;</span>, <a class="code hl_variable" href="accpp_8c.html#a9cfbb269728dc4185236d28be58d9eab">cnt</a>);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>}</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* called from flow.c to tell globalreg, and scheduler which</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">   xmm regs are used by the vectorizer.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="keyword">static</span> <span class="keywordtype">void</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>mr_bset_xmm_rgset(<span class="keywordtype">int</span> <a class="code hl_variable" href="induc_8c.html#aa044fc115a49a0e62a2d5f2e6458c85e">ili</a>, <span class="keywordtype">int</span> bih)</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>{</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a>, <a class="code hl_variable" href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  ILI_OP opc;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <span class="keywordtype">int</span> noprs;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="optimize_8h.html#a5b3129d3ee794907f66491023205b258">BIH_RGSET</a>(bih) == 0) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    <a class="code hl_define" href="optimize_8h.html#a5b3129d3ee794907f66491023205b258">BIH_RGSET</a>(bih) = <a class="code hl_function" href="machreg_8cpp.html#acc69f32df3b7998a9211a39f69a8828d">mr_get_rgset</a>();</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  }</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  opc = <a class="code hl_define" href="ili_8h.html#a943e282cf8d26ed8ee40a61bd08fb982">ILI_OPC</a>(<a class="code hl_variable" href="induc_8c.html#aa044fc115a49a0e62a2d5f2e6458c85e">ili</a>);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  noprs = <a class="code hl_variable" href="ili_8h.html#a08b03da2b308ce484b84e7dd63b48796">ilis</a>[opc].<a class="code hl_variable" href="structILIINFO.html#ad0473943c61a9506af833d7767bb8c27">oprs</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="keywordflow">for</span> (<a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a> = 1; <a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a> &lt;= noprs; <a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a>++) {</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    <a class="code hl_variable" href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a> = <a class="code hl_define" href="ili_8h.html#ad30cec7a74bc4fb3fb10a8b6a8a06c05">ILI_OPND</a>(<a class="code hl_variable" href="induc_8c.html#aa044fc115a49a0e62a2d5f2e6458c85e">ili</a>, <a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a>);</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keywordflow">switch</span> (<a class="code hl_define" href="ili_8h.html#a299ee8fa3228d1019e337a572770b09f">IL_OPRFLAG</a>(opc, <a class="code hl_variable" href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a>)) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="ili_8h.html#aee0cca944d11b8b405e9009790c03a7eada260cb168a29e2991f2bde65a0ae0f6">ILIO_XMM</a>:</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <a class="code hl_define" href="pgerror_8h.html#a3b6fc51e177bf0dbda846c1eb6e2fb32">assert</a>(<a class="code hl_variable" href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a> &gt;= <a class="code hl_define" href="aarch64_2machreg_8h.html#a6dde7a7e9203137b135ca217399c2a8a">XR_FIRST</a> &amp;&amp; <a class="code hl_variable" href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a> &lt;= <a class="code hl_define" href="aarch64_2machreg_8h.html#ab9b74c63b20eb262eaeafc0f07e79fa8">XR_LAST</a>,</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>             <span class="stringliteral">&quot;mr_bset_xmm_rgset: bad xmm register value&quot;</span>, <a class="code hl_variable" href="induc_8c.html#aa044fc115a49a0e62a2d5f2e6458c85e">ili</a>, <a class="code hl_enumvalue" href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71acfaff75f49ad93c6a73df48f7ef524fe">ERR_Warning</a>);</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <a class="code hl_define" href="aarch64_2machreg_8h.html#a8a4f6aa5673f7d2f94d8387a62013e79">SET_RGSET_XR</a>(<a class="code hl_define" href="optimize_8h.html#a5b3129d3ee794907f66491023205b258">BIH_RGSET</a>(bih), <a class="code hl_variable" href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a>);</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  }</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>}</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a1755e8db80af13e88243071ceba5e41d"><div class="ttname"><a href="aarch64_2machreg_8h.html#a1755e8db80af13e88243071ceba5e41d">TST_RGSET_XR</a></div><div class="ttdeci">#define TST_RGSET_XR(i, reg)</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00335">aarch64/machreg.h:335</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a1b318d405e21a74e3eb3076f780666fb"><div class="ttname"><a href="aarch64_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a></div><div class="ttdeci">#define MR_MAX_IREG_ARGS</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00177">aarch64/machreg.h:177</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a></div><div class="ttdeci">@ XR_XMM2</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00091">aarch64/machreg.h:91</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a></div><div class="ttdeci">@ XR_XMM1</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00090">aarch64/machreg.h:90</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a></div><div class="ttdeci">@ XR_XMM0</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00089">aarch64/machreg.h:89</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">XR_XMM6</a></div><div class="ttdeci">@ XR_XMM6</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00095">aarch64/machreg.h:95</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">XR_XMM7</a></div><div class="ttdeci">@ XR_XMM7</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00097">aarch64/machreg.h:96</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a></div><div class="ttdeci">@ XR_XMM3</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00092">aarch64/machreg.h:92</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">XR_XMM5</a></div><div class="ttdeci">@ XR_XMM5</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00094">aarch64/machreg.h:94</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c"><div class="ttname"><a href="aarch64_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">XR_XMM4</a></div><div class="ttdeci">@ XR_XMM4</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00093">aarch64/machreg.h:93</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a47584c5583c97850a325cccf99b11a43"><div class="ttname"><a href="aarch64_2machreg_8h.html#a47584c5583c97850a325cccf99b11a43">MR_U2</a></div><div class="ttdeci">#define MR_U2</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00237">aarch64/machreg.h:237</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a594811c9806a38d7d394b01b4952374a"><div class="ttname"><a href="aarch64_2machreg_8h.html#a594811c9806a38d7d394b01b4952374a">MR_L3</a></div><div class="ttdeci">#define MR_L3</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00241">aarch64/machreg.h:241</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a59837d53047f39174d82511d0c03c925"><div class="ttname"><a href="aarch64_2machreg_8h.html#a59837d53047f39174d82511d0c03c925">RGSET_XR</a></div><div class="ttdeci">#define RGSET_XR(i)</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00328">aarch64/machreg.h:328</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a613b72189325dac7cfbe30c574d758ca"><div class="ttname"><a href="aarch64_2machreg_8h.html#a613b72189325dac7cfbe30c574d758ca">MR_MAX1</a></div><div class="ttdeci">#define MR_MAX1</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00233">aarch64/machreg.h:233</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a6dde7a7e9203137b135ca217399c2a8a"><div class="ttname"><a href="aarch64_2machreg_8h.html#a6dde7a7e9203137b135ca217399c2a8a">XR_FIRST</a></div><div class="ttdeci">#define XR_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00124">aarch64/machreg.h:124</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a79647ae436468779c7cfd44f06dfb6f7"><div class="ttname"><a href="aarch64_2machreg_8h.html#a79647ae436468779c7cfd44f06dfb6f7">MR_L2</a></div><div class="ttdeci">#define MR_L2</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00236">aarch64/machreg.h:236</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a7a09b692cc59a2d8b90388e5a4599bc6"><div class="ttname"><a href="aarch64_2machreg_8h.html#a7a09b692cc59a2d8b90388e5a4599bc6">MR_L1</a></div><div class="ttdeci">#define MR_L1</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00231">aarch64/machreg.h:231</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a896e682f30fa6024b8d6413ff06ae877"><div class="ttname"><a href="aarch64_2machreg_8h.html#a896e682f30fa6024b8d6413ff06ae877">MR_UNIQ</a></div><div class="ttdeci">#define MR_UNIQ</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00222">aarch64/machreg.h:222</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a8a4f6aa5673f7d2f94d8387a62013e79"><div class="ttname"><a href="aarch64_2machreg_8h.html#a8a4f6aa5673f7d2f94d8387a62013e79">SET_RGSET_XR</a></div><div class="ttdeci">#define SET_RGSET_XR(i, reg)</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00330">aarch64/machreg.h:330</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_a9656c69ba835b33d244fcc796029a493"><div class="ttname"><a href="aarch64_2machreg_8h.html#a9656c69ba835b33d244fcc796029a493">MR_MAX2</a></div><div class="ttdeci">#define MR_MAX2</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00238">aarch64/machreg.h:238</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61"><div class="ttname"><a href="aarch64_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a></div><div class="ttdeci">@ NO_REG</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00034">aarch64/machreg.h:34</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_aa96c04bc5bac13cbae499e0d967a14c7"><div class="ttname"><a href="aarch64_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a></div><div class="ttdeci">#define MR_MAX_IREG_RES</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00182">aarch64/machreg.h:182</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_ab320c03ad342d3745632029080ff979b"><div class="ttname"><a href="aarch64_2machreg_8h.html#ab320c03ad342d3745632029080ff979b">MR_U1</a></div><div class="ttdeci">#define MR_U1</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00232">aarch64/machreg.h:232</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_ab525441b231701829bc7395e8f119cec"><div class="ttname"><a href="aarch64_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a></div><div class="ttdeci">#define MR_MAX_XREG_ARGS</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00178">aarch64/machreg.h:178</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_ab9b74c63b20eb262eaeafc0f07e79fa8"><div class="ttname"><a href="aarch64_2machreg_8h.html#ab9b74c63b20eb262eaeafc0f07e79fa8">XR_LAST</a></div><div class="ttdeci">#define XR_LAST</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00125">aarch64/machreg.h:125</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_ac49de1a128e704287a77066c77f4365a"><div class="ttname"><a href="aarch64_2machreg_8h.html#ac49de1a128e704287a77066c77f4365a">MR_U3</a></div><div class="ttdeci">#define MR_U3</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00242">aarch64/machreg.h:242</a></div></div>
<div class="ttc" id="aaarch64_2machreg_8h_html_af7fed580fe089fac1e02b725f19ba67e"><div class="ttname"><a href="aarch64_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a></div><div class="ttdeci">#define MR_MAX_XREG_RES</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00183">aarch64/machreg.h:183</a></div></div>
<div class="ttc" id="aaccpp_8c_html_a9cfbb269728dc4185236d28be58d9eab"><div class="ttname"><a href="accpp_8c.html#a9cfbb269728dc4185236d28be58d9eab">cnt</a></div><div class="ttdeci">int cnt</div><div class="ttdef"><b>Definition:</b> <a href="accpp_8c_source.html#l00582">accpp.c:582</a></div></div>
<div class="ttc" id="abih_8h_html_a8b724b188890b9614cb7e5cae3691845"><div class="ttname"><a href="bih_8h.html#a8b724b188890b9614cb7e5cae3691845">BIH_LAST</a></div><div class="ttdeci">#define BIH_LAST(i)</div><div class="ttdef"><b>Definition:</b> <a href="bih_8h_source.html#l00172">bih.h:172</a></div></div>
<div class="ttc" id="abih_8h_html_ac9a77b5bbb60a94e11405d2f96e7ef9b"><div class="ttname"><a href="bih_8h.html#ac9a77b5bbb60a94e11405d2f96e7ef9b">BIH_SMOVE</a></div><div class="ttdeci">#define BIH_SMOVE(i)</div><div class="ttdef"><b>Definition:</b> <a href="bih_8h_source.html#l00178">bih.h:178</a></div></div>
<div class="ttc" id="aexpdf_8cpp_html_a52c00735fccaf0ff9faf191ad657f575"><div class="ttname"><a href="expdf_8cpp.html#a52c00735fccaf0ff9faf191ad657f575">ratb</a></div><div class="ttdeci">RATB ratb</div><div class="ttdef"><b>Definition:</b> <a href="expdf_8cpp_source.html#l00031">expdf.cpp:31</a></div></div>
<div class="ttc" id="afenddf_8c_html_a8687fe6b761a581574aa4efa973cb9a8"><div class="ttname"><a href="fenddf_8c.html#a8687fe6b761a581574aa4efa973cb9a8">aux</a></div><div class="ttdeci">AUX aux</div><div class="ttdef"><b>Definition:</b> <a href="fenddf_8c_source.html#l00033">fenddf.c:33</a></div></div>
<div class="ttc" id="aflang1_2flang1exe_2gbldefs_8h_html_a655ad256332121bc1bbb14f2545d7d97"><div class="ttname"><a href="flang1_2flang1exe_2gbldefs_8h.html#a655ad256332121bc1bbb14f2545d7d97">CNULL</a></div><div class="ttdeci">#define CNULL</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2flang1exe_2gbldefs_8h_source.html#l00054">flang1/flang1exe/gbldefs.h:54</a></div></div>
<div class="ttc" id="aflang1_2flang1exe_2gbldefs_8h_html_a936f32c389664748aa1dbc85231da494"><div class="ttname"><a href="flang1_2flang1exe_2gbldefs_8h.html#a936f32c389664748aa1dbc85231da494">XBIT</a></div><div class="ttdeci">#define XBIT(n, m)</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2flang1exe_2gbldefs_8h_source.html#l00043">flang1/flang1exe/gbldefs.h:43</a></div></div>
<div class="ttc" id="aflang1_2flang1exe_2gbldefs_8h_html_ab11609b094371754a571f40d64707176"><div class="ttname"><a href="flang1_2flang1exe_2gbldefs_8h.html#ab11609b094371754a571f40d64707176">NEED</a></div><div class="ttdeci">#define NEED(n, p, dt, size, newsize)</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2flang1exe_2gbldefs_8h_source.html#l00111">flang1/flang1exe/gbldefs.h:111</a></div></div>
<div class="ttc" id="aftncharsup_8c_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="ftncharsup_8c.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="ftncharsup_8c_source.html#l00022">ftncharsup.c:22</a></div></div>
<div class="ttc" id="aili_8h_html"><div class="ttname"><a href="ili_8h.html">ili.h</a></div><div class="ttdoc">ILI header file - x86-64 version.</div></div>
<div class="ttc" id="aili_8h_html_a08b03da2b308ce484b84e7dd63b48796"><div class="ttname"><a href="ili_8h.html#a08b03da2b308ce484b84e7dd63b48796">ilis</a></div><div class="ttdeci">ILIINFO ilis[]</div><div class="ttdef"><b>Definition:</b> <a href="ilitp_8cpp_source.html#l00064">ilitp.cpp:64</a></div></div>
<div class="ttc" id="aili_8h_html_a299ee8fa3228d1019e337a572770b09f"><div class="ttname"><a href="ili_8h.html#a299ee8fa3228d1019e337a572770b09f">IL_OPRFLAG</a></div><div class="ttdeci">#define IL_OPRFLAG(opcode, opn)</div><div class="ttdef"><b>Definition:</b> <a href="ili_8h_source.html#l00282">ili.h:282</a></div></div>
<div class="ttc" id="aili_8h_html_a943e282cf8d26ed8ee40a61bd08fb982"><div class="ttname"><a href="ili_8h.html#a943e282cf8d26ed8ee40a61bd08fb982">ILI_OPC</a></div><div class="ttdeci">#define ILI_OPC(i)</div><div class="ttdef"><b>Definition:</b> <a href="ili_8h_source.html#l00054">ili.h:54</a></div></div>
<div class="ttc" id="aili_8h_html_ad30cec7a74bc4fb3fb10a8b6a8a06c05"><div class="ttname"><a href="ili_8h.html#ad30cec7a74bc4fb3fb10a8b6a8a06c05">ILI_OPND</a></div><div class="ttdeci">#define ILI_OPND(i, opn)</div><div class="ttdef"><b>Definition:</b> <a href="ili_8h_source.html#l00061">ili.h:61</a></div></div>
<div class="ttc" id="aili_8h_html_aee0cca944d11b8b405e9009790c03a7eada260cb168a29e2991f2bde65a0ae0f6"><div class="ttname"><a href="ili_8h.html#aee0cca944d11b8b405e9009790c03a7eada260cb168a29e2991f2bde65a0ae0f6">ILIO_XMM</a></div><div class="ttdeci">@ ILIO_XMM</div><div class="ttdef"><b>Definition:</b> <a href="ili_8h_source.html#l00146">ili.h:146</a></div></div>
<div class="ttc" id="ainduc_8c_html_a5b50c4d20d1724b2891f7b828c158c58"><div class="ttname"><a href="induc_8c.html#a5b50c4d20d1724b2891f7b828c158c58">opn</a></div><div class="ttdeci">int opn</div><div class="ttdef"><b>Definition:</b> <a href="induc_8c_source.html#l00127">induc.c:127</a></div></div>
<div class="ttc" id="ainduc_8c_html_aa044fc115a49a0e62a2d5f2e6458c85e"><div class="ttname"><a href="induc_8c.html#aa044fc115a49a0e62a2d5f2e6458c85e">ili</a></div><div class="ttdeci">int ili</div><div class="ttdef"><b>Definition:</b> <a href="induc_8c_source.html#l00125">induc.c:125</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a0f5504d5787959b6cce491463983b91a"><div class="ttname"><a href="machreg_8cpp.html#a0f5504d5787959b6cce491463983b91a">mr_getreg</a></div><div class="ttdeci">int mr_getreg(int rtype)</div><div class="ttdoc">get a global register for a given register type (RATA_IR, etc.). NOTE that the global registers are a...</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00175">machreg.cpp:175</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a16dc2940db9bc9a6b02ba5ebd984c508"><div class="ttname"><a href="machreg_8cpp.html#a16dc2940db9bc9a6b02ba5ebd984c508">mr_arg_ir</a></div><div class="ttdeci">int mr_arg_ir[MR_MAX_IREG_ARGS]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00091">machreg.cpp:91</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a255f11b671b3134c16b79234957af125"><div class="ttname"><a href="machreg_8cpp.html#a255f11b671b3134c16b79234957af125">mr_getnext</a></div><div class="ttdeci">int mr_getnext(int rtype)</div><div class="ttdoc">...</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00302">machreg.cpp:302</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a26eef2f82bf97ed25ecfc681ef3c3066"><div class="ttname"><a href="machreg_8cpp.html#a26eef2f82bf97ed25ecfc681ef3c3066">mr_end</a></div><div class="ttdeci">void mr_end()</div><div class="ttdoc">communicate to the scheduler the first global register not assigned for each register class</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00250">machreg.cpp:250</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a50e5fb606e1dfc2544ca9b3f1d1929ae"><div class="ttname"><a href="machreg_8cpp.html#a50e5fb606e1dfc2544ca9b3f1d1929ae">mr_arg_xr</a></div><div class="ttdeci">int mr_arg_xr[MR_MAX_XREG_ARGS]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00094">machreg.cpp:94</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a56452244bd21d53a6960542fc06b631d"><div class="ttname"><a href="machreg_8cpp.html#a56452244bd21d53a6960542fc06b631d">_mr_getnext</a></div><div class="ttdeci">static int _mr_getnext(int rtype)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00311">machreg.cpp:311</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a6334ba866b882c0739c28b31d5e79a27"><div class="ttname"><a href="machreg_8cpp.html#a6334ba866b882c0739c28b31d5e79a27">mr_restore</a></div><div class="ttdeci">static bool mr_restore</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00026">machreg.cpp:26</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a654c1035a943827bde08f9636be713af"><div class="ttname"><a href="machreg_8cpp.html#a654c1035a943827bde08f9636be713af">mr_reset_numglobals</a></div><div class="ttdeci">void mr_reset_numglobals(int reduce_by)</div><div class="ttdoc">...</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00155">machreg.cpp:155</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a7f30a43de845f3558991969ec250c852"><div class="ttname"><a href="machreg_8cpp.html#a7f30a43de845f3558991969ec250c852">mr_restore_next_global</a></div><div class="ttdeci">static char mr_restore_next_global</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00027">machreg.cpp:27</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a8c9a2a3832715b0a3f80053e52f1ac7e"><div class="ttname"><a href="machreg_8cpp.html#a8c9a2a3832715b0a3f80053e52f1ac7e">mr_res_ir</a></div><div class="ttdeci">int mr_res_ir[MR_MAX_IREG_RES]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00099">machreg.cpp:99</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a8ff27cc2d277ec0fd0f45458c9fcf97c"><div class="ttname"><a href="machreg_8cpp.html#a8ff27cc2d277ec0fd0f45458c9fcf97c">scratch_regs</a></div><div class="ttdeci">const int scratch_regs[3]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00057">machreg.cpp:57</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a975672cf79edde4d90cad60ae986a66b"><div class="ttname"><a href="machreg_8cpp.html#a975672cf79edde4d90cad60ae986a66b">mr_reset</a></div><div class="ttdeci">void mr_reset(int rtype)</div><div class="ttdoc">Initialize for scanning the entire machine register set used for rtype.</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00279">machreg.cpp:279</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_a9d1ff49e9d4cfea9580e3edb032f0426"><div class="ttname"><a href="machreg_8cpp.html#a9d1ff49e9d4cfea9580e3edb032f0426">_mr_getreg</a></div><div class="ttdeci">static int _mr_getreg(int rtype)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00185">machreg.cpp:185</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_aa0f5314425a7b06ec9690376f39044af"><div class="ttname"><a href="machreg_8cpp.html#aa0f5314425a7b06ec9690376f39044af">reg</a></div><div class="ttdeci">REG reg[RATA_RTYPES_TOTAL]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00037">machreg.cpp:37</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_aafbfa5203269e679c309c17c17e34455"><div class="ttname"><a href="machreg_8cpp.html#aafbfa5203269e679c309c17c17e34455">mr_res_xr</a></div><div class="ttdeci">int mr_res_xr[MR_MAX_XREG_RES]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00101">machreg.cpp:101</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_ab85987da9915cab6195da7275c07fc28"><div class="ttname"><a href="machreg_8cpp.html#ab85987da9915cab6195da7275c07fc28">mr_gindex</a></div><div class="ttdeci">int mr_gindex(int rtype, int regno)</div><div class="ttdoc">map a register type and global register number to an index value in the range 0 .....</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00233">machreg.cpp:233</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_abfb453c19bfabd597c392ffde6da09f8"><div class="ttname"><a href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a></div><div class="ttdeci">static MACH_REG mach_reg[MR_UNIQ]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00030">machreg.cpp:30</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_acbf818b9ca556058b8b950afa3b88960"><div class="ttname"><a href="machreg_8cpp.html#acbf818b9ca556058b8b950afa3b88960">getnext_reg</a></div><div class="ttdeci">static int getnext_reg</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00024">machreg.cpp:24</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_acc69f32df3b7998a9211a39f69a8828d"><div class="ttname"><a href="machreg_8cpp.html#acc69f32df3b7998a9211a39f69a8828d">mr_get_rgset</a></div><div class="ttdeci">int mr_get_rgset()</div><div class="ttdoc">allocate and initialize a RGSET entry.</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00375">machreg.cpp:375</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_ad989011a77230b6c9e21d94feb03fa0c"><div class="ttname"><a href="machreg_8cpp.html#ad989011a77230b6c9e21d94feb03fa0c">mr_restore_nused</a></div><div class="ttdeci">static char mr_restore_nused</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00028">machreg.cpp:28</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_ae21cd2f8340609dba61d734a3098580b"><div class="ttname"><a href="machreg_8cpp.html#ae21cd2f8340609dba61d734a3098580b">mr_reset_frglobals</a></div><div class="ttdeci">void mr_reset_frglobals()</div><div class="ttdoc">...</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00161">machreg.cpp:161</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_aefaabe7cf30d312ee7aa2b5c3a44487d"><div class="ttname"><a href="machreg_8cpp.html#aefaabe7cf30d312ee7aa2b5c3a44487d">mr_init</a></div><div class="ttdeci">void mr_init()</div><div class="ttdoc">Initialize mach_reg structs and reg array. This is done for each function (subprogram)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00109">machreg.cpp:109</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_af048a2e87db78e827656d6847be5dbb4"><div class="ttname"><a href="machreg_8cpp.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a></div><div class="ttdeci">RGSETB rgsetb</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00055">machreg.cpp:55</a></div></div>
<div class="ttc" id="aoptimize_8h_html_a5b3129d3ee794907f66491023205b258"><div class="ttname"><a href="optimize_8h.html#a5b3129d3ee794907f66491023205b258">BIH_RGSET</a></div><div class="ttdeci">#define BIH_RGSET(i)</div><div class="ttdef"><b>Definition:</b> <a href="optimize_8h_source.html#l00261">optimize.h:261</a></div></div>
<div class="ttc" id="aoptimize_8h_html_a680ebea6424718367d541a2143bf2829"><div class="ttname"><a href="optimize_8h.html#a680ebea6424718367d541a2143bf2829">BIH_NEXT</a></div><div class="ttdeci">#define BIH_NEXT(i)</div><div class="ttdef"><b>Definition:</b> <a href="optimize_8h_source.html#l00258">optimize.h:258</a></div></div>
<div class="ttc" id="apgerror_8h_html_a3b6fc51e177bf0dbda846c1eb6e2fb32"><div class="ttname"><a href="pgerror_8h.html#a3b6fc51e177bf0dbda846c1eb6e2fb32">assert</a></div><div class="ttdeci">#define assert(cond, txt, val, sev)</div><div class="ttdef"><b>Definition:</b> <a href="pgerror_8h_source.html#l00059">pgerror.h:59</a></div></div>
<div class="ttc" id="apgerror_8h_html_a80e9a7382e29b899b1a567af67109c33"><div class="ttname"><a href="pgerror_8h.html#a80e9a7382e29b899b1a567af67109c33">error_code_t</a></div><div class="ttdeci">enum error_code error_code_t</div><div class="ttdoc">Error code type.</div><div class="ttdef"><b>Definition:</b> <a href="pgerror_8h_source.html#l00038">pgerror.h:38</a></div></div>
<div class="ttc" id="apgerror_8h_html_ab1634ef13ce30aec3cdf9449aa50ee71a1cae39f30de8cd7caff6532475056f5b"><div class="ttname"><a href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a1cae39f30de8cd7caff6532475056f5b">ERR_Severe</a></div><div class="ttdeci">@ ERR_Severe</div><div class="ttdef"><b>Definition:</b> <a href="pgerror_8h_source.html#l00027">pgerror.h:27</a></div></div>
<div class="ttc" id="apgerror_8h_html_ab1634ef13ce30aec3cdf9449aa50ee71a2a1ead2bda3544e471c3e4d3c5490aee"><div class="ttname"><a href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71a2a1ead2bda3544e471c3e4d3c5490aee">ERR_Fatal</a></div><div class="ttdeci">@ ERR_Fatal</div><div class="ttdef"><b>Definition:</b> <a href="pgerror_8h_source.html#l00028">pgerror.h:28</a></div></div>
<div class="ttc" id="apgerror_8h_html_ab1634ef13ce30aec3cdf9449aa50ee71acfaff75f49ad93c6a73df48f7ef524fe"><div class="ttname"><a href="pgerror_8h.html#ab1634ef13ce30aec3cdf9449aa50ee71acfaff75f49ad93c6a73df48f7ef524fe">ERR_Warning</a></div><div class="ttdeci">@ ERR_Warning</div><div class="ttdef"><b>Definition:</b> <a href="pgerror_8h_source.html#l00026">pgerror.h:26</a></div></div>
<div class="ttc" id="aprodstr_8c_html_a64fb3a2d0bd13114cab424450b13db3d"><div class="ttname"><a href="prodstr_8c.html#a64fb3a2d0bd13114cab424450b13db3d">error</a></div><div class="ttdeci">static void error(char *)</div><div class="ttdef"><b>Definition:</b> <a href="prodstr_8c_source.html#l00193">prodstr.c:193</a></div></div>
<div class="ttc" id="aptr_8c_html_a9f315f8d4086c3728b2ff70a146bc0ca"><div class="ttname"><a href="ptr_8c.html#a9f315f8d4086c3728b2ff70a146bc0ca">i</a></div><div class="ttdeci">int i</div><div class="ttdef"><b>Definition:</b> <a href="ptr_8c_source.html#l01277">ptr.c:1277</a></div></div>
<div class="ttc" id="aqabs_8c_html_a132f7c6b3cb86b2ff4c60eea1dd55578"><div class="ttname"><a href="qabs_8c.html#a132f7c6b3cb86b2ff4c60eea1dd55578">tmp</a></div><div class="ttdeci">union @22 tmp</div></div>
<div class="ttc" id="aregutil_8cpp_html_ae1e1dde676c120fa6d10f3bb2c14059e"><div class="ttname"><a href="regutil_8cpp.html#ae1e1dde676c120fa6d10f3bb2c14059e">max</a></div><div class="ttdeci">int max</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8cpp_source.html#l00853">regutil.cpp:853</a></div></div>
<div class="ttc" id="aregutil_8h_html"><div class="ttname"><a href="regutil_8h.html">regutil.h</a></div><div class="ttdoc">Machine independent register utilities.</div></div>
<div class="ttc" id="aregutil_8h_html_a0d8c486aca996656c915d8753879fe92"><div class="ttname"><a href="regutil_8h.html#a0d8c486aca996656c915d8753879fe92">RATA_KR</a></div><div class="ttdeci">#define RATA_KR</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00129">regutil.h:129</a></div></div>
<div class="ttc" id="aregutil_8h_html_a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62"><div class="ttname"><a href="regutil_8h.html#a1ea3161b094b19c3c12f733a8dffea98af6813a3253d4084a2acd999ecd2e8f62">RCF_NONE</a></div><div class="ttdeci">@ RCF_NONE</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00063">regutil.h:63</a></div></div>
<div class="ttc" id="aregutil_8h_html_a37cda96db375cd145f5440868244d3bc"><div class="ttname"><a href="regutil_8h.html#a37cda96db375cd145f5440868244d3bc">RATA_AR</a></div><div class="ttdeci">#define RATA_AR</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00128">regutil.h:128</a></div></div>
<div class="ttc" id="aregutil_8h_html_a3c4468e3f16c6b6d73a2de2895c80fdd"><div class="ttname"><a href="regutil_8h.html#a3c4468e3f16c6b6d73a2de2895c80fdd">MAXRAT</a></div><div class="ttdeci">#define MAXRAT</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00181">regutil.h:181</a></div></div>
<div class="ttc" id="aregutil_8h_html_a4ca7a7df646dc784e29a9dde2b89305a"><div class="ttname"><a href="regutil_8h.html#a4ca7a7df646dc784e29a9dde2b89305a">RATA_SP</a></div><div class="ttdeci">#define RATA_SP</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00126">regutil.h:126</a></div></div>
<div class="ttc" id="aregutil_8h_html_a609d1504d64be46660ea05ef9d875357"><div class="ttname"><a href="regutil_8h.html#a609d1504d64be46660ea05ef9d875357">RATA_CDP</a></div><div class="ttdeci">#define RATA_CDP</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00133">regutil.h:133</a></div></div>
<div class="ttc" id="aregutil_8h_html_a6f94373aeb471825c7c8ad3022f0a270"><div class="ttname"><a href="regutil_8h.html#a6f94373aeb471825c7c8ad3022f0a270">RATA_RTYPES_TOTAL</a></div><div class="ttdeci">#define RATA_RTYPES_TOTAL</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00146">regutil.h:146</a></div></div>
<div class="ttc" id="aregutil_8h_html_a8e46e4e192b405fa553080ec8c7a96ac"><div class="ttname"><a href="regutil_8h.html#a8e46e4e192b405fa553080ec8c7a96ac">RATA_IR</a></div><div class="ttdeci">#define RATA_IR</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00125">regutil.h:125</a></div></div>
<div class="ttc" id="aregutil_8h_html_a8eb2debc68c4f1013ab6453ce399aa8d"><div class="ttname"><a href="regutil_8h.html#a8eb2debc68c4f1013ab6453ce399aa8d">RATA_RTYPES_ACTIVE</a></div><div class="ttdeci">#define RATA_RTYPES_ACTIVE</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00138">regutil.h:138</a></div></div>
<div class="ttc" id="aregutil_8h_html_aaf68b1b6455212550f2bbd9f54f2b811"><div class="ttname"><a href="regutil_8h.html#aaf68b1b6455212550f2bbd9f54f2b811">RATA_DP</a></div><div class="ttdeci">#define RATA_DP</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00127">regutil.h:127</a></div></div>
<div class="ttc" id="aregutil_8h_html_ae242be21bbbb2f59e17f00c4141ed4a1"><div class="ttname"><a href="regutil_8h.html#ae242be21bbbb2f59e17f00c4141ed4a1">RATA_CSP</a></div><div class="ttdeci">#define RATA_CSP</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00132">regutil.h:132</a></div></div>
<div class="ttc" id="aruntime_2flang_2error_8c_html_a70c231c42275a075eb65456d1dea4064"><div class="ttname"><a href="runtime_2flang_2error_8c.html#a70c231c42275a075eb65456d1dea4064">gbl</a></div><div class="ttdeci">static fioerror * gbl</div><div class="ttdef"><b>Definition:</b> <a href="runtime_2flang_2error_8c_source.html#l00066">runtime/flang/error.c:66</a></div></div>
<div class="ttc" id="astructAUX_html_a9b2470b53860719663761326c7e9f1c0"><div class="ttname"><a href="structAUX.html#a9b2470b53860719663761326c7e9f1c0">AUX::curr_entry</a></div><div class="ttdeci">ENTRY * curr_entry</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2utils_2symtab_2symtab_8in_8h_source.html#l00321">flang1/utils/symtab/symtab.in.h:321</a></div></div>
<div class="ttc" id="astructENTRY_html_a2075177ab42bccb1b18de17db727e216"><div class="ttname"><a href="structENTRY.html#a2075177ab42bccb1b18de17db727e216">ENTRY::first_sp</a></div><div class="ttdeci">short first_sp</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2utils_2symtab_2symtab_8in_8h_source.html#l00257">flang1/utils/symtab/symtab.in.h:257</a></div></div>
<div class="ttc" id="astructENTRY_html_a9104cb0ab490ef4dc948ab8cd578a10e"><div class="ttname"><a href="structENTRY.html#a9104cb0ab490ef4dc948ab8cd578a10e">ENTRY::first_dp</a></div><div class="ttdeci">short first_dp</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2utils_2symtab_2symtab_8in_8h_source.html#l00258">flang1/utils/symtab/symtab.in.h:258</a></div></div>
<div class="ttc" id="astructENTRY_html_ae9b4c3be58cd9e1cbc6c14216663b5d6"><div class="ttname"><a href="structENTRY.html#ae9b4c3be58cd9e1cbc6c14216663b5d6">ENTRY::first_dr</a></div><div class="ttdeci">short first_dr</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2utils_2symtab_2symtab_8in_8h_source.html#l00255">flang1/utils/symtab/symtab.in.h:255</a></div></div>
<div class="ttc" id="astructENTRY_html_af87d393f3e233c8c96ae38721aaa0b71"><div class="ttname"><a href="structENTRY.html#af87d393f3e233c8c96ae38721aaa0b71">ENTRY::first_ar</a></div><div class="ttdeci">short first_ar</div><div class="ttdef"><b>Definition:</b> <a href="flang1_2utils_2symtab_2symtab_8in_8h_source.html#l00256">flang1/utils/symtab/symtab.in.h:256</a></div></div>
<div class="ttc" id="astructILIINFO_html_ad0473943c61a9506af833d7767bb8c27"><div class="ttname"><a href="structILIINFO.html#ad0473943c61a9506af833d7767bb8c27">ILIINFO::oprs</a></div><div class="ttdeci">short oprs</div><div class="ttdef"><b>Definition:</b> <a href="ili_8h_source.html#l00087">ili.h:87</a></div></div>
<div class="ttc" id="astructMACH__REG_html"><div class="ttname"><a href="structMACH__REG.html">MACH_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00285">aarch64/machreg.h:285</a></div></div>
<div class="ttc" id="astructMACH__REG_html_a132629109268ba5f5d1789961aed0145"><div class="ttname"><a href="structMACH__REG.html#a132629109268ba5f5d1789961aed0145">MACH_REG::next_global</a></div><div class="ttdeci">char next_global</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00296">aarch64/machreg.h:296</a></div></div>
<div class="ttc" id="astructMACH__REG_html_a1df6603fe961268bf1437a2145b7525c"><div class="ttname"><a href="structMACH__REG.html#a1df6603fe961268bf1437a2145b7525c">MACH_REG::nused</a></div><div class="ttdeci">char nused</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00298">aarch64/machreg.h:298</a></div></div>
<div class="ttc" id="astructMACH__REG_html_a63576c9056ca792eee7e7e65425fd200"><div class="ttname"><a href="structMACH__REG.html#a63576c9056ca792eee7e7e65425fd200">MACH_REG::end_global</a></div><div class="ttdeci">const char end_global</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00293">aarch64/machreg.h:293</a></div></div>
<div class="ttc" id="astructMACH__REG_html_a8bc7907964baad4b328b2c826dd26ef3"><div class="ttname"><a href="structMACH__REG.html#a8bc7907964baad4b328b2c826dd26ef3">MACH_REG::last_global</a></div><div class="ttdeci">char last_global</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00297">aarch64/machreg.h:297</a></div></div>
<div class="ttc" id="astructMACH__REG_html_a9e3b2ae6e095f70c536eb81980d62687"><div class="ttname"><a href="structMACH__REG.html#a9e3b2ae6e095f70c536eb81980d62687">MACH_REG::mapbase</a></div><div class="ttdeci">const char mapbase</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00299">aarch64/machreg.h:299</a></div></div>
<div class="ttc" id="astructMACH__REG_html_aa0e0bfac0f9ac7e0b4d78a349829df64"><div class="ttname"><a href="structMACH__REG.html#aa0e0bfac0f9ac7e0b4d78a349829df64">MACH_REG::first_global</a></div><div class="ttdeci">const char first_global</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00289">aarch64/machreg.h:289</a></div></div>
<div class="ttc" id="astructMACH__REG_html_ab78dd599de21096506dc7b3813706cbb"><div class="ttname"><a href="structMACH__REG.html#ab78dd599de21096506dc7b3813706cbb">MACH_REG::max</a></div><div class="ttdeci">char max</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00287">aarch64/machreg.h:287</a></div></div>
<div class="ttc" id="astructMACH__REG_html_abc643e837d085f1c6a765e06bc98f631"><div class="ttname"><a href="structMACH__REG.html#abc643e837d085f1c6a765e06bc98f631">MACH_REG::Class</a></div><div class="ttdeci">const char Class</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00301">aarch64/machreg.h:301</a></div></div>
<div class="ttc" id="astructRATB_html_aa6ffc2f1dac3982f08e170fd7ca45144"><div class="ttname"><a href="structRATB.html#aa6ffc2f1dac3982f08e170fd7ca45144">RATB::mexits</a></div><div class="ttdeci">bool mexits</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8h_source.html#l00114">regutil.h:114</a></div></div>
<div class="ttc" id="astructREG_html"><div class="ttname"><a href="structREG.html">REG</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00308">aarch64/machreg.h:308</a></div></div>
<div class="ttc" id="astructREG_html_a32d8b734669dee2327ab0dd18d393212"><div class="ttname"><a href="structREG.html#a32d8b734669dee2327ab0dd18d393212">REG::nused</a></div><div class="ttdeci">char nused</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00310">aarch64/machreg.h:310</a></div></div>
<div class="ttc" id="astructREG_html_a354048cba1a2d8431731af14e016d885"><div class="ttname"><a href="structREG.html#a354048cba1a2d8431731af14e016d885">REG::rcand</a></div><div class="ttdeci">int rcand</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00315">aarch64/machreg.h:315</a></div></div>
<div class="ttc" id="astructREG_html_abf42f36d9fdd9ddbcc3d665000fe031e"><div class="ttname"><a href="structREG.html#abf42f36d9fdd9ddbcc3d665000fe031e">REG::mach_reg</a></div><div class="ttdeci">MACH_REG * mach_reg</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00316">aarch64/machreg.h:316</a></div></div>
<div class="ttc" id="astructRGSETB_html"><div class="ttname"><a href="structRGSETB.html">RGSETB</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00337">aarch64/machreg.h:337</a></div></div>
<div class="ttc" id="astructRGSETB_html_a149f420fa3be864a4d69a92f65a5bd40"><div class="ttname"><a href="structRGSETB.html#a149f420fa3be864a4d69a92f65a5bd40">RGSETB::stg_base</a></div><div class="ttdeci">RGSET * stg_base</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00338">aarch64/machreg.h:338</a></div></div>
<div class="ttc" id="astructRGSETB_html_a65ee21a6fa5aad458a164bc130dd2bef"><div class="ttname"><a href="structRGSETB.html#a65ee21a6fa5aad458a164bc130dd2bef">RGSETB::stg_avail</a></div><div class="ttdeci">int stg_avail</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00339">aarch64/machreg.h:339</a></div></div>
<div class="ttc" id="astructRGSETB_html_af8e10a5053657ad2dfe32cc788305d1d"><div class="ttname"><a href="structRGSETB.html#af8e10a5053657ad2dfe32cc788305d1d">RGSETB::stg_size</a></div><div class="ttdeci">int stg_size</div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00340">aarch64/machreg.h:340</a></div></div>
<div class="ttc" id="astructRGSET_html"><div class="ttname"><a href="structRGSET.html">RGSET</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00322">aarch64/machreg.h:322</a></div></div>
<div class="ttc" id="aupperl_8c_html_a37d972ae0b47b9099e30983131d31916"><div class="ttname"><a href="upperl_8c.html#a37d972ae0b47b9099e30983131d31916">j</a></div><div class="ttdeci">int j</div><div class="ttdef"><b>Definition:</b> <a href="upperl_8c_source.html#l00512">upperl.c:512</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbaca434a8d5789158c7fb74a8815a682157c"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca434a8d5789158c7fb74a8815a682157c">IR_RDI</a></div><div class="ttdeci">@ IR_RDI</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00038">x86_64/machreg.h:38</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbaca6b72716edf2f48425af513349cb3632a"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca6b72716edf2f48425af513349cb3632a">IR_R9</a></div><div class="ttdeci">@ IR_R9</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00040">x86_64/machreg.h:40</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbaca870c8f681d2e0ee8ad74351791d22a5f"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca870c8f681d2e0ee8ad74351791d22a5f">IR_R8</a></div><div class="ttdeci">@ IR_R8</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00039">x86_64/machreg.h:39</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbaca93712e609b2f73d8d797468492e3dd7a">IR_RAX</a></div><div class="ttdeci">@ IR_RAX</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00034">x86_64/machreg.h:34</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbacaa1e253407427207ee1bbcac1d48420c9"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacaa1e253407427207ee1bbcac1d48420c9">IR_RCX</a></div><div class="ttdeci">@ IR_RCX</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00035">x86_64/machreg.h:35</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacabb729c13c3db90f8a26ecbf260996271">IR_RDX</a></div><div class="ttdeci">@ IR_RDX</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00036">x86_64/machreg.h:36</a></div></div>
<div class="ttc" id="ax86__64_2machreg_8h_html_aa19377459121e889192589958417cbacacce33a3361de84459cc0568c90234d0c"><div class="ttname"><a href="x86__64_2machreg_8h.html#aa19377459121e889192589958417cbacacce33a3361de84459cc0568c90234d0c">IR_RSI</a></div><div class="ttdeci">@ IR_RSI</div><div class="ttdef"><b>Definition:</b> <a href="x86__64_2machreg_8h_source.html#l00037">x86_64/machreg.h:37</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Jun 4 2023 21:59:56 for flang by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
