# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IIC_FPGA.srcs/sources_1/new/IIC_write.v" \
"../../../../IIC_FPGA.srcs/sources_1/new/IIC_top.v" \
"../../../../IIC_FPGA.srcs/sources_1/new/IIC_read.v" \
"../../../../IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v" \
"../../../../IIC_FPGA.srcs/sim_1/new/IIC_top_tb.v" \
"../../../../IIC_FPGA.srcs/sim_1/new/IIC_read_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
