// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln127,
        zext_ln134,
        A_buf_address0,
        A_buf_ce0,
        A_buf_q0,
        conv_i248,
        col_sums_address0,
        col_sums_ce0,
        col_sums_q0,
        col_sums_1_address0,
        col_sums_1_ce0,
        col_sums_1_q0,
        col_sums_2_address0,
        col_sums_2_ce0,
        col_sums_2_q0,
        col_sums_3_address0,
        col_sums_3_ce0,
        col_sums_3_q0,
        col_sums_4_address0,
        col_sums_4_ce0,
        col_sums_4_q0,
        col_sums_5_address0,
        col_sums_5_ce0,
        col_sums_5_q0,
        col_sums_6_address0,
        col_sums_6_ce0,
        col_sums_6_q0,
        col_sums_7_address0,
        col_sums_7_ce0,
        col_sums_7_q0,
        col_sums_8_address0,
        col_sums_8_ce0,
        col_sums_8_q0,
        col_sums_9_address0,
        col_sums_9_ce0,
        col_sums_9_q0,
        col_sums_10_address0,
        col_sums_10_ce0,
        col_sums_10_q0,
        col_sums_11_address0,
        col_sums_11_ce0,
        col_sums_11_q0,
        col_sums_12_address0,
        col_sums_12_ce0,
        col_sums_12_q0,
        col_sums_13_address0,
        col_sums_13_ce0,
        col_sums_13_q0,
        col_sums_14_address0,
        col_sums_14_ce0,
        col_sums_14_q0,
        col_sums_15_address0,
        col_sums_15_ce0,
        col_sums_15_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln127;
input  [9:0] zext_ln134;
output  [9:0] A_buf_address0;
output   A_buf_ce0;
input  [23:0] A_buf_q0;
input  [23:0] conv_i248;
output  [1:0] col_sums_address0;
output   col_sums_ce0;
input  [23:0] col_sums_q0;
output  [1:0] col_sums_1_address0;
output   col_sums_1_ce0;
input  [23:0] col_sums_1_q0;
output  [1:0] col_sums_2_address0;
output   col_sums_2_ce0;
input  [23:0] col_sums_2_q0;
output  [1:0] col_sums_3_address0;
output   col_sums_3_ce0;
input  [23:0] col_sums_3_q0;
output  [1:0] col_sums_4_address0;
output   col_sums_4_ce0;
input  [23:0] col_sums_4_q0;
output  [1:0] col_sums_5_address0;
output   col_sums_5_ce0;
input  [23:0] col_sums_5_q0;
output  [1:0] col_sums_6_address0;
output   col_sums_6_ce0;
input  [23:0] col_sums_6_q0;
output  [1:0] col_sums_7_address0;
output   col_sums_7_ce0;
input  [23:0] col_sums_7_q0;
output  [1:0] col_sums_8_address0;
output   col_sums_8_ce0;
input  [23:0] col_sums_8_q0;
output  [1:0] col_sums_9_address0;
output   col_sums_9_ce0;
input  [23:0] col_sums_9_q0;
output  [1:0] col_sums_10_address0;
output   col_sums_10_ce0;
input  [23:0] col_sums_10_q0;
output  [1:0] col_sums_11_address0;
output   col_sums_11_ce0;
input  [23:0] col_sums_11_q0;
output  [1:0] col_sums_12_address0;
output   col_sums_12_ce0;
input  [23:0] col_sums_12_q0;
output  [1:0] col_sums_13_address0;
output   col_sums_13_ce0;
input  [23:0] col_sums_13_q0;
output  [1:0] col_sums_14_address0;
output   col_sums_14_ce0;
input  [23:0] col_sums_14_q0;
output  [1:0] col_sums_15_address0;
output   col_sums_15_ce0;
input  [23:0] col_sums_15_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln140_fu_459_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage0_grp1;
wire  signed [37:0] conv_i248_cast_fu_443_p1;
reg  signed [37:0] conv_i248_cast_reg_1019;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [3:0] trunc_ln140_fu_486_p1;
reg   [3:0] trunc_ln140_reg_1038;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter1_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter2_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter3_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter4_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter5_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter6_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter7_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter8_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter9_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter10_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter11_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter12_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter13_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter14_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter15_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter16_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter17_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter18_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter19_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter20_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter21_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter22_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter23_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter24_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter25_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter26_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter27_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter28_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter29_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter30_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter31_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter32_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter33_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter34_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter35_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter36_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter37_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter38_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter39_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter40_reg;
reg   [3:0] trunc_ln140_reg_1038_pp0_iter41_reg;
reg   [1:0] lshr_ln2_reg_1043;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter1_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter2_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter3_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter4_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter5_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter6_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter7_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter8_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter9_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter10_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter11_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter12_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter13_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter14_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter15_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter16_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter17_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter18_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter19_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter20_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter21_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter22_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter23_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter24_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter25_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter26_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter27_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter28_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter29_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter30_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter31_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter32_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter33_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter34_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter35_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter36_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter37_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter38_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter39_reg;
reg   [1:0] lshr_ln2_reg_1043_pp0_iter40_reg;
wire   [23:0] normalized_1_fu_629_p3;
reg  signed [23:0] normalized_1_reg_1133;
wire   [16:0] scale_fu_764_p3;
reg  signed [16:0] scale_reg_1138;
wire   [23:0] select_ln144_3_fu_994_p3;
reg   [23:0] select_ln144_3_reg_1143;
wire   [63:0] zext_ln142_1_fu_481_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln140_fu_518_p1;
wire    ap_block_pp0_stage0_01001_grp1;
reg   [6:0] j_fu_192;
wire   [6:0] add_ln140_fu_465_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_2;
reg    A_buf_ce0_local;
reg    col_sums_ce0_local;
reg    col_sums_1_ce0_local;
reg    col_sums_2_ce0_local;
reg    col_sums_3_ce0_local;
reg    col_sums_4_ce0_local;
reg    col_sums_5_ce0_local;
reg    col_sums_6_ce0_local;
reg    col_sums_7_ce0_local;
reg    col_sums_8_ce0_local;
reg    col_sums_9_ce0_local;
reg    col_sums_10_ce0_local;
reg    col_sums_11_ce0_local;
reg    col_sums_12_ce0_local;
reg    col_sums_13_ce0_local;
reg    col_sums_14_ce0_local;
reg    col_sums_15_ce0_local;
wire   [9:0] zext_ln142_fu_471_p1;
wire   [9:0] add_ln142_fu_475_p2;
wire   [37:0] grp_fu_513_p0;
wire  signed [23:0] grp_fu_513_p1;
wire   [37:0] grp_fu_513_p2;
wire   [13:0] tmp_s_fu_557_p4;
wire   [0:0] tmp_1_fu_549_p3;
wire   [0:0] icmp_ln142_1_fu_573_p2;
wire   [0:0] tmp_fu_537_p3;
wire   [0:0] or_ln142_fu_579_p2;
wire   [0:0] xor_ln142_fu_585_p2;
wire   [0:0] icmp_ln142_fu_567_p2;
wire   [0:0] xor_ln142_1_fu_597_p2;
wire   [0:0] or_ln142_1_fu_603_p2;
wire   [0:0] and_ln142_fu_591_p2;
wire   [0:0] and_ln142_1_fu_609_p2;
wire   [0:0] or_ln142_2_fu_623_p2;
wire   [23:0] select_ln142_fu_615_p3;
wire   [23:0] normalized_fu_545_p1;
wire   [23:0] tmp_2_fu_637_p33;
wire   [23:0] tmp_2_fu_637_p35;
wire   [37:0] shl_ln2_fu_708_p3;
wire   [37:0] sub_ln143_fu_724_p2;
wire   [15:0] tmp_4_fu_730_p4;
wire   [16:0] zext_ln143_fu_740_p1;
wire   [15:0] tmp_5_fu_750_p4;
wire   [0:0] tmp_3_fu_716_p3;
wire   [16:0] sub_ln143_1_fu_744_p2;
wire   [16:0] zext_ln143_1_fu_760_p1;
wire  signed [40:0] mul_ln144_fu_778_p2;
wire  signed [47:0] sext_ln144_2_fu_784_p1;
wire   [0:0] tmp_7_fu_806_p3;
wire   [23:0] trunc_ln7_fu_796_p4;
wire   [23:0] zext_ln144_fu_822_p1;
wire   [23:0] add_ln144_fu_826_p2;
wire   [0:0] tmp_9_fu_832_p3;
wire   [0:0] tmp_8_fu_814_p3;
wire   [0:0] xor_ln144_fu_840_p2;
wire   [1:0] tmp_11_fu_860_p4;
wire   [2:0] tmp_12_fu_876_p4;
wire   [0:0] and_ln144_fu_846_p2;
wire   [0:0] icmp_ln144_1_fu_886_p2;
wire   [0:0] icmp_ln144_2_fu_892_p2;
wire   [0:0] tmp_10_fu_852_p3;
wire   [0:0] icmp_ln144_fu_870_p2;
wire   [0:0] xor_ln144_1_fu_906_p2;
wire   [0:0] and_ln144_1_fu_912_p2;
wire   [0:0] select_ln144_fu_898_p3;
wire   [0:0] xor_ln144_2_fu_932_p2;
wire   [0:0] tmp_6_fu_788_p3;
wire   [0:0] or_ln144_fu_938_p2;
wire   [0:0] xor_ln144_3_fu_944_p2;
wire   [0:0] select_ln144_1_fu_918_p3;
wire   [0:0] and_ln144_2_fu_926_p2;
wire   [0:0] and_ln144_4_fu_956_p2;
wire   [0:0] or_ln144_2_fu_962_p2;
wire   [0:0] xor_ln144_4_fu_968_p2;
wire   [0:0] and_ln144_3_fu_950_p2;
wire   [0:0] and_ln144_5_fu_974_p2;
wire   [0:0] or_ln144_1_fu_988_p2;
wire   [23:0] select_ln144_2_fu_980_p3;
reg    grp_fu_513_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [3:0] tmp_2_fu_637_p1;
wire   [3:0] tmp_2_fu_637_p3;
wire   [3:0] tmp_2_fu_637_p5;
wire   [3:0] tmp_2_fu_637_p7;
wire   [3:0] tmp_2_fu_637_p9;
wire   [3:0] tmp_2_fu_637_p11;
wire   [3:0] tmp_2_fu_637_p13;
wire   [3:0] tmp_2_fu_637_p15;
wire  signed [3:0] tmp_2_fu_637_p17;
wire  signed [3:0] tmp_2_fu_637_p19;
wire  signed [3:0] tmp_2_fu_637_p21;
wire  signed [3:0] tmp_2_fu_637_p23;
wire  signed [3:0] tmp_2_fu_637_p25;
wire  signed [3:0] tmp_2_fu_637_p27;
wire  signed [3:0] tmp_2_fu_637_p29;
wire  signed [3:0] tmp_2_fu_637_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 j_fu_192 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_sdiv_38ns_24s_38_42_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 38 ))
sdiv_38ns_24s_38_42_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_513_p0),
    .din1(grp_fu_513_p1),
    .ce(grp_fu_513_ce),
    .dout(grp_fu_513_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U51(
    .din0(col_sums_q0),
    .din1(col_sums_1_q0),
    .din2(col_sums_2_q0),
    .din3(col_sums_3_q0),
    .din4(col_sums_4_q0),
    .din5(col_sums_5_q0),
    .din6(col_sums_6_q0),
    .din7(col_sums_7_q0),
    .din8(col_sums_8_q0),
    .din9(col_sums_9_q0),
    .din10(col_sums_10_q0),
    .din11(col_sums_11_q0),
    .din12(col_sums_12_q0),
    .din13(col_sums_13_q0),
    .din14(col_sums_14_q0),
    .din15(col_sums_15_q0),
    .def(tmp_2_fu_637_p33),
    .sel(trunc_ln140_reg_1038_pp0_iter41_reg),
    .dout(tmp_2_fu_637_p35)
);

top_kernel_mul_17s_24s_41_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 41 ))
mul_17s_24s_41_1_1_U52(
    .din0(scale_reg_1138),
    .din1(normalized_1_reg_1133),
    .dout(mul_ln144_fu_778_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter43_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln140_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_192 <= add_ln140_fu_465_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_192 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln2_reg_1043_pp0_iter10_reg <= lshr_ln2_reg_1043_pp0_iter9_reg;
        lshr_ln2_reg_1043_pp0_iter11_reg <= lshr_ln2_reg_1043_pp0_iter10_reg;
        lshr_ln2_reg_1043_pp0_iter12_reg <= lshr_ln2_reg_1043_pp0_iter11_reg;
        lshr_ln2_reg_1043_pp0_iter13_reg <= lshr_ln2_reg_1043_pp0_iter12_reg;
        lshr_ln2_reg_1043_pp0_iter14_reg <= lshr_ln2_reg_1043_pp0_iter13_reg;
        lshr_ln2_reg_1043_pp0_iter15_reg <= lshr_ln2_reg_1043_pp0_iter14_reg;
        lshr_ln2_reg_1043_pp0_iter16_reg <= lshr_ln2_reg_1043_pp0_iter15_reg;
        lshr_ln2_reg_1043_pp0_iter17_reg <= lshr_ln2_reg_1043_pp0_iter16_reg;
        lshr_ln2_reg_1043_pp0_iter18_reg <= lshr_ln2_reg_1043_pp0_iter17_reg;
        lshr_ln2_reg_1043_pp0_iter19_reg <= lshr_ln2_reg_1043_pp0_iter18_reg;
        lshr_ln2_reg_1043_pp0_iter20_reg <= lshr_ln2_reg_1043_pp0_iter19_reg;
        lshr_ln2_reg_1043_pp0_iter21_reg <= lshr_ln2_reg_1043_pp0_iter20_reg;
        lshr_ln2_reg_1043_pp0_iter22_reg <= lshr_ln2_reg_1043_pp0_iter21_reg;
        lshr_ln2_reg_1043_pp0_iter23_reg <= lshr_ln2_reg_1043_pp0_iter22_reg;
        lshr_ln2_reg_1043_pp0_iter24_reg <= lshr_ln2_reg_1043_pp0_iter23_reg;
        lshr_ln2_reg_1043_pp0_iter25_reg <= lshr_ln2_reg_1043_pp0_iter24_reg;
        lshr_ln2_reg_1043_pp0_iter26_reg <= lshr_ln2_reg_1043_pp0_iter25_reg;
        lshr_ln2_reg_1043_pp0_iter27_reg <= lshr_ln2_reg_1043_pp0_iter26_reg;
        lshr_ln2_reg_1043_pp0_iter28_reg <= lshr_ln2_reg_1043_pp0_iter27_reg;
        lshr_ln2_reg_1043_pp0_iter29_reg <= lshr_ln2_reg_1043_pp0_iter28_reg;
        lshr_ln2_reg_1043_pp0_iter2_reg <= lshr_ln2_reg_1043_pp0_iter1_reg;
        lshr_ln2_reg_1043_pp0_iter30_reg <= lshr_ln2_reg_1043_pp0_iter29_reg;
        lshr_ln2_reg_1043_pp0_iter31_reg <= lshr_ln2_reg_1043_pp0_iter30_reg;
        lshr_ln2_reg_1043_pp0_iter32_reg <= lshr_ln2_reg_1043_pp0_iter31_reg;
        lshr_ln2_reg_1043_pp0_iter33_reg <= lshr_ln2_reg_1043_pp0_iter32_reg;
        lshr_ln2_reg_1043_pp0_iter34_reg <= lshr_ln2_reg_1043_pp0_iter33_reg;
        lshr_ln2_reg_1043_pp0_iter35_reg <= lshr_ln2_reg_1043_pp0_iter34_reg;
        lshr_ln2_reg_1043_pp0_iter36_reg <= lshr_ln2_reg_1043_pp0_iter35_reg;
        lshr_ln2_reg_1043_pp0_iter37_reg <= lshr_ln2_reg_1043_pp0_iter36_reg;
        lshr_ln2_reg_1043_pp0_iter38_reg <= lshr_ln2_reg_1043_pp0_iter37_reg;
        lshr_ln2_reg_1043_pp0_iter39_reg <= lshr_ln2_reg_1043_pp0_iter38_reg;
        lshr_ln2_reg_1043_pp0_iter3_reg <= lshr_ln2_reg_1043_pp0_iter2_reg;
        lshr_ln2_reg_1043_pp0_iter40_reg <= lshr_ln2_reg_1043_pp0_iter39_reg;
        lshr_ln2_reg_1043_pp0_iter4_reg <= lshr_ln2_reg_1043_pp0_iter3_reg;
        lshr_ln2_reg_1043_pp0_iter5_reg <= lshr_ln2_reg_1043_pp0_iter4_reg;
        lshr_ln2_reg_1043_pp0_iter6_reg <= lshr_ln2_reg_1043_pp0_iter5_reg;
        lshr_ln2_reg_1043_pp0_iter7_reg <= lshr_ln2_reg_1043_pp0_iter6_reg;
        lshr_ln2_reg_1043_pp0_iter8_reg <= lshr_ln2_reg_1043_pp0_iter7_reg;
        lshr_ln2_reg_1043_pp0_iter9_reg <= lshr_ln2_reg_1043_pp0_iter8_reg;
        normalized_1_reg_1133 <= normalized_1_fu_629_p3;
        trunc_ln140_reg_1038_pp0_iter10_reg <= trunc_ln140_reg_1038_pp0_iter9_reg;
        trunc_ln140_reg_1038_pp0_iter11_reg <= trunc_ln140_reg_1038_pp0_iter10_reg;
        trunc_ln140_reg_1038_pp0_iter12_reg <= trunc_ln140_reg_1038_pp0_iter11_reg;
        trunc_ln140_reg_1038_pp0_iter13_reg <= trunc_ln140_reg_1038_pp0_iter12_reg;
        trunc_ln140_reg_1038_pp0_iter14_reg <= trunc_ln140_reg_1038_pp0_iter13_reg;
        trunc_ln140_reg_1038_pp0_iter15_reg <= trunc_ln140_reg_1038_pp0_iter14_reg;
        trunc_ln140_reg_1038_pp0_iter16_reg <= trunc_ln140_reg_1038_pp0_iter15_reg;
        trunc_ln140_reg_1038_pp0_iter17_reg <= trunc_ln140_reg_1038_pp0_iter16_reg;
        trunc_ln140_reg_1038_pp0_iter18_reg <= trunc_ln140_reg_1038_pp0_iter17_reg;
        trunc_ln140_reg_1038_pp0_iter19_reg <= trunc_ln140_reg_1038_pp0_iter18_reg;
        trunc_ln140_reg_1038_pp0_iter20_reg <= trunc_ln140_reg_1038_pp0_iter19_reg;
        trunc_ln140_reg_1038_pp0_iter21_reg <= trunc_ln140_reg_1038_pp0_iter20_reg;
        trunc_ln140_reg_1038_pp0_iter22_reg <= trunc_ln140_reg_1038_pp0_iter21_reg;
        trunc_ln140_reg_1038_pp0_iter23_reg <= trunc_ln140_reg_1038_pp0_iter22_reg;
        trunc_ln140_reg_1038_pp0_iter24_reg <= trunc_ln140_reg_1038_pp0_iter23_reg;
        trunc_ln140_reg_1038_pp0_iter25_reg <= trunc_ln140_reg_1038_pp0_iter24_reg;
        trunc_ln140_reg_1038_pp0_iter26_reg <= trunc_ln140_reg_1038_pp0_iter25_reg;
        trunc_ln140_reg_1038_pp0_iter27_reg <= trunc_ln140_reg_1038_pp0_iter26_reg;
        trunc_ln140_reg_1038_pp0_iter28_reg <= trunc_ln140_reg_1038_pp0_iter27_reg;
        trunc_ln140_reg_1038_pp0_iter29_reg <= trunc_ln140_reg_1038_pp0_iter28_reg;
        trunc_ln140_reg_1038_pp0_iter2_reg <= trunc_ln140_reg_1038_pp0_iter1_reg;
        trunc_ln140_reg_1038_pp0_iter30_reg <= trunc_ln140_reg_1038_pp0_iter29_reg;
        trunc_ln140_reg_1038_pp0_iter31_reg <= trunc_ln140_reg_1038_pp0_iter30_reg;
        trunc_ln140_reg_1038_pp0_iter32_reg <= trunc_ln140_reg_1038_pp0_iter31_reg;
        trunc_ln140_reg_1038_pp0_iter33_reg <= trunc_ln140_reg_1038_pp0_iter32_reg;
        trunc_ln140_reg_1038_pp0_iter34_reg <= trunc_ln140_reg_1038_pp0_iter33_reg;
        trunc_ln140_reg_1038_pp0_iter35_reg <= trunc_ln140_reg_1038_pp0_iter34_reg;
        trunc_ln140_reg_1038_pp0_iter36_reg <= trunc_ln140_reg_1038_pp0_iter35_reg;
        trunc_ln140_reg_1038_pp0_iter37_reg <= trunc_ln140_reg_1038_pp0_iter36_reg;
        trunc_ln140_reg_1038_pp0_iter38_reg <= trunc_ln140_reg_1038_pp0_iter37_reg;
        trunc_ln140_reg_1038_pp0_iter39_reg <= trunc_ln140_reg_1038_pp0_iter38_reg;
        trunc_ln140_reg_1038_pp0_iter3_reg <= trunc_ln140_reg_1038_pp0_iter2_reg;
        trunc_ln140_reg_1038_pp0_iter40_reg <= trunc_ln140_reg_1038_pp0_iter39_reg;
        trunc_ln140_reg_1038_pp0_iter41_reg <= trunc_ln140_reg_1038_pp0_iter40_reg;
        trunc_ln140_reg_1038_pp0_iter4_reg <= trunc_ln140_reg_1038_pp0_iter3_reg;
        trunc_ln140_reg_1038_pp0_iter5_reg <= trunc_ln140_reg_1038_pp0_iter4_reg;
        trunc_ln140_reg_1038_pp0_iter6_reg <= trunc_ln140_reg_1038_pp0_iter5_reg;
        trunc_ln140_reg_1038_pp0_iter7_reg <= trunc_ln140_reg_1038_pp0_iter6_reg;
        trunc_ln140_reg_1038_pp0_iter8_reg <= trunc_ln140_reg_1038_pp0_iter7_reg;
        trunc_ln140_reg_1038_pp0_iter9_reg <= trunc_ln140_reg_1038_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        conv_i248_cast_reg_1019 <= conv_i248_cast_fu_443_p1;
        lshr_ln2_reg_1043 <= {{ap_sig_allocacmp_j_2[5:4]}};
        lshr_ln2_reg_1043_pp0_iter1_reg <= lshr_ln2_reg_1043;
        trunc_ln140_reg_1038 <= trunc_ln140_fu_486_p1;
        trunc_ln140_reg_1038_pp0_iter1_reg <= trunc_ln140_reg_1038;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        scale_reg_1138 <= scale_fu_764_p3;
        select_ln144_3_reg_1143 <= select_ln144_3_fu_994_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_buf_ce0_local = 1'b1;
    end else begin
        A_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln140_fu_459_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter43_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) 
    & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_10_ce0_local = 1'b1;
    end else begin
        col_sums_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_11_ce0_local = 1'b1;
    end else begin
        col_sums_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_12_ce0_local = 1'b1;
    end else begin
        col_sums_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_13_ce0_local = 1'b1;
    end else begin
        col_sums_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_14_ce0_local = 1'b1;
    end else begin
        col_sums_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_15_ce0_local = 1'b1;
    end else begin
        col_sums_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_1_ce0_local = 1'b1;
    end else begin
        col_sums_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_2_ce0_local = 1'b1;
    end else begin
        col_sums_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_3_ce0_local = 1'b1;
    end else begin
        col_sums_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_4_ce0_local = 1'b1;
    end else begin
        col_sums_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_5_ce0_local = 1'b1;
    end else begin
        col_sums_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_6_ce0_local = 1'b1;
    end else begin
        col_sums_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_7_ce0_local = 1'b1;
    end else begin
        col_sums_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_8_ce0_local = 1'b1;
    end else begin
        col_sums_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_9_ce0_local = 1'b1;
    end else begin
        col_sums_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        col_sums_ce0_local = 1'b1;
    end else begin
        col_sums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_513_ce = 1'b1;
    end else begin
        grp_fu_513_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_buf_address0 = zext_ln142_1_fu_481_p1;

assign A_buf_ce0 = A_buf_ce0_local;

assign add_ln140_fu_465_p2 = (ap_sig_allocacmp_j_2 + 7'd1);

assign add_ln142_fu_475_p2 = (zext_ln134 + zext_ln142_fu_471_p1);

assign add_ln144_fu_826_p2 = (trunc_ln7_fu_796_p4 + zext_ln144_fu_822_p1);

assign and_ln142_1_fu_609_p2 = (tmp_fu_537_p3 & or_ln142_1_fu_603_p2);

assign and_ln142_fu_591_p2 = (xor_ln142_fu_585_p2 & or_ln142_fu_579_p2);

assign and_ln144_1_fu_912_p2 = (xor_ln144_1_fu_906_p2 & icmp_ln144_fu_870_p2);

assign and_ln144_2_fu_926_p2 = (icmp_ln144_1_fu_886_p2 & and_ln144_fu_846_p2);

assign and_ln144_3_fu_950_p2 = (xor_ln144_3_fu_944_p2 & or_ln144_fu_938_p2);

assign and_ln144_4_fu_956_p2 = (tmp_9_fu_832_p3 & select_ln144_1_fu_918_p3);

assign and_ln144_5_fu_974_p2 = (xor_ln144_4_fu_968_p2 & tmp_6_fu_788_p3);

assign and_ln144_fu_846_p2 = (xor_ln144_fu_840_p2 & tmp_8_fu_814_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sums_10_address0 = zext_ln140_fu_518_p1;

assign col_sums_10_ce0 = col_sums_10_ce0_local;

assign col_sums_11_address0 = zext_ln140_fu_518_p1;

assign col_sums_11_ce0 = col_sums_11_ce0_local;

assign col_sums_12_address0 = zext_ln140_fu_518_p1;

assign col_sums_12_ce0 = col_sums_12_ce0_local;

assign col_sums_13_address0 = zext_ln140_fu_518_p1;

assign col_sums_13_ce0 = col_sums_13_ce0_local;

assign col_sums_14_address0 = zext_ln140_fu_518_p1;

assign col_sums_14_ce0 = col_sums_14_ce0_local;

assign col_sums_15_address0 = zext_ln140_fu_518_p1;

assign col_sums_15_ce0 = col_sums_15_ce0_local;

assign col_sums_1_address0 = zext_ln140_fu_518_p1;

assign col_sums_1_ce0 = col_sums_1_ce0_local;

assign col_sums_2_address0 = zext_ln140_fu_518_p1;

assign col_sums_2_ce0 = col_sums_2_ce0_local;

assign col_sums_3_address0 = zext_ln140_fu_518_p1;

assign col_sums_3_ce0 = col_sums_3_ce0_local;

assign col_sums_4_address0 = zext_ln140_fu_518_p1;

assign col_sums_4_ce0 = col_sums_4_ce0_local;

assign col_sums_5_address0 = zext_ln140_fu_518_p1;

assign col_sums_5_ce0 = col_sums_5_ce0_local;

assign col_sums_6_address0 = zext_ln140_fu_518_p1;

assign col_sums_6_ce0 = col_sums_6_ce0_local;

assign col_sums_7_address0 = zext_ln140_fu_518_p1;

assign col_sums_7_ce0 = col_sums_7_ce0_local;

assign col_sums_8_address0 = zext_ln140_fu_518_p1;

assign col_sums_8_ce0 = col_sums_8_ce0_local;

assign col_sums_9_address0 = zext_ln140_fu_518_p1;

assign col_sums_9_ce0 = col_sums_9_ce0_local;

assign col_sums_address0 = zext_ln140_fu_518_p1;

assign col_sums_ce0 = col_sums_ce0_local;

assign conv_i248_cast_fu_443_p1 = $signed(conv_i248);

assign grp_fu_513_p0 = {{A_buf_q0}, {14'd0}};

assign grp_fu_513_p1 = conv_i248_cast_reg_1019;

assign icmp_ln140_fu_459_p2 = ((ap_sig_allocacmp_j_2 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln142_1_fu_573_p2 = ((tmp_s_fu_557_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_567_p2 = ((tmp_s_fu_557_p4 != 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln144_1_fu_886_p2 = ((tmp_12_fu_876_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln144_2_fu_892_p2 = ((tmp_12_fu_876_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_870_p2 = ((tmp_11_fu_860_p4 == 2'd3) ? 1'b1 : 1'b0);

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WDATA = select_ln144_3_reg_1143;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign normalized_1_fu_629_p3 = ((or_ln142_2_fu_623_p2[0:0] == 1'b1) ? select_ln142_fu_615_p3 : normalized_fu_545_p1);

assign normalized_fu_545_p1 = grp_fu_513_p2[23:0];

assign or_ln142_1_fu_603_p2 = (xor_ln142_1_fu_597_p2 | icmp_ln142_fu_567_p2);

assign or_ln142_2_fu_623_p2 = (and_ln142_fu_591_p2 | and_ln142_1_fu_609_p2);

assign or_ln142_fu_579_p2 = (tmp_1_fu_549_p3 | icmp_ln142_1_fu_573_p2);

assign or_ln144_1_fu_988_p2 = (and_ln144_5_fu_974_p2 | and_ln144_3_fu_950_p2);

assign or_ln144_2_fu_962_p2 = (and_ln144_4_fu_956_p2 | and_ln144_2_fu_926_p2);

assign or_ln144_fu_938_p2 = (xor_ln144_2_fu_932_p2 | tmp_9_fu_832_p3);

assign scale_fu_764_p3 = ((tmp_3_fu_716_p3[0:0] == 1'b1) ? sub_ln143_1_fu_744_p2 : zext_ln143_1_fu_760_p1);

assign select_ln142_fu_615_p3 = ((and_ln142_fu_591_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln144_1_fu_918_p3 = ((and_ln144_fu_846_p2[0:0] == 1'b1) ? and_ln144_1_fu_912_p2 : icmp_ln144_1_fu_886_p2);

assign select_ln144_2_fu_980_p3 = ((and_ln144_3_fu_950_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln144_3_fu_994_p3 = ((or_ln144_1_fu_988_p2[0:0] == 1'b1) ? select_ln144_2_fu_980_p3 : add_ln144_fu_826_p2);

assign select_ln144_fu_898_p3 = ((and_ln144_fu_846_p2[0:0] == 1'b1) ? icmp_ln144_1_fu_886_p2 : icmp_ln144_2_fu_892_p2);

assign sext_ln144_2_fu_784_p1 = mul_ln144_fu_778_p2;

assign shl_ln2_fu_708_p3 = {{tmp_2_fu_637_p35}, {14'd0}};

assign sub_ln143_1_fu_744_p2 = (17'd0 - zext_ln143_fu_740_p1);

assign sub_ln143_fu_724_p2 = (38'd0 - shl_ln2_fu_708_p3);

assign tmp_10_fu_852_p3 = sext_ln144_2_fu_784_p1[32'd38];

assign tmp_11_fu_860_p4 = {{mul_ln144_fu_778_p2[40:39]}};

assign tmp_12_fu_876_p4 = {{mul_ln144_fu_778_p2[40:38]}};

assign tmp_1_fu_549_p3 = grp_fu_513_p2[32'd23];

assign tmp_2_fu_637_p33 = 'bx;

assign tmp_3_fu_716_p3 = tmp_2_fu_637_p35[32'd23];

assign tmp_4_fu_730_p4 = {{sub_ln143_fu_724_p2[37:22]}};

assign tmp_5_fu_750_p4 = {{tmp_2_fu_637_p35[23:8]}};

assign tmp_6_fu_788_p3 = sext_ln144_2_fu_784_p1[32'd47];

assign tmp_7_fu_806_p3 = sext_ln144_2_fu_784_p1[32'd13];

assign tmp_8_fu_814_p3 = sext_ln144_2_fu_784_p1[32'd37];

assign tmp_9_fu_832_p3 = add_ln144_fu_826_p2[32'd23];

assign tmp_fu_537_p3 = grp_fu_513_p2[32'd37];

assign tmp_s_fu_557_p4 = {{grp_fu_513_p2[37:24]}};

assign trunc_ln140_fu_486_p1 = ap_sig_allocacmp_j_2[3:0];

assign trunc_ln7_fu_796_p4 = {{mul_ln144_fu_778_p2[37:14]}};

assign xor_ln142_1_fu_597_p2 = (tmp_1_fu_549_p3 ^ 1'd1);

assign xor_ln142_fu_585_p2 = (tmp_fu_537_p3 ^ 1'd1);

assign xor_ln144_1_fu_906_p2 = (tmp_10_fu_852_p3 ^ 1'd1);

assign xor_ln144_2_fu_932_p2 = (select_ln144_fu_898_p3 ^ 1'd1);

assign xor_ln144_3_fu_944_p2 = (tmp_6_fu_788_p3 ^ 1'd1);

assign xor_ln144_4_fu_968_p2 = (or_ln144_2_fu_962_p2 ^ 1'd1);

assign xor_ln144_fu_840_p2 = (tmp_9_fu_832_p3 ^ 1'd1);

assign zext_ln140_fu_518_p1 = lshr_ln2_reg_1043_pp0_iter40_reg;

assign zext_ln142_1_fu_481_p1 = add_ln142_fu_475_p2;

assign zext_ln142_fu_471_p1 = ap_sig_allocacmp_j_2;

assign zext_ln143_1_fu_760_p1 = tmp_5_fu_750_p4;

assign zext_ln143_fu_740_p1 = tmp_4_fu_730_p4;

assign zext_ln144_fu_822_p1 = tmp_7_fu_806_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_140_9
