Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr 20 13:23:41 2024
| Host         : P2-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           19 |
| No           | No                    | Yes                    |             199 |          111 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |             499 |          248 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                Enable Signal                                |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  switchRam              |                                                                             |                                                                            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG    |                                                                             |                                                                            |                3 |              4 |         1.33 |
|  VGAControlModule/clk25 |                                                                             | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |                3 |             10 |         3.33 |
|  VGAControlModule/clk25 | VGAControlModule/Display/vPos                                               | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |                4 |             10 |         2.50 |
|  counter_reg_BUFG[0]    | RegisterFile/loop1[27].one_whole_register/loop1[1].d_flip_flop/LED_OBUF[1]  |                                                                            |                5 |             17 |         3.40 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[7].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               15 |             32 |         2.13 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[25].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               14 |             32 |         2.29 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[26].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               24 |             32 |         1.33 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[2].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               18 |             32 |         1.78 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[24].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               10 |             32 |         3.20 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[1].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               28 |             32 |         1.14 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[29].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[30].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               15 |             32 |         2.13 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[31].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               23 |             32 |         1.39 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[4].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[27].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[5].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               13 |             32 |         2.46 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[6].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               12 |             32 |         2.67 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[3].enableShakespeareMode  | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               15 |             32 |         2.13 |
|  counter_reg_BUFG[0]    |                                                                             |                                                                            |               15 |             39 |         2.60 |
|  counter_reg_BUFG[0]    | CPU/MW_latch_controls/loop1[14].d_flip_flop/loop1[28].enableShakespeareMode | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |               20 |             41 |         2.05 |
| ~counter_reg_BUFG[0]    |                                                                             | RegisterFile/loop1[31].one_whole_register/loop1[31].d_flip_flop/CPU_RESETN |              108 |            189 |         1.75 |
+-------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


