// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Demo_LCD")
  (DATE "05/11/2022 15:17:08")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (812:812:812))
        (PORT d[1] (691:691:691) (786:786:786))
        (PORT d[2] (674:674:674) (774:774:774))
        (PORT d[3] (690:690:690) (780:780:780))
        (PORT d[4] (541:541:541) (623:623:623))
        (PORT d[5] (754:754:754) (871:871:871))
        (PORT d[6] (713:713:713) (819:819:819))
        (PORT d[7] (704:704:704) (827:827:827))
        (PORT d[8] (570:570:570) (663:663:663))
        (PORT d[9] (542:542:542) (612:612:612))
        (PORT d[10] (1003:1003:1003) (1156:1156:1156))
        (PORT d[11] (942:942:942) (1063:1063:1063))
        (PORT d[12] (787:787:787) (897:897:897))
        (PORT clk (1382:1382:1382) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1376:1376:1376))
        (PORT d[0] (832:832:832) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (989:989:989))
        (PORT d[1] (1128:1128:1128) (1284:1284:1284))
        (PORT d[2] (866:866:866) (991:991:991))
        (PORT d[3] (724:724:724) (836:836:836))
        (PORT d[4] (905:905:905) (1043:1043:1043))
        (PORT d[5] (772:772:772) (897:897:897))
        (PORT d[6] (916:916:916) (1064:1064:1064))
        (PORT d[7] (1248:1248:1248) (1451:1451:1451))
        (PORT d[8] (1398:1398:1398) (1611:1611:1611))
        (PORT d[9] (1018:1018:1018) (1152:1152:1152))
        (PORT d[10] (986:986:986) (1120:1120:1120))
        (PORT d[11] (1323:1323:1323) (1503:1503:1503))
        (PORT d[12] (1006:1006:1006) (1155:1155:1155))
        (PORT clk (1351:1351:1351) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1345:1345:1345))
        (PORT d[0] (1032:1032:1032) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1253:1253:1253))
        (PORT d[1] (880:880:880) (1004:1004:1004))
        (PORT d[2] (1075:1075:1075) (1241:1241:1241))
        (PORT d[3] (1667:1667:1667) (1923:1923:1923))
        (PORT d[4] (1033:1033:1033) (1179:1179:1179))
        (PORT d[5] (933:933:933) (1070:1070:1070))
        (PORT d[6] (1117:1117:1117) (1293:1293:1293))
        (PORT d[7] (906:906:906) (1059:1059:1059))
        (PORT d[8] (947:947:947) (1097:1097:1097))
        (PORT d[9] (1050:1050:1050) (1203:1203:1203))
        (PORT d[10] (996:996:996) (1142:1142:1142))
        (PORT d[11] (1157:1157:1157) (1307:1307:1307))
        (PORT d[12] (1132:1132:1132) (1286:1286:1286))
        (PORT clk (1375:1375:1375) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (PORT d[0] (841:841:841) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (695:695:695) (799:799:799))
        (PORT d[1] (957:957:957) (1088:1088:1088))
        (PORT d[2] (679:679:679) (778:778:778))
        (PORT d[3] (537:537:537) (619:619:619))
        (PORT d[4] (1267:1267:1267) (1457:1457:1457))
        (PORT d[5] (580:580:580) (673:673:673))
        (PORT d[6] (918:918:918) (1064:1064:1064))
        (PORT d[7] (912:912:912) (1069:1069:1069))
        (PORT d[8] (1389:1389:1389) (1606:1606:1606))
        (PORT d[9] (846:846:846) (959:959:959))
        (PORT d[10] (965:965:965) (1098:1098:1098))
        (PORT d[11] (1154:1154:1154) (1313:1313:1313))
        (PORT d[12] (824:824:824) (948:948:948))
        (PORT clk (1367:1367:1367) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (PORT d[0] (943:943:943) (1029:1029:1029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2173:2173:2173))
        (PORT d[1] (1307:1307:1307) (1506:1506:1506))
        (PORT d[2] (1614:1614:1614) (1835:1835:1835))
        (PORT d[3] (1391:1391:1391) (1593:1593:1593))
        (PORT d[4] (1607:1607:1607) (1822:1822:1822))
        (PORT d[5] (1399:1399:1399) (1581:1581:1581))
        (PORT d[6] (1417:1417:1417) (1614:1614:1614))
        (PORT d[7] (1080:1080:1080) (1247:1247:1247))
        (PORT d[8] (1438:1438:1438) (1642:1642:1642))
        (PORT d[9] (1427:1427:1427) (1621:1621:1621))
        (PORT d[10] (913:913:913) (1085:1085:1085))
        (PORT d[11] (1177:1177:1177) (1332:1332:1332))
        (PORT d[12] (1328:1328:1328) (1506:1506:1506))
        (PORT clk (1380:1380:1380) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1372:1372:1372))
        (PORT d[0] (968:968:968) (1063:1063:1063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2580:2580:2580))
        (PORT d[1] (1649:1649:1649) (1898:1898:1898))
        (PORT d[2] (1757:1757:1757) (1988:1988:1988))
        (PORT d[3] (1605:1605:1605) (1849:1849:1849))
        (PORT d[4] (1653:1653:1653) (1868:1868:1868))
        (PORT d[5] (1681:1681:1681) (1888:1888:1888))
        (PORT d[6] (2104:2104:2104) (2388:2388:2388))
        (PORT d[7] (1161:1161:1161) (1324:1324:1324))
        (PORT d[8] (2019:2019:2019) (2319:2319:2319))
        (PORT d[9] (1586:1586:1586) (1801:1801:1801))
        (PORT d[10] (1289:1289:1289) (1515:1515:1515))
        (PORT d[11] (1054:1054:1054) (1203:1203:1203))
        (PORT d[12] (1370:1370:1370) (1552:1552:1552))
        (PORT clk (1396:1396:1396) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
        (PORT d[0] (1284:1284:1284) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1950:1950:1950))
        (PORT d[1] (1320:1320:1320) (1517:1517:1517))
        (PORT d[2] (1468:1468:1468) (1670:1670:1670))
        (PORT d[3] (1580:1580:1580) (1803:1803:1803))
        (PORT d[4] (1608:1608:1608) (1818:1818:1818))
        (PORT d[5] (1576:1576:1576) (1781:1781:1781))
        (PORT d[6] (1437:1437:1437) (1634:1634:1634))
        (PORT d[7] (1252:1252:1252) (1443:1443:1443))
        (PORT d[8] (1619:1619:1619) (1848:1848:1848))
        (PORT d[9] (1449:1449:1449) (1646:1646:1646))
        (PORT d[10] (1113:1113:1113) (1314:1314:1314))
        (PORT d[11] (1356:1356:1356) (1534:1534:1534))
        (PORT d[12] (1361:1361:1361) (1541:1541:1541))
        (PORT clk (1363:1363:1363) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1358:1358:1358))
        (PORT d[0] (1140:1140:1140) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2191:2191:2191))
        (PORT d[1] (1143:1143:1143) (1325:1325:1325))
        (PORT d[2] (1285:1285:1285) (1461:1461:1461))
        (PORT d[3] (1577:1577:1577) (1802:1802:1802))
        (PORT d[4] (1284:1284:1284) (1456:1456:1456))
        (PORT d[5] (2066:2066:2066) (2328:2328:2328))
        (PORT d[6] (1270:1270:1270) (1443:1443:1443))
        (PORT d[7] (1065:1065:1065) (1226:1226:1226))
        (PORT d[8] (1511:1511:1511) (1746:1746:1746))
        (PORT d[9] (1288:1288:1288) (1462:1462:1462))
        (PORT d[10] (1085:1085:1085) (1280:1280:1280))
        (PORT d[11] (1164:1164:1164) (1317:1317:1317))
        (PORT d[12] (1309:1309:1309) (1474:1474:1474))
        (PORT clk (1382:1382:1382) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
        (PORT d[0] (978:978:978) (1078:1078:1078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1662:1662:1662))
        (PORT d[1] (1327:1327:1327) (1526:1526:1526))
        (PORT d[2] (1793:1793:1793) (2055:2055:2055))
        (PORT d[3] (1463:1463:1463) (1680:1680:1680))
        (PORT d[4] (2317:2317:2317) (2623:2623:2623))
        (PORT d[5] (1787:1787:1787) (2021:2021:2021))
        (PORT d[6] (1894:1894:1894) (2142:2142:2142))
        (PORT d[7] (1571:1571:1571) (1792:1792:1792))
        (PORT d[8] (1557:1557:1557) (1794:1794:1794))
        (PORT d[9] (1963:1963:1963) (2233:2233:2233))
        (PORT d[10] (1213:1213:1213) (1408:1408:1408))
        (PORT d[11] (1561:1561:1561) (1768:1768:1768))
        (PORT d[12] (1575:1575:1575) (1781:1781:1781))
        (PORT clk (1372:1372:1372) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1366:1366:1366))
        (PORT d[0] (1112:1112:1112) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2597:2597:2597))
        (PORT d[1] (1344:1344:1344) (1552:1552:1552))
        (PORT d[2] (1776:1776:1776) (2023:2023:2023))
        (PORT d[3] (1442:1442:1442) (1666:1666:1666))
        (PORT d[4] (1821:1821:1821) (2065:2065:2065))
        (PORT d[5] (1698:1698:1698) (1910:1910:1910))
        (PORT d[6] (1941:1941:1941) (2201:2201:2201))
        (PORT d[7] (1191:1191:1191) (1364:1364:1364))
        (PORT d[8] (2033:2033:2033) (2335:2335:2335))
        (PORT d[9] (1741:1741:1741) (1977:1977:1977))
        (PORT d[10] (1418:1418:1418) (1646:1646:1646))
        (PORT d[11] (1332:1332:1332) (1505:1505:1505))
        (PORT d[12] (1540:1540:1540) (1742:1742:1742))
        (PORT clk (1396:1396:1396) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
        (PORT d[0] (1273:1273:1273) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2587:2587:2587))
        (PORT d[1] (1518:1518:1518) (1753:1753:1753))
        (PORT d[2] (1904:1904:1904) (2157:2157:2157))
        (PORT d[3] (1603:1603:1603) (1836:1836:1836))
        (PORT d[4] (1834:1834:1834) (2080:2080:2080))
        (PORT d[5] (1701:1701:1701) (1911:1911:1911))
        (PORT d[6] (1921:1921:1921) (2171:2171:2171))
        (PORT d[7] (1194:1194:1194) (1362:1362:1362))
        (PORT d[8] (2026:2026:2026) (2321:2321:2321))
        (PORT d[9] (1753:1753:1753) (1990:1990:1990))
        (PORT d[10] (1273:1273:1273) (1487:1487:1487))
        (PORT d[11] (1208:1208:1208) (1370:1370:1370))
        (PORT d[12] (1559:1559:1559) (1767:1767:1767))
        (PORT clk (1397:1397:1397) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1391:1391:1391))
        (PORT d[0] (1090:1090:1090) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1984:1984:1984))
        (PORT d[1] (1309:1309:1309) (1504:1504:1504))
        (PORT d[2] (1818:1818:1818) (2066:2066:2066))
        (PORT d[3] (1569:1569:1569) (1791:1791:1791))
        (PORT d[4] (1468:1468:1468) (1665:1665:1665))
        (PORT d[5] (1423:1423:1423) (1612:1612:1612))
        (PORT d[6] (1449:1449:1449) (1653:1653:1653))
        (PORT d[7] (1238:1238:1238) (1423:1423:1423))
        (PORT d[8] (1450:1450:1450) (1653:1653:1653))
        (PORT d[9] (1461:1461:1461) (1664:1664:1664))
        (PORT d[10] (1269:1269:1269) (1499:1499:1499))
        (PORT d[11] (1357:1357:1357) (1539:1539:1539))
        (PORT d[12] (1195:1195:1195) (1356:1356:1356))
        (PORT clk (1369:1369:1369) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1362:1362:1362))
        (PORT d[0] (1140:1140:1140) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1190:1190:1190))
        (PORT d[1] (1100:1100:1100) (1247:1247:1247))
        (PORT d[2] (1032:1032:1032) (1177:1177:1177))
        (PORT d[3] (1164:1164:1164) (1323:1323:1323))
        (PORT d[4] (1056:1056:1056) (1202:1202:1202))
        (PORT d[5] (996:996:996) (1130:1130:1130))
        (PORT d[6] (1029:1029:1029) (1178:1178:1178))
        (PORT d[7] (670:670:670) (773:773:773))
        (PORT d[8] (1024:1024:1024) (1169:1169:1169))
        (PORT d[9] (939:939:939) (1068:1068:1068))
        (PORT d[10] (809:809:809) (942:942:942))
        (PORT d[11] (791:791:791) (897:897:897))
        (PORT d[12] (788:788:788) (902:902:902))
        (PORT clk (1381:1381:1381) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1374:1374:1374))
        (PORT d[0] (717:717:717) (789:789:789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1037:1037:1037))
        (PORT d[1] (944:944:944) (1077:1077:1077))
        (PORT d[2] (1035:1035:1035) (1181:1181:1181))
        (PORT d[3] (872:872:872) (988:988:988))
        (PORT d[4] (875:875:875) (997:997:997))
        (PORT d[5] (1007:1007:1007) (1141:1141:1141))
        (PORT d[6] (971:971:971) (1101:1101:1101))
        (PORT d[7] (512:512:512) (595:595:595))
        (PORT d[8] (889:889:889) (1022:1022:1022))
        (PORT d[9] (920:920:920) (1048:1048:1048))
        (PORT d[10] (975:975:975) (1127:1127:1127))
        (PORT d[11] (619:619:619) (703:703:703))
        (PORT d[12] (645:645:645) (744:744:744))
        (PORT clk (1391:1391:1391) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1386:1386:1386))
        (PORT d[0] (584:584:584) (636:636:636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (905:905:905) (1034:1034:1034))
        (PORT d[1] (939:939:939) (1066:1066:1066))
        (PORT d[2] (1041:1041:1041) (1191:1191:1191))
        (PORT d[3] (880:880:880) (999:999:999))
        (PORT d[4] (1053:1053:1053) (1201:1201:1201))
        (PORT d[5] (993:993:993) (1128:1128:1128))
        (PORT d[6] (1002:1002:1002) (1141:1141:1141))
        (PORT d[7] (682:682:682) (791:791:791))
        (PORT d[8] (895:895:895) (1027:1027:1027))
        (PORT d[9] (936:936:936) (1066:1066:1066))
        (PORT d[10] (802:802:802) (935:935:935))
        (PORT d[11] (627:627:627) (712:712:712))
        (PORT d[12] (652:652:652) (751:751:751))
        (PORT clk (1386:1386:1386) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1378:1378:1378))
        (PORT d[0] (707:707:707) (777:777:777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (1008:1008:1008))
        (PORT d[1] (778:778:778) (886:886:886))
        (PORT d[2] (869:869:869) (993:993:993))
        (PORT d[3] (887:887:887) (1009:1009:1009))
        (PORT d[4] (876:876:876) (988:988:988))
        (PORT d[5] (863:863:863) (978:978:978))
        (PORT d[6] (878:878:878) (1003:1003:1003))
        (PORT d[7] (684:684:684) (796:796:796))
        (PORT d[8] (1027:1027:1027) (1176:1176:1176))
        (PORT d[9] (915:915:915) (1045:1045:1045))
        (PORT d[10] (803:803:803) (941:941:941))
        (PORT d[11] (626:626:626) (711:711:711))
        (PORT d[12] (650:650:650) (746:746:746))
        (PORT clk (1388:1388:1388) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1381:1381:1381))
        (PORT d[0] (578:578:578) (626:626:626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1849:1849:1849))
        (PORT d[1] (1499:1499:1499) (1722:1722:1722))
        (PORT d[2] (1979:1979:1979) (2273:2273:2273))
        (PORT d[3] (1621:1621:1621) (1857:1857:1857))
        (PORT d[4] (2145:2145:2145) (2430:2430:2430))
        (PORT d[5] (1964:1964:1964) (2225:2225:2225))
        (PORT d[6] (2067:2067:2067) (2337:2337:2337))
        (PORT d[7] (1572:1572:1572) (1796:1796:1796))
        (PORT d[8] (1716:1716:1716) (1972:1972:1972))
        (PORT d[9] (1973:1973:1973) (2239:2239:2239))
        (PORT d[10] (1225:1225:1225) (1421:1421:1421))
        (PORT d[11] (1581:1581:1581) (1796:1796:1796))
        (PORT d[12] (1735:1735:1735) (1963:1963:1963))
        (PORT clk (1376:1376:1376) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1370:1370:1370))
        (PORT d[0] (1282:1282:1282) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1276:1276:1276))
        (PORT d[1] (1825:1825:1825) (2102:2102:2102))
        (PORT d[2] (1410:1410:1410) (1614:1614:1614))
        (PORT d[3] (1075:1075:1075) (1224:1224:1224))
        (PORT d[4] (1402:1402:1402) (1583:1583:1583))
        (PORT d[5] (2342:2342:2342) (2626:2626:2626))
        (PORT d[6] (907:907:907) (1043:1043:1043))
        (PORT d[7] (679:679:679) (786:786:786))
        (PORT d[8] (1069:1069:1069) (1226:1226:1226))
        (PORT d[9] (1323:1323:1323) (1514:1514:1514))
        (PORT d[10] (1162:1162:1162) (1350:1350:1350))
        (PORT d[11] (809:809:809) (921:921:921))
        (PORT d[12] (1142:1142:1142) (1298:1298:1298))
        (PORT clk (1403:1403:1403) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1397:1397:1397))
        (PORT d[0] (736:736:736) (804:804:804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1493:1493:1493))
        (PORT d[1] (1696:1696:1696) (1959:1959:1959))
        (PORT d[2] (1446:1446:1446) (1651:1651:1651))
        (PORT d[3] (2000:2000:2000) (2307:2307:2307))
        (PORT d[4] (1046:1046:1046) (1192:1192:1192))
        (PORT d[5] (2337:2337:2337) (2621:2621:2621))
        (PORT d[6] (1068:1068:1068) (1219:1219:1219))
        (PORT d[7] (683:683:683) (791:791:791))
        (PORT d[8] (950:950:950) (1098:1098:1098))
        (PORT d[9] (1322:1322:1322) (1507:1507:1507))
        (PORT d[10] (1177:1177:1177) (1369:1369:1369))
        (PORT d[11] (820:820:820) (935:935:935))
        (PORT d[12] (1131:1131:1131) (1285:1285:1285))
        (PORT clk (1395:1395:1395) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
        (PORT d[0] (746:746:746) (819:819:819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (1019:1019:1019))
        (PORT d[1] (892:892:892) (1024:1024:1024))
        (PORT d[2] (865:865:865) (995:995:995))
        (PORT d[3] (869:869:869) (994:994:994))
        (PORT d[4] (847:847:847) (966:966:966))
        (PORT d[5] (770:770:770) (890:890:890))
        (PORT d[6] (899:899:899) (1035:1035:1035))
        (PORT d[7] (726:726:726) (854:854:854))
        (PORT d[8] (758:758:758) (880:880:880))
        (PORT d[9] (1227:1227:1227) (1401:1401:1401))
        (PORT d[10] (980:980:980) (1128:1128:1128))
        (PORT d[11] (968:968:968) (1095:1095:1095))
        (PORT d[12] (964:964:964) (1100:1100:1100))
        (PORT clk (1384:1384:1384) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (PORT d[0] (672:672:672) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1636:1636:1636))
        (PORT d[1] (2068:2068:2068) (2409:2409:2409))
        (PORT d[2] (1470:1470:1470) (1667:1667:1667))
        (PORT d[3] (2211:2211:2211) (2551:2551:2551))
        (PORT d[4] (888:888:888) (1022:1022:1022))
        (PORT d[5] (902:902:902) (1036:1036:1036))
        (PORT d[6] (947:947:947) (1101:1101:1101))
        (PORT d[7] (906:906:906) (1060:1060:1060))
        (PORT d[8] (1581:1581:1581) (1821:1821:1821))
        (PORT d[9] (1650:1650:1650) (1828:1828:1828))
        (PORT d[10] (1461:1461:1461) (1663:1663:1663))
        (PORT d[11] (1220:1220:1220) (1375:1375:1375))
        (PORT d[12] (970:970:970) (1107:1107:1107))
        (PORT clk (1398:1398:1398) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1389:1389:1389))
        (PORT d[0] (1420:1420:1420) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (697:697:697) (802:802:802))
        (PORT d[1] (535:535:535) (615:615:615))
        (PORT d[2] (821:821:821) (936:936:936))
        (PORT d[3] (684:684:684) (781:781:781))
        (PORT d[4] (566:566:566) (653:653:653))
        (PORT d[5] (563:563:563) (653:653:653))
        (PORT d[6] (723:723:723) (839:839:839))
        (PORT d[7] (679:679:679) (801:801:801))
        (PORT d[8] (551:551:551) (636:636:636))
        (PORT d[9] (847:847:847) (962:962:962))
        (PORT d[10] (798:798:798) (912:912:912))
        (PORT d[11] (778:778:778) (880:880:880))
        (PORT d[12] (773:773:773) (881:881:881))
        (PORT clk (1389:1389:1389) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1380:1380:1380))
        (PORT d[0] (504:504:504) (536:536:536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (443:443:443))
        (PORT d[1] (689:689:689) (776:776:776))
        (PORT d[2] (372:372:372) (421:421:421))
        (PORT d[3] (376:376:376) (433:433:433))
        (PORT d[4] (369:369:369) (425:425:425))
        (PORT d[5] (393:393:393) (455:455:455))
        (PORT d[6] (686:686:686) (786:786:786))
        (PORT d[7] (707:707:707) (830:830:830))
        (PORT d[8] (753:753:753) (870:870:870))
        (PORT d[9] (823:823:823) (931:931:931))
        (PORT d[10] (621:621:621) (704:704:704))
        (PORT d[11] (947:947:947) (1073:1073:1073))
        (PORT d[12] (600:600:600) (677:677:677))
        (PORT clk (1387:1387:1387) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1378:1378:1378))
        (PORT d[0] (510:510:510) (538:538:538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1439:1439:1439))
        (PORT d[1] (1815:1815:1815) (2090:2090:2090))
        (PORT d[2] (1394:1394:1394) (1579:1579:1579))
        (PORT d[3] (1073:1073:1073) (1224:1224:1224))
        (PORT d[4] (1551:1551:1551) (1758:1758:1758))
        (PORT d[5] (2518:2518:2518) (2830:2830:2830))
        (PORT d[6] (896:896:896) (1025:1025:1025))
        (PORT d[7] (685:685:685) (798:798:798))
        (PORT d[8] (909:909:909) (1046:1046:1046))
        (PORT d[9] (1295:1295:1295) (1476:1476:1476))
        (PORT d[10] (993:993:993) (1158:1158:1158))
        (PORT d[11] (793:793:793) (903:903:903))
        (PORT d[12] (1153:1153:1153) (1312:1312:1312))
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (PORT d[0] (710:710:710) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (975:975:975))
        (PORT d[1] (1121:1121:1121) (1273:1273:1273))
        (PORT d[2] (854:854:854) (979:979:979))
        (PORT d[3] (709:709:709) (813:813:813))
        (PORT d[4] (1248:1248:1248) (1434:1434:1434))
        (PORT d[5] (771:771:771) (896:896:896))
        (PORT d[6] (900:900:900) (1045:1045:1045))
        (PORT d[7] (920:920:920) (1078:1078:1078))
        (PORT d[8] (1410:1410:1410) (1630:1630:1630))
        (PORT d[9] (1019:1019:1019) (1158:1158:1158))
        (PORT d[10] (985:985:985) (1119:1119:1119))
        (PORT d[11] (1160:1160:1160) (1317:1317:1317))
        (PORT d[12] (992:992:992) (1136:1136:1136))
        (PORT clk (1365:1365:1365) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
        (PORT d[0] (1034:1034:1034) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1466:1466:1466))
        (PORT d[1] (1665:1665:1665) (1915:1915:1915))
        (PORT d[2] (1593:1593:1593) (1825:1825:1825))
        (PORT d[3] (1974:1974:1974) (2272:2272:2272))
        (PORT d[4] (1374:1374:1374) (1557:1557:1557))
        (PORT d[5] (2340:2340:2340) (2625:2625:2625))
        (PORT d[6] (1086:1086:1086) (1241:1241:1241))
        (PORT d[7] (677:677:677) (781:781:781))
        (PORT d[8] (1092:1092:1092) (1251:1251:1251))
        (PORT d[9] (1322:1322:1322) (1508:1508:1508))
        (PORT d[10] (1352:1352:1352) (1571:1571:1571))
        (PORT d[11] (821:821:821) (936:936:936))
        (PORT d[12] (1115:1115:1115) (1267:1267:1267))
        (PORT clk (1394:1394:1394) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
        (PORT d[0] (1090:1090:1090) (1213:1213:1213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1390:1390:1390))
        (PORT d[1] (959:959:959) (1090:1090:1090))
        (PORT d[2] (1053:1053:1053) (1203:1203:1203))
        (PORT d[3] (1499:1499:1499) (1698:1698:1698))
        (PORT d[4] (1081:1081:1081) (1226:1226:1226))
        (PORT d[5] (1156:1156:1156) (1310:1310:1310))
        (PORT d[6] (1036:1036:1036) (1182:1182:1182))
        (PORT d[7] (868:868:868) (1003:1003:1003))
        (PORT d[8] (1045:1045:1045) (1198:1198:1198))
        (PORT d[9] (960:960:960) (1097:1097:1097))
        (PORT d[10] (957:957:957) (1106:1106:1106))
        (PORT d[11] (809:809:809) (917:917:917))
        (PORT d[12] (807:807:807) (925:925:925))
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (PORT d[0] (1043:1043:1043) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1263:1263:1263))
        (PORT d[1] (1850:1850:1850) (2132:2132:2132))
        (PORT d[2] (1403:1403:1403) (1605:1605:1605))
        (PORT d[3] (892:892:892) (1015:1015:1015))
        (PORT d[4] (881:881:881) (1010:1010:1010))
        (PORT d[5] (2527:2527:2527) (2838:2838:2838))
        (PORT d[6] (899:899:899) (1029:1029:1029))
        (PORT d[7] (510:510:510) (595:595:595))
        (PORT d[8] (762:762:762) (883:883:883))
        (PORT d[9] (1127:1127:1127) (1286:1286:1286))
        (PORT d[10] (1000:1000:1000) (1170:1170:1170))
        (PORT d[11] (626:626:626) (711:711:711))
        (PORT d[12] (647:647:647) (745:745:745))
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (PORT d[0] (565:565:565) (624:624:624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (972:972:972))
        (PORT d[1] (962:962:962) (1105:1105:1105))
        (PORT d[2] (701:701:701) (808:808:808))
        (PORT d[3] (716:716:716) (827:827:827))
        (PORT d[4] (1267:1267:1267) (1458:1458:1458))
        (PORT d[5] (764:764:764) (887:887:887))
        (PORT d[6] (911:911:911) (1057:1057:1057))
        (PORT d[7] (920:920:920) (1078:1078:1078))
        (PORT d[8] (1390:1390:1390) (1602:1602:1602))
        (PORT d[9] (847:847:847) (960:960:960))
        (PORT d[10] (978:978:978) (1111:1111:1111))
        (PORT d[11] (1149:1149:1149) (1303:1303:1303))
        (PORT d[12] (971:971:971) (1112:1112:1112))
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
        (PORT d[0] (1033:1033:1033) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1468:1468:1468))
        (PORT d[1] (1502:1502:1502) (1737:1737:1737))
        (PORT d[2] (1591:1591:1591) (1819:1819:1819))
        (PORT d[3] (1811:1811:1811) (2091:2091:2091))
        (PORT d[4] (1199:1199:1199) (1359:1359:1359))
        (PORT d[5] (2143:2143:2143) (2398:2398:2398))
        (PORT d[6] (1092:1092:1092) (1254:1254:1254))
        (PORT d[7] (847:847:847) (974:974:974))
        (PORT d[8] (1505:1505:1505) (1738:1738:1738))
        (PORT d[9] (1497:1497:1497) (1709:1709:1709))
        (PORT d[10] (1359:1359:1359) (1578:1578:1578))
        (PORT d[11] (985:985:985) (1122:1122:1122))
        (PORT d[12] (970:970:970) (1105:1105:1105))
        (PORT clk (1393:1393:1393) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1386:1386:1386))
        (PORT d[0] (900:900:900) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1242:1242:1242))
        (PORT d[1] (1120:1120:1120) (1270:1270:1270))
        (PORT d[2] (1062:1062:1062) (1215:1215:1215))
        (PORT d[3] (1328:1328:1328) (1507:1507:1507))
        (PORT d[4] (1080:1080:1080) (1225:1225:1225))
        (PORT d[5] (1003:1003:1003) (1138:1138:1138))
        (PORT d[6] (1048:1048:1048) (1201:1201:1201))
        (PORT d[7] (832:832:832) (958:958:958))
        (PORT d[8] (1044:1044:1044) (1197:1197:1197))
        (PORT d[9] (946:946:946) (1077:1077:1077))
        (PORT d[10] (822:822:822) (962:962:962))
        (PORT d[11] (803:803:803) (911:911:911))
        (PORT d[12] (796:796:796) (911:911:911))
        (PORT clk (1383:1383:1383) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1375:1375:1375))
        (PORT d[0] (1050:1050:1050) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1036:1036:1036))
        (PORT d[1] (1130:1130:1130) (1289:1289:1289))
        (PORT d[2] (1221:1221:1221) (1395:1395:1395))
        (PORT d[3] (893:893:893) (1019:1019:1019))
        (PORT d[4] (1071:1071:1071) (1220:1220:1220))
        (PORT d[5] (2525:2525:2525) (2833:2833:2833))
        (PORT d[6] (716:716:716) (818:818:818))
        (PORT d[7] (493:493:493) (573:573:573))
        (PORT d[8] (753:753:753) (872:872:872))
        (PORT d[9] (1132:1132:1132) (1296:1296:1296))
        (PORT d[10] (978:978:978) (1144:1144:1144))
        (PORT d[11] (618:618:618) (702:702:702))
        (PORT d[12] (653:653:653) (757:757:757))
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
        (PORT d[0] (733:733:733) (811:811:811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (547:547:547) (629:629:629))
        (PORT d[1] (532:532:532) (613:613:613))
        (PORT d[2] (547:547:547) (633:633:633))
        (PORT d[3] (512:512:512) (589:589:589))
        (PORT d[4] (676:676:676) (774:774:774))
        (PORT d[5] (726:726:726) (837:837:837))
        (PORT d[6] (523:523:523) (603:603:603))
        (PORT d[7] (721:721:721) (846:846:846))
        (PORT d[8] (648:648:648) (741:741:741))
        (PORT d[9] (531:531:531) (601:601:601))
        (PORT d[10] (790:790:790) (900:900:900))
        (PORT d[11] (958:958:958) (1082:1082:1082))
        (PORT d[12] (799:799:799) (919:919:919))
        (PORT clk (1385:1385:1385) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1376:1376:1376))
        (PORT d[0] (508:508:508) (548:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (890:890:890))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (1049:1049:1049))
        (PORT d[1] (881:881:881) (1013:1013:1013))
        (PORT d[2] (875:875:875) (1010:1010:1010))
        (PORT d[3] (875:875:875) (993:993:993))
        (PORT d[4] (1000:1000:1000) (1139:1139:1139))
        (PORT d[5] (780:780:780) (904:904:904))
        (PORT d[6] (931:931:931) (1083:1083:1083))
        (PORT d[7] (909:909:909) (1068:1068:1068))
        (PORT d[8] (1097:1097:1097) (1266:1266:1266))
        (PORT d[9] (1241:1241:1241) (1425:1425:1425))
        (PORT d[10] (991:991:991) (1135:1135:1135))
        (PORT d[11] (1129:1129:1129) (1276:1276:1276))
        (PORT d[12] (960:960:960) (1093:1093:1093))
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (PORT d[0] (698:698:698) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (893:893:893))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1417:1417:1417))
        (PORT d[1] (1108:1108:1108) (1254:1254:1254))
        (PORT d[2] (1210:1210:1210) (1380:1380:1380))
        (PORT d[3] (1343:1343:1343) (1524:1524:1524))
        (PORT d[4] (1225:1225:1225) (1392:1392:1392))
        (PORT d[5] (1161:1161:1161) (1318:1318:1318))
        (PORT d[6] (1184:1184:1184) (1349:1349:1349))
        (PORT d[7] (865:865:865) (997:997:997))
        (PORT d[8] (1187:1187:1187) (1350:1350:1350))
        (PORT d[9] (1112:1112:1112) (1263:1263:1263))
        (PORT d[10] (968:968:968) (1118:1118:1118))
        (PORT d[11] (809:809:809) (918:918:918))
        (PORT d[12] (977:977:977) (1122:1122:1122))
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (PORT d[0] (883:883:883) (980:980:980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1209:1209:1209))
        (PORT d[1] (966:966:966) (1102:1102:1102))
        (PORT d[2] (1209:1209:1209) (1366:1366:1366))
        (PORT d[3] (891:891:891) (1019:1019:1019))
        (PORT d[4] (1081:1081:1081) (1235:1235:1235))
        (PORT d[5] (1026:1026:1026) (1160:1160:1160))
        (PORT d[6] (1009:1009:1009) (1149:1149:1149))
        (PORT d[7] (482:482:482) (558:558:558))
        (PORT d[8] (724:724:724) (835:835:835))
        (PORT d[9] (941:941:941) (1071:1071:1071))
        (PORT d[10] (815:815:815) (954:954:954))
        (PORT d[11] (605:605:605) (687:687:687))
        (PORT d[12] (629:629:629) (726:726:726))
        (PORT clk (1408:1408:1408) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1408:1408:1408) (1399:1399:1399))
        (PORT d[0] (750:750:750) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1409:1409:1409) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (930:930:930) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (931:931:931) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1518:1518:1518))
        (PORT d[1] (2095:2095:2095) (2446:2446:2446))
        (PORT d[2] (1323:1323:1323) (1500:1500:1500))
        (PORT d[3] (2197:2197:2197) (2534:2534:2534))
        (PORT d[4] (1045:1045:1045) (1202:1202:1202))
        (PORT d[5] (891:891:891) (1024:1024:1024))
        (PORT d[6] (1040:1040:1040) (1195:1195:1195))
        (PORT d[7] (918:918:918) (1070:1070:1070))
        (PORT d[8] (1585:1585:1585) (1827:1827:1827))
        (PORT d[9] (1389:1389:1389) (1540:1540:1540))
        (PORT d[10] (1609:1609:1609) (1829:1829:1829))
        (PORT d[11] (1250:1250:1250) (1416:1416:1416))
        (PORT d[12] (1113:1113:1113) (1261:1261:1261))
        (PORT clk (1394:1394:1394) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1385:1385:1385))
        (PORT d[0] (1254:1254:1254) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1494:1494:1494))
        (PORT d[1] (1675:1675:1675) (1935:1935:1935))
        (PORT d[2] (1591:1591:1591) (1809:1809:1809))
        (PORT d[3] (1793:1793:1793) (2061:2061:2061))
        (PORT d[4] (1369:1369:1369) (1552:1552:1552))
        (PORT d[5] (2327:2327:2327) (2613:2613:2613))
        (PORT d[6] (1083:1083:1083) (1236:1236:1236))
        (PORT d[7] (854:854:854) (986:986:986))
        (PORT d[8] (1093:1093:1093) (1252:1252:1252))
        (PORT d[9] (1476:1476:1476) (1681:1681:1681))
        (PORT d[10] (1198:1198:1198) (1394:1394:1394))
        (PORT d[11] (976:976:976) (1110:1110:1110))
        (PORT d[12] (982:982:982) (1119:1119:1119))
        (PORT clk (1394:1394:1394) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1387:1387:1387))
        (PORT d[0] (1077:1077:1077) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1144:1144:1144))
        (PORT d[1] (1144:1144:1144) (1308:1308:1308))
        (PORT d[2] (885:885:885) (1015:1015:1015))
        (PORT d[3] (914:914:914) (1052:1052:1052))
        (PORT d[4] (1076:1076:1076) (1239:1239:1239))
        (PORT d[5] (951:951:951) (1102:1102:1102))
        (PORT d[6] (907:907:907) (1060:1060:1060))
        (PORT d[7] (1104:1104:1104) (1289:1289:1289))
        (PORT d[8] (1575:1575:1575) (1815:1815:1815))
        (PORT d[9] (1025:1025:1025) (1159:1159:1159))
        (PORT d[10] (1147:1147:1147) (1301:1301:1301))
        (PORT d[11] (1328:1328:1328) (1504:1504:1504))
        (PORT d[12] (1139:1139:1139) (1300:1300:1300))
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (PORT d[0] (987:987:987) (1080:1080:1080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (847:847:847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (848:848:848))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (455:455:455))
        (PORT datab (366:366:366) (442:442:442))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (457:457:457))
        (PORT datab (398:398:398) (487:487:487))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (396:396:396))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (382:382:382))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (407:407:407))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (499:499:499))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (392:392:392))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (382:382:382))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (329:329:329) (378:378:378))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (598:598:598))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (598:598:598))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (398:398:398))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (459:459:459))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (457:457:457))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE inst1\|Mult0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (61:61:61) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE inst1\|Mult1\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (61:61:61) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (501:501:501))
        (PORT datab (262:262:262) (314:314:314))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (323:323:323))
        (PORT datab (413:413:413) (483:483:483))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (590:590:590))
        (PORT datab (452:452:452) (532:532:532))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (372:372:372))
        (PORT datab (173:173:173) (214:214:214))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (874:874:874))
        (PORT datab (479:479:479) (574:574:574))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (596:596:596))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (898:898:898))
        (PORT datab (183:183:183) (219:219:219))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (788:788:788))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (585:585:585))
        (PORT datab (196:196:196) (231:231:231))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (363:363:363))
        (PORT datab (506:506:506) (603:603:603))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (566:566:566))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (221:221:221))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (895:895:895))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (242:242:242))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (267:267:267))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (295:295:295))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (707:707:707))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (592:592:592))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (460:460:460))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (562:562:562))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (904:904:904))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (455:455:455))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (418:418:418))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (582:582:582))
        (PORT datab (515:515:515) (609:609:609))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (643:643:643) (745:745:745))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (453:453:453) (533:533:533))
        (PORT datac (726:726:726) (833:833:833))
        (PORT datad (643:643:643) (733:733:733))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (557:557:557))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (482:482:482) (553:553:553))
        (PORT datad (464:464:464) (524:524:524))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (1001:1001:1001))
        (PORT datab (508:508:508) (577:577:577))
        (PORT datac (884:884:884) (1032:1032:1032))
        (PORT datad (888:888:888) (1027:1027:1027))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (760:760:760))
        (PORT datab (699:699:699) (803:803:803))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (895:895:895) (1035:1035:1035))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (622:622:622))
        (PORT datab (922:922:922) (1071:1071:1071))
        (PORT datac (613:613:613) (687:687:687))
        (PORT datad (494:494:494) (584:584:584))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (724:724:724))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (677:677:677) (768:768:768))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (453:453:453) (533:533:533))
        (PORT datac (1186:1186:1186) (1346:1346:1346))
        (PORT datad (335:335:335) (382:382:382))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (554:554:554))
        (PORT datab (545:545:545) (625:625:625))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (295:295:295) (338:338:338))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (614:614:614))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (697:697:697) (797:797:797))
        (PORT datad (813:813:813) (937:937:937))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (686:686:686) (785:785:785))
        (PORT datac (773:773:773) (872:872:872))
        (PORT datad (492:492:492) (582:582:582))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (615:615:615))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (829:829:829) (930:930:930))
        (PORT datad (783:783:783) (904:904:904))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (690:690:690) (794:794:794))
        (PORT datac (675:675:675) (770:770:770))
        (PORT datad (495:495:495) (586:586:586))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (620:620:620))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (522:522:522) (589:589:589))
        (PORT datad (829:829:829) (930:930:930))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (927:927:927))
        (PORT datab (528:528:528) (599:599:599))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (494:494:494) (585:585:585))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1010:1010:1010))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (1199:1199:1199) (1386:1386:1386))
        (PORT datad (500:500:500) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (832:832:832) (977:977:977))
        (PORT datac (522:522:522) (602:602:602))
        (PORT datad (493:493:493) (583:583:583))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (632:632:632) (738:738:738))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1747:1747:1747))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (879:879:879) (1008:1008:1008))
        (PORT datad (862:862:862) (980:980:980))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1745:1745:1745))
        (PORT datab (895:895:895) (1026:1026:1026))
        (PORT datac (120:120:120) (150:150:150))
        (PORT datad (1262:1262:1262) (1452:1452:1452))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1017:1017:1017))
        (PORT datab (186:186:186) (222:222:222))
        (PORT datac (896:896:896) (1030:1030:1030))
        (PORT datad (160:160:160) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (353:353:353))
        (PORT datab (303:303:303) (362:362:362))
        (PORT datac (293:293:293) (336:336:336))
        (PORT datad (289:289:289) (325:325:325))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (270:270:270))
        (PORT datab (212:212:212) (270:270:270))
        (PORT datac (297:297:297) (352:352:352))
        (PORT datad (204:204:204) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (372:372:372))
        (PORT datab (338:338:338) (398:398:398))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (339:339:339) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (590:590:590))
        (PORT datac (186:186:186) (219:219:219))
        (PORT datad (438:438:438) (508:508:508))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (582:582:582))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (391:391:391) (460:460:460))
        (PORT datad (290:290:290) (334:334:334))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (605:605:605))
        (PORT datab (455:455:455) (532:532:532))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (580:580:580))
        (PORT datab (407:407:407) (481:481:481))
        (PORT datad (324:324:324) (387:387:387))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (613:613:613))
        (PORT datab (292:292:292) (337:337:337))
        (PORT datac (490:490:490) (573:573:573))
        (PORT datad (482:482:482) (557:557:557))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (579:579:579))
        (PORT datab (168:168:168) (205:205:205))
        (PORT datac (388:388:388) (457:457:457))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (224:224:224))
        (PORT datad (351:351:351) (421:421:421))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (206:206:206))
        (PORT datad (344:344:344) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (344:344:344))
        (PORT datad (347:347:347) (416:416:416))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1023:1023:1023) (1061:1061:1061))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DEN\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1771:1771:1771) (2059:2059:2059))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DIM\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (182:182:182) (219:219:219))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1170:1170:1170) (1320:1320:1320))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (943:943:943) (1090:1090:1090))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (499:499:499) (569:569:569))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (370:370:370) (435:435:435))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (353:353:353) (416:416:416))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (521:521:521) (602:602:602))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (336:336:336) (386:386:386))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (425:425:425) (491:491:491))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (514:514:514) (596:596:596))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (594:594:594) (682:682:682))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (592:592:592) (678:678:678))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (605:605:605) (694:694:694))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (586:586:586) (669:669:669))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (344:344:344) (396:396:396))
        (IOPATH i o (1629:1629:1629) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (415:415:415) (472:472:472))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (356:356:356) (420:420:420))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (447:447:447) (515:515:515))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (521:521:521) (608:608:608))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE iGen\|ipll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (3191:3191:3191) (3191:3191:3191))
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE iGen\|ipll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (351:351:351))
        (PORT datad (346:346:346) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (367:367:367))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (377:377:377))
        (PORT datac (299:299:299) (345:345:345))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (269:269:269))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (279:279:279))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (225:225:225))
        (PORT datad (352:352:352) (422:422:422))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (146:146:146))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1201:1201:1201) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (268:268:268))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (345:345:345) (414:414:414))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (263:263:263))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (238:238:238))
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (269:269:269))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (392:392:392))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (298:298:298) (350:350:350))
        (PORT datad (339:339:339) (406:406:406))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (267:267:267))
        (PORT datab (208:208:208) (266:266:266))
        (PORT datac (192:192:192) (244:244:244))
        (PORT datad (119:119:119) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (372:372:372))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|horizontal\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (299:299:299) (345:345:345))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|horizontal\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (223:223:223) (280:280:280))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (294:294:294) (349:349:349))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (471:471:471))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (466:466:466))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (398:398:398))
        (PORT datad (402:402:402) (456:456:456))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (686:686:686) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datac (123:123:123) (147:147:147))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (827:827:827))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (400:400:400))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (296:296:296))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datad (459:459:459) (528:528:528))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (471:471:471))
        (PORT datab (377:377:377) (468:468:468))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (318:318:318) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (321:321:321))
        (PORT datab (474:474:474) (553:553:553))
        (PORT datad (220:220:220) (267:267:267))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (290:290:290))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (533:533:533))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (213:213:213) (262:262:262))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT asdata (352:352:352) (386:386:386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (406:406:406))
        (PORT datac (214:214:214) (275:275:275))
        (PORT datad (219:219:219) (268:268:268))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (396:396:396))
        (PORT datac (208:208:208) (257:257:257))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (297:297:297))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (189:189:189) (223:223:223))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (708:708:708))
        (PORT datab (364:364:364) (421:421:421))
        (PORT datac (308:308:308) (355:355:355))
        (PORT datad (347:347:347) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT asdata (599:599:599) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (395:395:395))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (219:219:219) (273:273:273))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (290:290:290))
        (PORT datab (476:476:476) (555:555:555))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (291:291:291))
        (PORT datab (475:475:475) (555:555:555))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (175:175:175) (210:210:210))
        (PORT datad (414:414:414) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|vertical\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (290:290:290))
        (PORT datab (476:476:476) (555:555:555))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (397:397:397))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (422:422:422) (483:483:483))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (396:396:396))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|LCD_DEN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|ipll\|altpll_component\|auto_generated\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (1830:1830:1830))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3646:3646:3646) (3221:3221:3221))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|ipll\|altpll_component\|auto_generated\|locked)
    (DELAY
      (ABSOLUTE
        (PORT datac (1723:1723:1723) (1519:1519:1519))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE iGen\|ipll\|altpll_component\|auto_generated\|locked\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (496:496:496) (552:552:552))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_DEN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1187:1187:1187))
        (PORT asdata (534:534:534) (607:607:607))
        (PORT clrn (1174:1174:1174) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_DIM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1164:1164:1164) (1175:1175:1175))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (397:397:397))
        (PORT datac (296:296:296) (348:348:348))
        (PORT datad (342:342:342) (409:409:409))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (433:433:433))
        (PORT datab (304:304:304) (364:364:364))
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (398:398:398))
        (PORT datac (292:292:292) (335:335:335))
        (PORT datad (340:340:340) (407:407:407))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (228:228:228))
        (PORT datac (153:153:153) (200:200:200))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (598:598:598))
        (PORT datab (515:515:515) (609:609:609))
        (PORT datac (473:473:473) (558:558:558))
        (PORT datad (359:359:359) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (404:404:404))
        (PORT datab (377:377:377) (461:461:461))
        (PORT datac (186:186:186) (218:218:218))
        (PORT datad (490:490:490) (575:575:575))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (372:372:372))
        (PORT datac (299:299:299) (345:345:345))
        (PORT datad (303:303:303) (353:353:353))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (246:246:246))
        (PORT datac (171:171:171) (207:207:207))
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (243:243:243))
        (PORT datac (185:185:185) (225:225:225))
        (PORT datad (355:355:355) (426:426:426))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (353:353:353))
        (PORT datab (199:199:199) (243:243:243))
        (PORT datad (355:355:355) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (184:184:184) (225:225:225))
        (PORT datad (186:186:186) (220:220:220))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (441:441:441))
        (PORT datab (301:301:301) (347:347:347))
        (PORT datad (317:317:317) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (230:230:230))
        (PORT datad (145:145:145) (188:188:188))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (234:234:234))
        (PORT datab (161:161:161) (215:215:215))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (235:235:235))
        (PORT datab (161:161:161) (215:215:215))
        (PORT datac (156:156:156) (204:204:204))
        (PORT datad (140:140:140) (183:183:183))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (231:231:231))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datac (154:154:154) (201:201:201))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE inst1\|Mult0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[7] (501:501:501) (579:579:579))
        (PORT dataa[8] (491:491:491) (582:582:582))
        (PORT dataa[9] (509:509:509) (595:595:595))
        (PORT dataa[10] (496:496:496) (584:584:584))
        (PORT dataa[11] (476:476:476) (555:555:555))
        (PORT dataa[12] (444:444:444) (376:376:376))
        (PORT dataa[13] (449:449:449) (514:514:514))
        (PORT dataa[14] (338:338:338) (385:385:385))
        (PORT dataa[15] (346:346:346) (397:397:397))
        (PORT dataa[16] (440:440:440) (494:494:494))
        (PORT dataa[17] (323:323:323) (363:363:363))
        (PORT datab[7] (501:501:501) (579:579:579))
        (PORT datab[8] (491:491:491) (582:582:582))
        (PORT datab[9] (509:509:509) (595:595:595))
        (PORT datab[10] (496:496:496) (584:584:584))
        (PORT datab[11] (476:476:476) (555:555:555))
        (PORT datab[12] (444:444:444) (376:376:376))
        (PORT datab[13] (449:449:449) (514:514:514))
        (PORT datab[14] (338:338:338) (385:385:385))
        (PORT datab[15] (346:346:346) (397:397:397))
        (PORT datab[16] (440:440:440) (494:494:494))
        (PORT datab[17] (323:323:323) (363:363:363))
        (IOPATH dataa dataout (1719:1719:1719) (1719:1719:1719))
        (IOPATH datab dataout (1676:1676:1676) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (402:402:402))
        (PORT datad (306:306:306) (347:347:347))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|yrow\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1203:1203:1203) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (686:686:686) (771:771:771))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (211:211:211) (275:275:275))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (265:265:265))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (271:271:271))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (192:192:192))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE inst1\|Mult1\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[7] (335:335:335) (387:387:387))
        (PORT dataa[8] (475:475:475) (556:556:556))
        (PORT dataa[9] (482:482:482) (557:557:557))
        (PORT dataa[10] (289:289:289) (328:328:328))
        (PORT dataa[11] (282:282:282) (318:318:318))
        (PORT dataa[12] (308:308:308) (348:348:348))
        (PORT dataa[13] (276:276:276) (301:301:301))
        (PORT dataa[14] (295:295:295) (330:330:330))
        (PORT dataa[15] (298:298:298) (335:335:335))
        (PORT dataa[16] (278:278:278) (311:311:311))
        (PORT dataa[17] (311:311:311) (278:278:278))
        (PORT datab[7] (335:335:335) (387:387:387))
        (PORT datab[8] (475:475:475) (556:556:556))
        (PORT datab[9] (482:482:482) (557:557:557))
        (PORT datab[10] (289:289:289) (328:328:328))
        (PORT datab[11] (282:282:282) (318:318:318))
        (PORT datab[12] (308:308:308) (348:348:348))
        (PORT datab[13] (276:276:276) (301:301:301))
        (PORT datab[14] (295:295:295) (330:330:330))
        (PORT datab[15] (298:298:298) (335:335:335))
        (PORT datab[16] (278:278:278) (311:311:311))
        (PORT datab[17] (311:311:311) (278:278:278))
        (IOPATH dataa dataout (1719:1719:1719) (1719:1719:1719))
        (IOPATH datab dataout (1676:1676:1676) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (465:465:465))
        (PORT datab (158:158:158) (200:200:200))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (491:491:491))
        (PORT datab (280:280:280) (331:331:331))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (606:606:606))
        (PORT datab (257:257:257) (306:306:306))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (500:500:500))
        (PORT datab (269:269:269) (314:314:314))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (320:320:320))
        (PORT datab (439:439:439) (514:514:514))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (501:501:501))
        (PORT datab (268:268:268) (313:313:313))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (473:473:473))
        (PORT datab (270:270:270) (316:316:316))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (308:308:308))
        (PORT datab (400:400:400) (465:465:465))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (628:628:628))
        (PORT datab (177:177:177) (218:218:218))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (498:498:498))
        (PORT datab (174:174:174) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (392:392:392))
        (PORT datab (273:273:273) (323:323:323))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (477:477:477))
        (PORT datab (174:174:174) (215:215:215))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (304:304:304))
        (PORT datab (313:313:313) (379:379:379))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (384:384:384))
        (PORT datab (174:174:174) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (577:577:577))
        (PORT datab (430:430:430) (496:496:496))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (434:434:434))
        (PORT datab (317:317:317) (383:383:383))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (220:220:220))
        (PORT datad (304:304:304) (360:360:360))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (215:215:215))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datac (93:93:93) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (1057:1057:1057))
        (PORT datab (1534:1534:1534) (1696:1696:1696))
        (PORT datac (1456:1456:1456) (1604:1604:1604))
        (PORT datad (853:853:853) (988:988:988))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (456:456:456))
        (PORT datab (371:371:371) (461:461:461))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (788:788:788))
        (PORT datab (371:371:371) (460:460:460))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (788:788:788))
        (PORT datab (493:493:493) (583:583:583))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (607:607:607))
        (PORT datab (494:494:494) (584:584:584))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datab (479:479:479) (575:575:575))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (603:603:603))
        (PORT datab (498:498:498) (588:588:588))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (604:604:604))
        (PORT datab (518:518:518) (612:612:612))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (596:596:596))
        (PORT datab (518:518:518) (612:612:612))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (219:219:219))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (241:241:241))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (232:232:232))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (217:217:217))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (238:238:238))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (239:239:239))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (331:331:331))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (191:191:191) (230:230:230))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (581:581:581))
        (PORT datab (174:174:174) (212:212:212))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (969:969:969))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (462:462:462) (550:550:550))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (443:443:443))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (573:573:573))
        (PORT datab (288:288:288) (333:333:333))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (444:444:444))
        (PORT datab (176:176:176) (216:216:216))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (483:483:483) (581:581:581))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add6\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan14\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (235:235:235))
        (PORT datab (346:346:346) (413:413:413))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (442:442:442))
        (PORT datab (291:291:291) (338:338:338))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (435:435:435))
        (PORT datab (297:297:297) (342:342:342))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (327:327:327))
        (PORT datab (358:358:358) (434:434:434))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (741:741:741))
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (320:320:320))
        (PORT datab (784:784:784) (910:910:910))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (326:326:326))
        (PORT datac (601:601:601) (704:704:704))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (324:324:324))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (352:352:352))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (281:281:281) (323:323:323))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\:romID\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (228:228:228))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datac (153:153:153) (200:200:200))
        (PORT datad (572:572:572) (660:660:660))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (405:405:405))
        (PORT datab (511:511:511) (603:603:603))
        (PORT datac (492:492:492) (575:575:575))
        (PORT datad (335:335:335) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|RGB\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (582:582:582))
        (PORT datac (464:464:464) (541:541:541))
        (PORT datad (613:613:613) (703:703:703))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (445:445:445))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (558:558:558))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (598:598:598))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (710:710:710))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (620:620:620))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (636:636:636))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (699:699:699))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (729:729:729))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (601:601:601))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (587:587:587))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add12\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (571:571:571))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (379:379:379) (447:447:447))
        (PORT datad (298:298:298) (344:344:344))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (571:571:571))
        (PORT datab (397:397:397) (469:469:469))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (298:298:298) (344:344:344))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (578:578:578))
        (PORT datac (454:454:454) (539:539:539))
        (PORT datad (502:502:502) (577:577:577))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add10\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (580:580:580))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datac (389:389:389) (458:458:458))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (413:413:413))
        (PORT datab (305:305:305) (359:359:359))
        (PORT datac (390:390:390) (459:459:459))
        (PORT datad (477:477:477) (555:555:555))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (605:605:605))
        (PORT datab (180:180:180) (219:219:219))
        (PORT datac (477:477:477) (562:562:562))
        (PORT datad (477:477:477) (552:552:552))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (600:600:600))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (479:479:479) (560:560:560))
        (PORT datad (474:474:474) (549:549:549))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (494:494:494) (592:592:592))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (394:394:394))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add11\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode278w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (518:518:518))
        (PORT datab (447:447:447) (523:523:523))
        (PORT datac (135:135:135) (174:174:174))
        (PORT datad (431:431:431) (499:499:499))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (608:608:608))
        (PORT datab (776:776:776) (900:900:900))
        (PORT datac (116:116:116) (145:145:145))
        (PORT datad (479:479:479) (554:554:554))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\:romID\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (581:581:581))
        (PORT datad (507:507:507) (582:582:582))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (178:178:178) (215:215:215))
        (PORT datad (350:350:350) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\:romID\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (602:602:602))
        (PORT datab (129:129:129) (163:163:163))
        (PORT datad (476:476:476) (550:550:550))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (217:217:217))
        (PORT datab (230:230:230) (273:273:273))
        (PORT datac (196:196:196) (230:230:230))
        (PORT datad (592:592:592) (687:687:687))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (619:619:619))
        (PORT datab (229:229:229) (273:273:273))
        (PORT datac (196:196:196) (231:231:231))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (636:636:636))
        (PORT datab (229:229:229) (272:272:272))
        (PORT datac (196:196:196) (231:231:231))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1039:1039:1039))
        (PORT datab (228:228:228) (272:272:272))
        (PORT datac (196:196:196) (231:231:231))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (732:732:732))
        (PORT datab (212:212:212) (253:253:253))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (208:208:208) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (455:455:455))
        (PORT datab (491:491:491) (579:579:579))
        (PORT datac (461:461:461) (538:538:538))
        (PORT datad (614:614:614) (705:705:705))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (612:612:612))
        (PORT datab (173:173:173) (208:208:208))
        (PORT datac (118:118:118) (146:146:146))
        (PORT datad (481:481:481) (556:556:556))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (328:328:328))
        (PORT datab (133:133:133) (168:168:168))
        (PORT datac (469:469:469) (544:544:544))
        (PORT datad (481:481:481) (557:557:557))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (456:456:456))
        (PORT datab (494:494:494) (582:582:582))
        (PORT datac (464:464:464) (542:542:542))
        (PORT datad (612:612:612) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (476:476:476))
        (PORT datab (492:492:492) (581:581:581))
        (PORT datac (462:462:462) (539:539:539))
        (PORT datad (613:613:613) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (477:477:477))
        (PORT datab (492:492:492) (581:581:581))
        (PORT datac (463:463:463) (540:540:540))
        (PORT datad (613:613:613) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1601:1601:1601))
        (PORT d[1] (1181:1181:1181) (1378:1378:1378))
        (PORT d[2] (1633:1633:1633) (1877:1877:1877))
        (PORT d[3] (1271:1271:1271) (1459:1459:1459))
        (PORT d[4] (1664:1664:1664) (1875:1875:1875))
        (PORT d[5] (1589:1589:1589) (1786:1786:1786))
        (PORT d[6] (1584:1584:1584) (1785:1785:1785))
        (PORT d[7] (1564:1564:1564) (1784:1784:1784))
        (PORT d[8] (1548:1548:1548) (1789:1789:1789))
        (PORT d[9] (1634:1634:1634) (1852:1852:1852))
        (PORT d[10] (1038:1038:1038) (1214:1214:1214))
        (PORT d[11] (1542:1542:1542) (1744:1744:1744))
        (PORT d[12] (1392:1392:1392) (1569:1569:1569))
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
        (PORT d[0] (935:935:935) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (519:519:519))
        (PORT datab (498:498:498) (587:587:587))
        (PORT datac (469:469:469) (547:547:547))
        (PORT datad (611:611:611) (702:702:702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode307w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (521:521:521))
        (PORT datab (443:443:443) (518:518:518))
        (PORT datac (131:131:131) (167:167:167))
        (PORT datad (427:427:427) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2385:2385:2385))
        (PORT d[1] (1476:1476:1476) (1700:1700:1700))
        (PORT d[2] (1575:1575:1575) (1782:1782:1782))
        (PORT d[3] (1747:1747:1747) (1998:1998:1998))
        (PORT d[4] (1760:1760:1760) (1992:1992:1992))
        (PORT d[5] (2058:2058:2058) (2324:2324:2324))
        (PORT d[6] (1587:1587:1587) (1797:1797:1797))
        (PORT d[7] (1150:1150:1150) (1308:1308:1308))
        (PORT d[8] (1599:1599:1599) (1823:1823:1823))
        (PORT d[9] (1563:1563:1563) (1773:1773:1773))
        (PORT d[10] (1120:1120:1120) (1323:1323:1323))
        (PORT d[11] (1211:1211:1211) (1378:1378:1378))
        (PORT d[12] (1204:1204:1204) (1368:1368:1368))
        (PORT clk (1391:1391:1391) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1384:1384:1384))
        (PORT d[0] (784:784:784) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1062:1062:1062))
        (PORT datab (887:887:887) (985:985:985))
        (PORT datac (889:889:889) (1038:1038:1038))
        (PORT datad (514:514:514) (587:587:587))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode318w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (519:519:519))
        (PORT datab (446:446:446) (521:521:521))
        (PORT datac (133:133:133) (171:171:171))
        (PORT datad (429:429:429) (497:497:497))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2394:2394:2394))
        (PORT d[1] (1498:1498:1498) (1730:1730:1730))
        (PORT d[2] (1732:1732:1732) (1966:1966:1966))
        (PORT d[3] (1624:1624:1624) (1870:1870:1870))
        (PORT d[4] (1650:1650:1650) (1875:1875:1875))
        (PORT d[5] (1893:1893:1893) (2137:2137:2137))
        (PORT d[6] (2111:2111:2111) (2392:2392:2392))
        (PORT d[7] (1012:1012:1012) (1161:1161:1161))
        (PORT d[8] (2010:2010:2010) (2300:2300:2300))
        (PORT d[9] (1578:1578:1578) (1793:1793:1793))
        (PORT d[10] (1435:1435:1435) (1665:1665:1665))
        (PORT d[11] (1032:1032:1032) (1173:1173:1173))
        (PORT d[12] (1362:1362:1362) (1543:1543:1543))
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (PORT d[0] (1279:1279:1279) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (532:532:532))
        (PORT datab (501:501:501) (590:590:590))
        (PORT datac (472:472:472) (551:551:551))
        (PORT datad (609:609:609) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (761:761:761))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (511:511:511) (581:581:581))
        (PORT datad (898:898:898) (1039:1039:1039))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (858:858:858))
        (PORT d[1] (966:966:966) (1104:1104:1104))
        (PORT d[2] (1217:1217:1217) (1391:1391:1391))
        (PORT d[3] (705:705:705) (803:803:803))
        (PORT d[4] (1053:1053:1053) (1198:1198:1198))
        (PORT d[5] (1026:1026:1026) (1160:1160:1160))
        (PORT d[6] (1008:1008:1008) (1148:1148:1148))
        (PORT d[7] (333:333:333) (388:388:388))
        (PORT d[8] (569:569:569) (654:654:654))
        (PORT d[9] (940:940:940) (1070:1070:1070))
        (PORT d[10] (820:820:820) (965:965:965))
        (PORT d[11] (338:338:338) (386:386:386))
        (PORT d[12] (491:491:491) (569:569:569))
        (PORT clk (1406:1406:1406) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1406:1406:1406) (1397:1397:1397))
        (PORT d[0] (408:408:408) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (928:928:928) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (929:929:929) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (1025:1025:1025))
        (PORT d[1] (957:957:957) (1093:1093:1093))
        (PORT d[2] (1064:1064:1064) (1210:1210:1210))
        (PORT d[3] (840:840:840) (948:948:948))
        (PORT d[4] (1050:1050:1050) (1197:1197:1197))
        (PORT d[5] (1019:1019:1019) (1153:1153:1153))
        (PORT d[6] (852:852:852) (971:971:971))
        (PORT d[7] (494:494:494) (572:572:572))
        (PORT d[8] (1055:1055:1055) (1208:1208:1208))
        (PORT d[9] (946:946:946) (1081:1081:1081))
        (PORT d[10] (795:795:795) (930:930:930))
        (PORT d[11] (606:606:606) (688:688:688))
        (PORT d[12] (623:623:623) (718:718:718))
        (PORT clk (1404:1404:1404) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1394:1394:1394))
        (PORT d[0] (536:536:536) (580:580:580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1405:1405:1405) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (926:926:926) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (927:927:927) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (512:512:512) (586:586:586))
        (PORT datac (329:329:329) (370:370:370))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode296w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (518:518:518))
        (PORT datab (448:448:448) (524:524:524))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (431:431:431) (499:499:499))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1400:1400:1400))
        (PORT d[1] (1404:1404:1404) (1613:1613:1613))
        (PORT d[2] (1223:1223:1223) (1396:1396:1396))
        (PORT d[3] (1327:1327:1327) (1502:1502:1502))
        (PORT d[4] (1224:1224:1224) (1391:1391:1391))
        (PORT d[5] (1170:1170:1170) (1327:1327:1327))
        (PORT d[6] (1205:1205:1205) (1374:1374:1374))
        (PORT d[7] (852:852:852) (978:978:978))
        (PORT d[8] (1196:1196:1196) (1361:1361:1361))
        (PORT d[9] (1117:1117:1117) (1269:1269:1269))
        (PORT d[10] (973:973:973) (1124:1124:1124))
        (PORT d[11] (1077:1077:1077) (1223:1223:1223))
        (PORT d[12] (970:970:970) (1111:1111:1111))
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (PORT d[0] (890:890:890) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (771:771:771))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (672:672:672) (768:768:768))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1843:1843:1843))
        (PORT d[1] (1502:1502:1502) (1731:1731:1731))
        (PORT d[2] (2142:2142:2142) (2451:2451:2451))
        (PORT d[3] (1456:1456:1456) (1672:1672:1672))
        (PORT d[4] (1956:1956:1956) (2211:2211:2211))
        (PORT d[5] (1947:1947:1947) (2204:2204:2204))
        (PORT d[6] (1886:1886:1886) (2134:2134:2134))
        (PORT d[7] (1408:1408:1408) (1609:1609:1609))
        (PORT d[8] (1702:1702:1702) (1956:1956:1956))
        (PORT d[9] (1811:1811:1811) (2055:2055:2055))
        (PORT d[10] (1035:1035:1035) (1208:1208:1208))
        (PORT d[11] (1538:1538:1538) (1741:1741:1741))
        (PORT d[12] (1567:1567:1567) (1772:1772:1772))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (1105:1105:1105) (1251:1251:1251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2214:2214:2214))
        (PORT d[1] (1476:1476:1476) (1699:1699:1699))
        (PORT d[2] (1653:1653:1653) (1883:1883:1883))
        (PORT d[3] (1595:1595:1595) (1824:1824:1824))
        (PORT d[4] (1770:1770:1770) (2005:2005:2005))
        (PORT d[5] (2071:2071:2071) (2339:2339:2339))
        (PORT d[6] (2271:2271:2271) (2572:2572:2572))
        (PORT d[7] (1041:1041:1041) (1198:1198:1198))
        (PORT d[8] (1632:1632:1632) (1866:1866:1866))
        (PORT d[9] (1391:1391:1391) (1574:1574:1574))
        (PORT d[10] (1109:1109:1109) (1309:1309:1309))
        (PORT d[11] (1026:1026:1026) (1164:1164:1164))
        (PORT d[12] (1184:1184:1184) (1341:1341:1341))
        (PORT clk (1388:1388:1388) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1382:1382:1382))
        (PORT d[0] (948:948:948) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1053:1053:1053))
        (PORT datab (732:732:732) (813:813:813))
        (PORT datac (883:883:883) (1031:1031:1031))
        (PORT datad (336:336:336) (380:380:380))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (2017:2017:2017))
        (PORT d[1] (1593:1593:1593) (1835:1835:1835))
        (PORT d[2] (1470:1470:1470) (1675:1675:1675))
        (PORT d[3] (1404:1404:1404) (1599:1599:1599))
        (PORT d[4] (1460:1460:1460) (1657:1657:1657))
        (PORT d[5] (1425:1425:1425) (1617:1617:1617))
        (PORT d[6] (1428:1428:1428) (1624:1624:1624))
        (PORT d[7] (1225:1225:1225) (1407:1407:1407))
        (PORT d[8] (1458:1458:1458) (1666:1666:1666))
        (PORT d[9] (1440:1440:1440) (1636:1636:1636))
        (PORT d[10] (1092:1092:1092) (1290:1290:1290))
        (PORT d[11] (1196:1196:1196) (1359:1359:1359))
        (PORT d[12] (1177:1177:1177) (1331:1331:1331))
        (PORT clk (1375:1375:1375) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1368:1368:1368))
        (PORT d[0] (1157:1157:1157) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2590:2590:2590))
        (PORT d[1] (1654:1654:1654) (1904:1904:1904))
        (PORT d[2] (1756:1756:1756) (1995:1995:1995))
        (PORT d[3] (1627:1627:1627) (1877:1877:1877))
        (PORT d[4] (1752:1752:1752) (1982:1982:1982))
        (PORT d[5] (1885:1885:1885) (2129:2129:2129))
        (PORT d[6] (2104:2104:2104) (2383:2383:2383))
        (PORT d[7] (1176:1176:1176) (1348:1348:1348))
        (PORT d[8] (2003:2003:2003) (2293:2293:2293))
        (PORT d[9] (1730:1730:1730) (1964:1964:1964))
        (PORT d[10] (1435:1435:1435) (1664:1664:1664))
        (PORT d[11] (1346:1346:1346) (1522:1522:1522))
        (PORT d[12] (1382:1382:1382) (1571:1571:1571))
        (PORT clk (1395:1395:1395) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (PORT d[0] (1290:1290:1290) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1053:1053:1053))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (489:489:489) (553:553:553))
        (PORT datad (490:490:490) (550:550:550))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1660:1660:1660))
        (PORT d[1] (1498:1498:1498) (1721:1721:1721))
        (PORT d[2] (2147:2147:2147) (2461:2461:2461))
        (PORT d[3] (1464:1464:1464) (1681:1681:1681))
        (PORT d[4] (2119:2119:2119) (2395:2395:2395))
        (PORT d[5] (1791:1791:1791) (2028:2028:2028))
        (PORT d[6] (1894:1894:1894) (2143:2143:2143))
        (PORT d[7] (1577:1577:1577) (1798:1798:1798))
        (PORT d[8] (1558:1558:1558) (1794:1794:1794))
        (PORT d[9] (1820:1820:1820) (2068:2068:2068))
        (PORT d[10] (1203:1203:1203) (1396:1396:1396))
        (PORT d[11] (1568:1568:1568) (1776:1776:1776))
        (PORT d[12] (1579:1579:1579) (1788:1788:1788))
        (PORT clk (1374:1374:1374) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (PORT d[0] (1124:1124:1124) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (882:882:882))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (595:595:595))
        (PORT datab (510:510:510) (609:609:609))
        (PORT datac (869:869:869) (991:991:991))
        (PORT datad (499:499:499) (590:590:590))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1043:1043:1043))
        (PORT d[1] (1862:1862:1862) (2148:2148:2148))
        (PORT d[2] (1250:1250:1250) (1423:1423:1423))
        (PORT d[3] (913:913:913) (1044:1044:1044))
        (PORT d[4] (870:870:870) (989:989:989))
        (PORT d[5] (2524:2524:2524) (2832:2832:2832))
        (PORT d[6] (879:879:879) (1005:1005:1005))
        (PORT d[7] (502:502:502) (583:583:583))
        (PORT d[8] (772:772:772) (895:895:895))
        (PORT d[9] (1126:1126:1126) (1285:1285:1285))
        (PORT d[10] (975:975:975) (1138:1138:1138))
        (PORT d[11] (625:625:625) (710:710:710))
        (PORT d[12] (646:646:646) (744:744:744))
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (PORT d[0] (551:551:551) (593:593:593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (602:602:602))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (508:508:508) (578:578:578))
        (PORT datad (495:495:495) (584:584:584))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (795:795:795) (918:918:918))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (678:678:678) (775:775:775))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1958:1958:1958))
        (PORT d[1] (1441:1441:1441) (1655:1655:1655))
        (PORT d[2] (1812:1812:1812) (2059:2059:2059))
        (PORT d[3] (1708:1708:1708) (1946:1946:1946))
        (PORT d[4] (1630:1630:1630) (1846:1846:1846))
        (PORT d[5] (1577:1577:1577) (1782:1782:1782))
        (PORT d[6] (1602:1602:1602) (1824:1824:1824))
        (PORT d[7] (1256:1256:1256) (1445:1445:1445))
        (PORT d[8] (1658:1658:1658) (1899:1899:1899))
        (PORT d[9] (1604:1604:1604) (1821:1821:1821))
        (PORT d[10] (1101:1101:1101) (1295:1295:1295))
        (PORT d[11] (1375:1375:1375) (1560:1560:1560))
        (PORT d[12] (1368:1368:1368) (1548:1548:1548))
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (PORT d[0] (1080:1080:1080) (1219:1219:1219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1648:1648:1648))
        (PORT d[1] (1310:1310:1310) (1510:1510:1510))
        (PORT d[2] (1788:1788:1788) (2054:2054:2054))
        (PORT d[3] (1443:1443:1443) (1657:1657:1657))
        (PORT d[4] (2330:2330:2330) (2630:2630:2630))
        (PORT d[5] (1754:1754:1754) (1979:1979:1979))
        (PORT d[6] (1888:1888:1888) (2130:2130:2130))
        (PORT d[7] (1554:1554:1554) (1773:1773:1773))
        (PORT d[8] (1550:1550:1550) (1790:1790:1790))
        (PORT d[9] (1784:1784:1784) (2021:2021:2021))
        (PORT d[10] (1192:1192:1192) (1386:1386:1386))
        (PORT d[11] (1391:1391:1391) (1576:1576:1576))
        (PORT d[12] (1543:1543:1543) (1742:1742:1742))
        (PORT clk (1367:1367:1367) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1361:1361:1361))
        (PORT d[0] (1091:1091:1091) (1235:1235:1235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2183:2183:2183))
        (PORT d[1] (1468:1468:1468) (1691:1691:1691))
        (PORT d[2] (1641:1641:1641) (1866:1866:1866))
        (PORT d[3] (1595:1595:1595) (1824:1824:1824))
        (PORT d[4] (1458:1458:1458) (1656:1656:1656))
        (PORT d[5] (2078:2078:2078) (2346:2346:2346))
        (PORT d[6] (1558:1558:1558) (1761:1761:1761))
        (PORT d[7] (1056:1056:1056) (1216:1216:1216))
        (PORT d[8] (1619:1619:1619) (1846:1846:1846))
        (PORT d[9] (1405:1405:1405) (1596:1596:1596))
        (PORT d[10] (1100:1100:1100) (1298:1298:1298))
        (PORT d[11] (1161:1161:1161) (1314:1314:1314))
        (PORT d[12] (1171:1171:1171) (1326:1326:1326))
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (PORT d[0] (972:972:972) (1070:1070:1070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1056:1056:1056))
        (PORT datab (873:873:873) (1019:1019:1019))
        (PORT datac (885:885:885) (1033:1033:1033))
        (PORT datad (492:492:492) (558:558:558))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (837:837:837))
        (PORT datab (674:674:674) (774:774:774))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (896:896:896) (1038:1038:1038))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2379:2379:2379))
        (PORT d[1] (1489:1489:1489) (1717:1717:1717))
        (PORT d[2] (1594:1594:1594) (1817:1817:1817))
        (PORT d[3] (1634:1634:1634) (1885:1885:1885))
        (PORT d[4] (1474:1474:1474) (1665:1665:1665))
        (PORT d[5] (1881:1881:1881) (2119:2119:2119))
        (PORT d[6] (2125:2125:2125) (2412:2412:2412))
        (PORT d[7] (993:993:993) (1136:1136:1136))
        (PORT d[8] (2023:2023:2023) (2319:2319:2319))
        (PORT d[9] (1566:1566:1566) (1779:1779:1779))
        (PORT d[10] (1280:1280:1280) (1507:1507:1507))
        (PORT d[11] (1223:1223:1223) (1397:1397:1397))
        (PORT d[12] (1192:1192:1192) (1350:1350:1350))
        (PORT clk (1393:1393:1393) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1386:1386:1386))
        (PORT d[0] (955:955:955) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (602:602:602))
        (PORT datab (907:907:907) (1055:1055:1055))
        (PORT datac (486:486:486) (547:547:547))
        (PORT datad (893:893:893) (1033:1033:1033))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1794:1794:1794))
        (PORT d[1] (1441:1441:1441) (1663:1663:1663))
        (PORT d[2] (1641:1641:1641) (1868:1868:1868))
        (PORT d[3] (1576:1576:1576) (1796:1796:1796))
        (PORT d[4] (1635:1635:1635) (1852:1852:1852))
        (PORT d[5] (1600:1600:1600) (1811:1811:1811))
        (PORT d[6] (1632:1632:1632) (1862:1862:1862))
        (PORT d[7] (1400:1400:1400) (1603:1603:1603))
        (PORT d[8] (1654:1654:1654) (1892:1892:1892))
        (PORT d[9] (1614:1614:1614) (1833:1833:1833))
        (PORT d[10] (1264:1264:1264) (1481:1481:1481))
        (PORT d[11] (1376:1376:1376) (1561:1561:1561))
        (PORT d[12] (1356:1356:1356) (1530:1530:1530))
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (PORT d[0] (1123:1123:1123) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (756:756:756))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (670:670:670) (753:753:753))
        (PORT datad (890:890:890) (1030:1030:1030))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (577:577:577))
        (PORT datab (501:501:501) (591:591:591))
        (PORT datac (429:429:429) (504:504:504))
        (PORT datad (609:609:609) (699:699:699))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode362w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (518:518:518))
        (PORT datab (448:448:448) (523:523:523))
        (PORT datac (136:136:136) (174:174:174))
        (PORT datad (431:431:431) (499:499:499))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (549:549:549) (633:633:633))
        (PORT d[1] (534:534:534) (609:609:609))
        (PORT d[2] (658:658:658) (754:754:754))
        (PORT d[3] (537:537:537) (621:621:621))
        (PORT d[4] (1432:1432:1432) (1641:1641:1641))
        (PORT d[5] (572:572:572) (663:663:663))
        (PORT d[6] (706:706:706) (814:814:814))
        (PORT d[7] (729:729:729) (854:854:854))
        (PORT d[8] (564:564:564) (656:656:656))
        (PORT d[9] (840:840:840) (956:956:956))
        (PORT d[10] (1167:1167:1167) (1335:1335:1335))
        (PORT d[11] (967:967:967) (1091:1091:1091))
        (PORT d[12] (801:801:801) (916:916:916))
        (PORT clk (1373:1373:1373) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1367:1367:1367))
        (PORT d[0] (965:965:965) (1059:1059:1059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode351w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (519:519:519))
        (PORT datab (447:447:447) (522:522:522))
        (PORT datac (135:135:135) (173:173:173))
        (PORT datad (430:430:430) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1010:1010:1010))
        (PORT d[1] (900:900:900) (1032:1032:1032))
        (PORT d[2] (857:857:857) (987:987:987))
        (PORT d[3] (707:707:707) (808:808:808))
        (PORT d[4] (539:539:539) (622:622:622))
        (PORT d[5] (583:583:583) (675:675:675))
        (PORT d[6] (887:887:887) (1022:1022:1022))
        (PORT d[7] (738:738:738) (873:873:873))
        (PORT d[8] (727:727:727) (836:836:836))
        (PORT d[9] (1238:1238:1238) (1419:1419:1419))
        (PORT d[10] (814:814:814) (928:928:928))
        (PORT d[11] (977:977:977) (1107:1107:1107))
        (PORT d[12] (809:809:809) (927:927:927))
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (PORT d[0] (536:536:536) (577:577:577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (520:520:520))
        (PORT datab (445:445:445) (520:520:520))
        (PORT datac (133:133:133) (169:169:169))
        (PORT datad (429:429:429) (496:496:496))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1040:1040:1040))
        (PORT d[1] (725:725:725) (833:833:833))
        (PORT d[2] (1056:1056:1056) (1216:1216:1216))
        (PORT d[3] (899:899:899) (1033:1033:1033))
        (PORT d[4] (1031:1031:1031) (1168:1168:1168))
        (PORT d[5] (771:771:771) (889:889:889))
        (PORT d[6] (1111:1111:1111) (1286:1286:1286))
        (PORT d[7] (909:909:909) (1064:1064:1064))
        (PORT d[8] (911:911:911) (1052:1052:1052))
        (PORT d[9] (1232:1232:1232) (1411:1411:1411))
        (PORT d[10] (993:993:993) (1144:1144:1144))
        (PORT d[11] (1139:1139:1139) (1285:1285:1285))
        (PORT d[12] (987:987:987) (1131:1131:1131))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (PORT d[0] (690:690:690) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode340w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (517:517:517))
        (PORT datab (448:448:448) (524:524:524))
        (PORT datac (137:137:137) (175:175:175))
        (PORT datad (432:432:432) (500:500:500))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1607:1607:1607))
        (PORT d[1] (2241:2241:2241) (2611:2611:2611))
        (PORT d[2] (1304:1304:1304) (1472:1472:1472))
        (PORT d[3] (2453:2453:2453) (2818:2818:2818))
        (PORT d[4] (1018:1018:1018) (1169:1169:1169))
        (PORT d[5] (749:749:749) (862:862:862))
        (PORT d[6] (939:939:939) (1090:1090:1090))
        (PORT d[7] (1035:1035:1035) (1191:1191:1191))
        (PORT d[8] (1581:1581:1581) (1820:1820:1820))
        (PORT d[9] (1639:1639:1639) (1816:1816:1816))
        (PORT d[10] (1599:1599:1599) (1817:1817:1817))
        (PORT d[11] (1242:1242:1242) (1406:1406:1406))
        (PORT d[12] (1068:1068:1068) (1210:1210:1210))
        (PORT clk (1396:1396:1396) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1388:1388:1388))
        (PORT d[0] (1431:1431:1431) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (454:454:454) (533:533:533))
        (PORT datac (633:633:633) (715:715:715))
        (PORT datad (1007:1007:1007) (1127:1127:1127))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (375:375:375) (435:435:435))
        (PORT datac (485:485:485) (557:557:557))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (871:871:871) (995:995:995))
        (PORT d[1] (1137:1137:1137) (1292:1292:1292))
        (PORT d[2] (873:873:873) (999:999:999))
        (PORT d[3] (716:716:716) (821:821:821))
        (PORT d[4] (1058:1058:1058) (1217:1217:1217))
        (PORT d[5] (945:945:945) (1095:1095:1095))
        (PORT d[6] (932:932:932) (1083:1083:1083))
        (PORT d[7] (1104:1104:1104) (1288:1288:1288))
        (PORT d[8] (1557:1557:1557) (1792:1792:1792))
        (PORT d[9] (1024:1024:1024) (1159:1159:1159))
        (PORT d[10] (1138:1138:1138) (1290:1290:1290))
        (PORT d[11] (1335:1335:1335) (1516:1516:1516))
        (PORT d[12] (992:992:992) (1135:1135:1135))
        (PORT clk (1346:1346:1346) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1340:1340:1340))
        (PORT d[0] (987:987:987) (1079:1079:1079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (544:544:544) (625:625:625))
        (PORT d[1] (947:947:947) (1079:1079:1079))
        (PORT d[2] (681:681:681) (783:783:783))
        (PORT d[3] (536:536:536) (618:618:618))
        (PORT d[4] (1436:1436:1436) (1642:1642:1642))
        (PORT d[5] (580:580:580) (672:672:672))
        (PORT d[6] (918:918:918) (1065:1065:1065))
        (PORT d[7] (729:729:729) (855:855:855))
        (PORT d[8] (576:576:576) (664:664:664))
        (PORT d[9] (839:839:839) (951:951:951))
        (PORT d[10] (793:793:793) (901:901:901))
        (PORT d[11] (967:967:967) (1092:1092:1092))
        (PORT d[12] (810:810:810) (926:926:926))
        (PORT clk (1370:1370:1370) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1363:1363:1363))
        (PORT d[0] (507:507:507) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1223:1223:1223))
        (PORT d[1] (871:871:871) (994:994:994))
        (PORT d[2] (1063:1063:1063) (1224:1224:1224))
        (PORT d[3] (904:904:904) (1040:1040:1040))
        (PORT d[4] (1032:1032:1032) (1179:1179:1179))
        (PORT d[5] (923:923:923) (1059:1059:1059))
        (PORT d[6] (1101:1101:1101) (1272:1272:1272))
        (PORT d[7] (919:919:919) (1077:1077:1077))
        (PORT d[8] (920:920:920) (1060:1060:1060))
        (PORT d[9] (1054:1054:1054) (1211:1211:1211))
        (PORT d[10] (990:990:990) (1136:1136:1136))
        (PORT d[11] (1169:1169:1169) (1326:1326:1326))
        (PORT d[12] (982:982:982) (1122:1122:1122))
        (PORT clk (1376:1376:1376) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1369:1369:1369))
        (PORT d[0] (693:693:693) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (555:555:555))
        (PORT datab (455:455:455) (535:535:535))
        (PORT datac (492:492:492) (566:566:566))
        (PORT datad (533:533:533) (606:606:606))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (842:842:842))
        (PORT d[1] (890:890:890) (1019:1019:1019))
        (PORT d[2] (685:685:685) (789:789:789))
        (PORT d[3] (709:709:709) (816:816:816))
        (PORT d[4] (540:540:540) (622:622:622))
        (PORT d[5] (595:595:595) (693:693:693))
        (PORT d[6] (744:744:744) (867:867:867))
        (PORT d[7] (728:728:728) (857:857:857))
        (PORT d[8] (1113:1113:1113) (1284:1284:1284))
        (PORT d[9] (854:854:854) (968:968:968))
        (PORT d[10] (990:990:990) (1136:1136:1136))
        (PORT d[11] (946:946:946) (1065:1065:1065))
        (PORT d[12] (795:795:795) (906:906:906))
        (PORT clk (1383:1383:1383) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1377:1377:1377))
        (PORT d[0] (540:540:540) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|rom_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (555:555:555))
        (PORT datab (638:638:638) (729:729:729))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (465:465:465) (528:528:528))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (672:672:672) (785:785:785))
        (PORT datac (400:400:400) (462:462:462))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iGen\|xcolumn\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (402:402:402))
        (PORT datac (286:286:286) (330:330:330))
        (PORT datad (335:335:335) (401:401:401))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iGen\|xcolumn\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1187:1187:1187))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (604:604:604))
        (PORT datab (682:682:682) (813:813:813))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (563:563:563))
        (PORT datab (681:681:681) (813:813:813))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (583:583:583))
        (PORT datab (477:477:477) (572:572:572))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (583:583:583))
        (PORT datab (484:484:484) (580:580:580))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (456:456:456))
        (PORT datab (483:483:483) (580:580:580))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (472:472:472))
        (PORT datab (366:366:366) (442:442:442))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datab (395:395:395) (476:476:476))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (487:487:487))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (613:613:613))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (442:442:442))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (561:561:561))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (564:564:564))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (482:482:482))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (479:479:479) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (101:101:101) (130:130:130))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (707:707:707))
        (PORT datab (338:338:338) (396:396:396))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (218:218:218))
        (PORT datab (449:449:449) (521:521:521))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (232:232:232))
        (PORT datab (336:336:336) (394:394:394))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (323:323:323) (381:381:381))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (388:388:388))
        (PORT datab (191:191:191) (230:230:230))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (349:349:349) (414:414:414))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (378:378:378))
        (PORT datab (189:189:189) (229:229:229))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (415:415:415))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (333:333:333))
        (PORT datab (335:335:335) (387:387:387))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan16\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (385:385:385))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (390:390:390))
        (PORT datab (152:152:152) (199:199:199))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (522:522:522))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (522:522:522))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (488:488:488) (582:582:582))
        (PORT datad (665:665:665) (791:791:791))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (318:318:318))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (208:208:208))
        (PORT datab (490:490:490) (581:581:581))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (223:223:223))
        (PORT datab (224:224:224) (286:286:286))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (221:221:221) (282:282:282))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (470:470:470) (556:556:556))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datab (498:498:498) (589:589:589))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (325:325:325))
        (PORT datab (471:471:471) (560:560:560))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (683:683:683))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (681:681:681))
        (PORT datab (172:172:172) (209:209:209))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (689:689:689))
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan15\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datad (549:549:549) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Add9\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LSPflag\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1435:1435:1435))
        (PORT datac (925:925:925) (1056:1056:1056))
        (PORT datad (1255:1255:1255) (1389:1389:1389))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|RGB\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1269:1269:1269) (1464:1464:1464))
        (PORT datac (849:849:849) (964:964:964))
        (PORT datad (185:185:185) (212:212:212))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (124:124:124) (163:163:163))
        (PORT datab (124:124:124) (159:159:159))
        (PORT datac (925:925:925) (1071:1071:1071))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~1_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1550:1550:1550) (1717:1717:1717))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (163:163:163))
        (PORT datab (124:124:124) (160:160:160))
        (PORT datac (926:926:926) (1071:1071:1071))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (940:940:940) (1092:1092:1092))
        (PORT datac (1456:1456:1456) (1604:1604:1604))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (106:106:106) (137:137:137))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (400:400:400) (463:463:463))
        (PORT datad (627:627:627) (717:717:717))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1268:1268:1268) (1463:1463:1463))
        (PORT datac (843:843:843) (953:953:953))
        (PORT datad (188:188:188) (216:216:216))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (164:164:164))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (926:926:926) (1072:1072:1072))
        (PORT datad (111:111:111) (136:136:136))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (334:334:334) (397:397:397))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (462:462:462))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (319:319:319) (367:367:367))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1415:1415:1415))
        (PORT datab (1280:1280:1280) (1475:1475:1475))
        (PORT datac (923:923:923) (1054:1054:1054))
        (PORT datad (1237:1237:1237) (1412:1412:1412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1748:1748:1748))
        (PORT datab (899:899:899) (1030:1030:1030))
        (PORT datac (835:835:835) (968:968:968))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (156:156:156))
        (PORT datac (924:924:924) (1070:1070:1070))
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_B\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_B\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (872:872:872) (1000:1000:1000))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (1007:1007:1007))
        (PORT datab (136:136:136) (171:171:171))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1080:1080:1080) (1211:1211:1211))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (PORT sclr (1779:1779:1779) (1978:1978:1978))
        (PORT sload (1153:1153:1153) (1305:1305:1305))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1055:1055:1055))
        (PORT datab (1534:1534:1534) (1697:1697:1697))
        (PORT datac (1455:1455:1455) (1604:1604:1604))
        (PORT datad (854:854:854) (988:988:988))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (1268:1268:1268) (1464:1464:1464))
        (PORT datac (843:843:843) (952:952:952))
        (PORT datad (111:111:111) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_G\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1748:1748:1748))
        (PORT datab (137:137:137) (172:172:172))
        (PORT datac (835:835:835) (968:968:968))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_G\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1475:1475:1475))
        (PORT datac (881:881:881) (1011:1011:1011))
        (PORT datad (863:863:863) (980:980:980))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (995:995:995))
        (PORT datab (134:134:134) (169:169:169))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1548:1548:1548) (1715:1715:1715))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (243:243:243))
        (PORT datab (1268:1268:1268) (1463:1463:1463))
        (PORT datac (851:851:851) (967:967:967))
        (PORT datad (112:112:112) (138:138:138))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1743:1743:1743))
        (PORT datab (134:134:134) (170:170:170))
        (PORT datac (837:837:837) (971:971:971))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1175:1175:1175) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE iReg\|LCD_R\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE iReg\|LCD_R\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1176:1176:1176) (1186:1186:1186))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
