//Clock Divider Module
module clk_divider(
    input clk, //input clock
    input reset, //reset signal
    input [3:0] divider, //divider value input
    output reg out //output clock signal
);

reg [3:0] cnt; //counter register for dividing clock

always @ (posedge clk or posedge reset) begin
    if (reset) begin //reset condition
        cnt <= 0; //reset counter
        out <= 0; //reset output
    end else begin //otherwise
        if (cnt == divider - 1) begin //check if counter has reached divider value
            cnt <= 0; //reset counter
            out <= ~out; //toggle output
        end else begin //otherwise
            cnt <= cnt + 1; //increment counter
        end
    end
end

endmodule