# vsim tb_top "+UVM_TESTNAME=wb_wr_rd_test" "+UVM_VERBOSITY=UVM_NONE" 
# Start time: 16:34:01 on Oct 27,2022
# Loading C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_16112\win32pe_gcc-4.2.1\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.wb_i2c_interface
# Loading work.uvm_pkg
# Loading work.wb_agent_pkg
# Loading work.wb_i2c_env_pkg
# Loading work.wb_i2c_seq_pkg
# Loading work.wb_i2c_test_pkg
# Loading work.tb_top
# Loading work.i2c_master_top
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_master_bit_ctrl
# Compiling C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_16112\win32pe_gcc-4.2.1\exportwrapper.c
# Loading C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_16112\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: Design size of 56430 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/tb_top/wb_i2c_intf/WB_CLK_I \
sim:/tb_top/wb_i2c_intf/WB_RST_I \
sim:/tb_top/wb_i2c_intf/ARST_I \
sim:/tb_top/wb_i2c_intf/WB_ADR_I \
sim:/tb_top/wb_i2c_intf/WB_DAT_I \
sim:/tb_top/wb_i2c_intf/WB_DAT_O \
sim:/tb_top/wb_i2c_intf/WB_WE_I \
sim:/tb_top/wb_i2c_intf/WB_STB_I \
sim:/tb_top/wb_i2c_intf/WB_CYC_I \
sim:/tb_top/wb_i2c_intf/WB_ACK_O \
sim:/tb_top/wb_i2c_intf/WB_INTA_O \
sim:/tb_top/wb_i2c_intf/SCL_PAD_I \
sim:/tb_top/wb_i2c_intf/SCL_PAD_O \
sim:/tb_top/wb_i2c_intf/SCL_PADOEN_O \
sim:/tb_top/wb_i2c_intf/SDA_PAD_I \
sim:/tb_top/wb_i2c_intf/SDA_PAD_O \
sim:/tb_top/wb_i2c_intf/SDA_PADOEN_O
run -all
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO @ 320: uvm_test_top.wb_i2c_env.wb_i2c_sb [PASSED] 	CAPTURED DATA & EXPECTED DATA MATCHED =====> EXPECTED ADDR = 1	CAPTURED ADDR = 1	EXPECTED DATA = 03	CAPTURED DATA = 03	
# UVM_INFO @ 448: uvm_test_top.wb_i2c_env.wb_i2c_sb [PASSED] 	CAPTURED DATA & EXPECTED DATA MATCHED =====> EXPECTED ADDR = 2	CAPTURED ADDR = 2	EXPECTED DATA = 02	CAPTURED DATA = 02	
# ** Note: $finish    : C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(517)
#    Time: 548 ps  Iteration: 68  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh line 517
