/*
 * Copyright (C) 2015 Lenbrook.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 */

/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */

BOOT_FROM	sd
/* 
 * Secure Boot Support
 */
#ifdef CONFIG_SECURE_BOOT
 CSF CONFIG_CSF_SIZE
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */
 

/* Enalbe all clocks */
DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff

/* DDR clk to 400Mhz */
DATA 4 0x020c4018 0x00260324

/* DDR IO TYPE */
DATA 4 0x020e05c0 0x00020000
DATA 4 0x020e05b4 0x00000000

/* Clock */
DATA 4 0x020e0338 0x00000030

/* Control */
DATA 4 0x020e0300 0x00000030
DATA 4 0x020e031c 0x00000030
DATA 4 0x020e0320 0x00000030
DATA 4 0x020e032c 0x00000000
DATA 4 0x020e033c 0x00000030
DATA 4 0x020e0340 0x00000030
DATA 4 0x020e05ac 0x00000030
DATA 4 0x020e05c8 0x00000030

/* Data Strobes */
DATA 4 0x020e05b0 0x00020000
DATA 4 0x020e0344 0x00000030
DATA 4 0x020e0348 0x00000030
DATA 4 0x020e034c 0x00000030
DATA 4 0x020e0350 0x00000030

/* Data */
DATA 4 0x020e05d0 0x000C0000
DATA 4 0x020e05c4 0x00000030
DATA 4 0x020e05cc 0x00000030
DATA 4 0x020e05d4 0x00000030
DATA 4 0x020e05d8 0x00000030

DATA 4 0x020e030c 0x00000030
DATA 4 0x020e0310 0x00000030
DATA 4 0x020e0314 0x00000030
DATA 4 0x020e0318 0x00000030

/* DDR_PHY_P0_MPZQHWCTRL, enable both one-time & periodic HW ZQ calibration. */
DATA 4 0x021b0800 0xa1390003

/* Write leveling calibration (from DDR Stress tester 1.03) */
DATA 4 0x021b080c 0x0027001F
DATA 4 0x021b0810 0x0028001F


/* DQS gating calibration MPDGCTRL0/1 (from DDR Stress tester 1.03) */
DATA 4 0x021b083c 0x4138012E
DATA 4 0x021b0840 0x01200104

/* Read calibration MPRDDLCTL (from DDR Stress tester 1.03) */
DATA 4 0x021b0848 0x2E2E343C

/* Write calibration MPWRDLCTL (from DDR Stress tester 1.03) */
DATA 4 0x021b0850 0x2A2C2C28

/* MPREDQBY */
DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333

/* Complete calibration by forced measurement */
DATA 4 0x021b08b8 0x00000800


DATA 4 0x021b0004 0x00020024
DATA 4 0x021b0008 0x00333040
DATA 4 0x021b000c 0x3F435313
DATA 4 0x021b0010 0xB68E8B63
DATA 4 0x021b0014 0x01FF00DB
DATA 4 0x021b0018 0x00081740

/* MMDC0_MDSCR, set the Configuration request bit during MMDC set up */
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b002c 0x000026d2
DATA 4 0x021b0030 0x00431023
DATA 4 0x021b0040 0x00000047
DATA 4 0x021b0000 0x82190000

/* Mode register writes */
DATA 4 0x021b001c 0x04008032
DATA 4 0x021b001c 0x00008033
DATA 4 0x021b001c 0x00048031
DATA 4 0x021b001c 0x05208030
DATA 4 0x021b001c 0x04008040
DATA 4 0x021b001c 0x0400803A
DATA 4 0x021b001c 0x0000803B
DATA 4 0x021b001c 0x00048039
DATA 4 0x021b001c 0x05208038
DATA 4 0x021b001c 0x04008048


DATA 4 0x021b0020 0x00005800
DATA 4 0x021b0818 0x00011117
DATA 4 0x021b0004 0x00025564
DATA 4 0x021b0404 0x00011006
DATA 4 0x021b001c 0x00000000
