{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576546567506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576546567522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 09:36:07 2019 " "Processing started: Tue Dec 17 09:36:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576546567522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576546567522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576546567522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576546567912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test4-one " "Found design unit 1: test4-one" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576546581661 ""} { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576546581661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576546581661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test4 " "Elaborating entity \"test4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576546581692 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 test4.vhd(15) " "VHDL Process Statement warning at test4.vhd(15): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 test4.vhd(16) " "VHDL Process Statement warning at test4.vhd(16): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 test4.vhd(17) " "VHDL Process Statement warning at test4.vhd(17): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 test4.vhd(18) " "VHDL Process Statement warning at test4.vhd(18): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 test4.vhd(26) " "VHDL Process Statement warning at test4.vhd(26): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 test4.vhd(27) " "VHDL Process Statement warning at test4.vhd(27): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 test4.vhd(28) " "VHDL Process Statement warning at test4.vhd(28): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 test4.vhd(29) " "VHDL Process Statement warning at test4.vhd(29): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test4.vhd" "" { Text "C:/Users/Administrator/Desktop/eda/test4/test4.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576546581692 "|test4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576546582130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576546582567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576546582567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576546582629 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576546582629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576546582629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576546582629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576546582692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 09:36:22 2019 " "Processing ended: Tue Dec 17 09:36:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576546582692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576546582692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576546582692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576546582692 ""}
