
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012376                       # Number of seconds simulated
sim_ticks                                 12375788550                       # Number of ticks simulated
final_tick                               577674220377                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193037                       # Simulator instruction rate (inst/s)
host_op_rate                                   242620                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274015                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375700                       # Number of bytes of host memory used
host_seconds                                 45164.63                       # Real time elapsed on the host
sim_insts                                  8718428978                       # Number of instructions simulated
sim_ops                                   10957828706                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       409856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        99584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       186880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2030464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       662912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            662912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         3202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          778                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1460                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15863                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5179                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5179                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       341312                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15989931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       393025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14779826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       372340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33024481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33117566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8046679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       382683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15100452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       361997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33024481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164067444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       341312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       393025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       372340                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       382683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       361997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2937348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53565233                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53565233                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53565233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       341312                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15989931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       393025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14779826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       372340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33024481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33117566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8046679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       382683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15100452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       361997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33024481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              217632678                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952440                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175078                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459635                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434598                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5238                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23121797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12405676                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562812                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575702                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        521876                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1399903                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26810035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.755987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24043361     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425781      1.59%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210669      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420376      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131254      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389547      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60276      0.22%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96768      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032003      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26810035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22910659                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       738661                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761022                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2242                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397447                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202960                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13851267                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5110                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397447                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22935428                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         450524                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       212145                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737066                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77421                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13831045                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10581                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18100813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62642366                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62642366                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646429                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454357                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1833                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180669                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3313                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90409                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13759013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12870721                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8354                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2506179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5158045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26810035                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480071                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21168858     78.96%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1753590      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1912553      7.13%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102151      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       561083      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140081      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164493      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3931      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3295      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26810035                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21089     57.21%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8580     23.28%     80.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10078996     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99370      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2296484     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394970      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12870721                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36860                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52596689                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16267075                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907581                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9608                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       515147                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10119                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397447                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         362737                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9381                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760867                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518106                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398427                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       117619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264117                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162424                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659053                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933730                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394936                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428204                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544373                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541468                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596439                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16448464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422583                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461833                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236445                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524907                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1818                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       173802                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26412588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295367                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22237730     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633125      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056652      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330893      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555509      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105896      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67547      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61349      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363887      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26412588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236445                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391264                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002956                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812681                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363887                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39810014                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27920503                       # The number of ROB writes
system.switch_cpus0.timesIdled                 517795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2868116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967815                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967815                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.336948                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.336948                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102246                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16319131                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14745355                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1816                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2342070                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1920216                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       231858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       956571                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          911358                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          239727                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10288                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22375047                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13322987                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2342070                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1151085                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2928465                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         660082                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1209522                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1380863                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       230357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26937499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24009034     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317485      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          365919      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          200994      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231408      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127165      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87472      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          227341      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1370681      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26937499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078916                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448916                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22193274                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1395036                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2903895                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23178                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        422112                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380376                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2353                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16266323                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12150                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        422112                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22228810                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         367222                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       929991                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2892674                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96686                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16256140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22818                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        45918                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22595080                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75693148                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75693148                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19252502                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3342578                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4216                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264649                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1553287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21959                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188700                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16228940                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15325334                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21467                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2053091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4756092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26937499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568922                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260141                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20484565     76.04%     76.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2591471      9.62%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1395041      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       967976      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       844010      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431285      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105189      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67442      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50520      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26937499                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3765     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14700     44.05%     55.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14903     44.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12829522     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       239479      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1875      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1416023      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838435      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15325334                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516384                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33368                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57643002                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18286429                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15067057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15358702                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37990                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       278002                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19584                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          132                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        422112                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         314533                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14894                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16233191                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1553287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844396                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10662                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       264433                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15096000                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329135                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229334                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2167311                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2112146                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            838176                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508657                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15067342                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15067057                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8954917                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23469316                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507682                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381558                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11304694                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13869639                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2363700                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3783                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       233020                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26515387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523079                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341210                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20849602     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2627082      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1102302      4.16%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       660107      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458247      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       295872      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154240      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123636      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244299      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26515387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11304694                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13869639                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2100097                       # Number of memory references committed
system.switch_cpus1.commit.loads              1275285                       # Number of loads committed
system.switch_cpus1.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1985288                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12503711                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282161                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244299                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42504349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32888813                       # The number of ROB writes
system.switch_cpus1.timesIdled                 344625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2740652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11304694                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13869639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11304694                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625295                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625295                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380910                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380910                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68087933                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20916196                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15175087                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3778                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2658116                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2213342                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       243140                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1017184                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          971148                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          285198                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        11336                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     23116530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              14580002                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2658116                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1256346                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3038375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         676346                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1166706                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles         2567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1436652                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       232346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     27755211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        24716836     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          186278      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          236548      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374313      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          155270      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          200630      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          234392      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          106690      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1544254      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     27755211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089565                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491271                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22982992                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1316184                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3023760                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1542                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        430728                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       404201                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17815456                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        430728                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        23006932                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          74936                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1175586                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3001365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65654                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      17705231                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9455                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        45544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     24735418                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     82329358                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     82329358                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     20683650                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         4051744                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4300                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2248                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           233573                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1655853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       866188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10135                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       195030                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17285011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16578329                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16802                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2102985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4284991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     27755211                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.597305                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.319414                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20730629     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3204362     11.55%     86.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1308991      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734848      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       994795      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       305375      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       301028      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       162246      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12937      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     27755211                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114820     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15147     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14814     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13967645     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       226482      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         2051      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1518934      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       863217      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16578329                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.558604                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             144781                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     61073449                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     19392416                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16146789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16723110                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        12439                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       311455                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11876                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        430728                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57202                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17289328                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        13183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1655853                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       866188                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       143162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       136799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       279961                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16289547                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1494514                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288779                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2357633                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2303666                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            863119                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548873                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16146892                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16146789                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9674778                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25981702                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.544063                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372369                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     12032984                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14827619                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2461789                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         4136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       245031                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     27324483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.542650                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.362615                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     21049138     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3180416     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1153525      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       575957      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       526385      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       221458      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       218687      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104006      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       294911      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     27324483                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12032984                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14827619                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2198710                       # Number of memory references committed
system.switch_cpus2.commit.loads              1344398                       # Number of loads committed
system.switch_cpus2.commit.membars               2064                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2149263                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         13349691                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       306190                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       294911                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            44318902                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35009573                       # The number of ROB writes
system.switch_cpus2.timesIdled                 352148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1922940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           12032984                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14827619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     12032984                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.466400                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.466400                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.405449                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.405449                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73297763                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22566754                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       16480596                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          4132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2207317                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1991242                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       118023                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       849782                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          786179                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          121719                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         5223                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23379321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13876564                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2207317                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       907898                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2742622                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         371141                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1544824                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1343880                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       118422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27916977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.583190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.901558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        25174355     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           97005      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          199924      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           84390      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          455386      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          405511      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           78217      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          165040      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1257149      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27916977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074375                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467568                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23217588                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1708278                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2732455                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         8687                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        249964                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       194067                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16270916                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1490                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        249964                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        23244649                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1499237                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       123571                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2716222                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        83329                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16261027                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         36919                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        29843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          543                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19102567                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     76578842                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     76578842                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16902852                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2199699                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1895                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          963                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           206021                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3832226                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1937213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17768                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        94957                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16226563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15589694                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8901                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1271916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3054731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27916977                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558431                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353563                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     22355201     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1676806      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1371108      4.91%     91.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       592239      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       746137      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       715810      2.56%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       407525      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        32001      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        20150      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27916977                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39294     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        303717     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8802      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      9785953     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       136160      0.87%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3734297     23.95%     87.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1932352     12.40%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15589694                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525292                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             351813                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022567                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     59457079                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     17500801                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15454749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15941507                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        27918                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       151530                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12815                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1373                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        249964                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1447833                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        23480                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16228476                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3832226                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1937213                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          962                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         15543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        67666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        70344                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       138010                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15478835                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3721667                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       110859                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5653804                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2028551                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1932137                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521557                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15455283                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15454749                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8348975                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         16465979                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520745                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507044                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12545210                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14742540                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1487647                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       120381                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27667013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.532856                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     22312089     80.65%     80.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1960988      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       917179      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       905460      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       247012      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1045434      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        78851      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        57510      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       142490      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27667013                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12545210                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14742540                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               5605094                       # Number of memory references committed
system.switch_cpus3.commit.loads              3680696                       # Number of loads committed
system.switch_cpus3.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1947246                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13109343                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       142838                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       142490                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            43754671                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           32710374                       # The number of ROB writes
system.switch_cpus3.timesIdled                 509800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1761174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12545210                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14742540                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12545210                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.365696                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.365696                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422709                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422709                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        76510515                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17956717                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19364316                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2206968                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1991142                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       117693                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       848807                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          786378                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          121612                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         5241                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23372649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13872179                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2206968                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       907990                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2741579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         370029                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1540735                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1343270                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       118069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27904378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.583274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.901680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        25162799     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           96918      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          199778      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           83661      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          455900      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          405238      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           78512      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          165000      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1256572      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27904378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074363                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467421                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        23208207                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1706921                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2731321                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         8751                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        249173                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       193831                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16265861                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1461                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        249173                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23235306                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1492862                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       127807                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2715133                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        84092                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16255673                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         37656                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        30100                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          514                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     19093117                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76553877                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76553877                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16905374                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2187737                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1902                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           207252                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      3833019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      1937481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17698                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        95103                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16221652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15588390                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         8984                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1265854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3038643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27904378                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558636                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353374                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     22339904     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1678860      6.02%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1371852      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       593839      2.13%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       746536      2.68%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       714452      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       406795      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        31985      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        20155      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27904378                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          39264     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        303226     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         8794      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      9783437     62.76%     62.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       136086      0.87%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3735295     23.96%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      1932640     12.40%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15588390                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525248                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             351284                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022535                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     59441426                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17489841                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15453323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15939674                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27886                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       151368                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12617                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        249173                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1439803                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        23833                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16223582                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      3833019                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      1937481                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          970                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         15747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        67766                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        70364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       138130                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15477720                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3722736                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       110670                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             5655152                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2028321                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           1932416                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521519                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15453842                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15453323                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8348950                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         16467424                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520697                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.506998                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     12547532                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14745149                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1480236                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       120063                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     27655205                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533178                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355240                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     22298626     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1962047      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917698      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       905842      3.28%     94.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       247536      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1044141      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        78801      0.28%     99.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        57587      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       142927      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     27655205                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     12547532                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14745149                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               5606507                       # Number of memory references committed
system.switch_cpus4.commit.loads              3681648                       # Number of loads committed
system.switch_cpus4.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1947603                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         13111602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       142927                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            43737624                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           32699977                       # The number of ROB writes
system.switch_cpus4.timesIdled                 508979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1773773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           12547532                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14745149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     12547532                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.365258                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.365258                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422787                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422787                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        76507675                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17954384                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       19360927                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2658337                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2213527                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       243161                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1017276                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          971238                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          285221                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        11336                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23118671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14581364                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2658337                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1256459                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              3038657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         676410                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1163159                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         3353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1436783                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       232365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27754916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.645486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.017285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        24716259     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          186303      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          236568      0.85%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          374341      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          155287      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          200649      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          234411      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106701      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1544397      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27754916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089572                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491316                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22985889                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1312667                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          3024042                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1542                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        430771                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       404235                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      17817103                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        430771                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23009833                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          74943                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1172052                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          3001644                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65663                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      17706879                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9459                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        45544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     24737716                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     82337111                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     82337111                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20685598                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         4052091                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4301                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2248                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           233592                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1656003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       866294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        10137                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       195038                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          17286639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         16579853                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16819                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2103218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4285677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27754916                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.597366                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.319467                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     20729676     74.69%     74.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      3204674     11.55%     86.23% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1309099      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       734926      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       994896      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       305394      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       301048      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       162263      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12940      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27754916                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         114832     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         15144     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        14818     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13968926     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       226495      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         2052      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1519063      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       863317      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      16579853                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.558655                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             144794                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     61076231                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     19394277                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     16148258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16724647                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        12439                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       311496                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11885                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        430771                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          57213                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7297                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     17290956                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        13182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1656003                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       866294                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          6420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       143170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       136812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       279982                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     16291037                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1494639                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       288812                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2357852                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2303858                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            863213                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548924                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              16148360                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             16148258                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          9675690                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         25984231                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.544113                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372368                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12034146                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14829004                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2462038                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         4136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       245052                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27324145                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.542707                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.362672                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     21048196     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      3180731     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1153623      4.22%     92.89% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       576023      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       526438      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       221476      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       218714      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       104010      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       294934      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27324145                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12034146                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14829004                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2198916                       # Number of memory references committed
system.switch_cpus5.commit.loads              1344507                       # Number of loads committed
system.switch_cpus5.commit.membars               2064                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2149446                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13350941                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       306212                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       294934                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            44320175                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           35012886                       # The number of ROB writes
system.switch_cpus5.timesIdled                 352182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1923235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12034146                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14829004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12034146                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.466162                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.466162                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.405488                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.405488                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        73304476                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       22568824                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16482132                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          4132                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2338507                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1918464                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       232764                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       956254                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          911399                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          239434                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10301                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22373873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13300390                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2338507                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1150833                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2926054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         660527                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1170144                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1381007                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26894071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23968017     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          317322      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          367957      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          201407      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          230863      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          127058      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           87377      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          225346      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1368724      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26894071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078796                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.448154                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22190262                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1357585                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2901025                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        23541                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        421654                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       378624                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16238440                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11948                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        421654                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22226302                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         415666                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       842913                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2889728                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        97804                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16228130                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23390                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        46238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     22560835                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75560143                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75560143                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19229084                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3331751                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4191                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2314                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           267642                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1551064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       841681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        22172                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       186405                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16200182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15301197                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        21132                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2040443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4728008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26894071                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.568943                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.259911                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     20447494     76.03%     76.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2591770      9.64%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1394079      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       965318      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       843156      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       429324      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       104975      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67419      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        50536      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26894071                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3831     11.57%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         14443     43.61%     55.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14844     44.82%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12811090     83.73%     83.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       238941      1.56%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1873      0.01%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1413677      9.24%     94.54% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       835616      5.46%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15301197                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515571                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33118                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     57550715                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18244994                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15043030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15334315                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38116                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       277302                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        17836                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          936                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked          183                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        421654                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         361592                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        15524                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16204406                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1551064                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       841681                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2313                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          174                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       130763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265600                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15071177                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1327133                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       230020                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2162492                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2108844                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            835359                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507821                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15043333                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15043030                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8943085                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23430526                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506872                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381685                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11291004                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13852850                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2351729                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3779                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       233896                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26472417                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.523294                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.341238                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20812466     78.62%     78.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2624923      9.92%     88.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1100919      4.16%     92.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       659028      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       458039      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       295939      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       154182      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       123306      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       243615      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26472417                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11291004                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13852850                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2097607                       # Number of memory references committed
system.switch_cpus6.commit.loads              1273762                       # Number of loads committed
system.switch_cpus6.commit.membars               1886                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1982859                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12488609                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       281824                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       243615                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42433303                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32830827                       # The number of ROB writes
system.switch_cpus6.timesIdled                 345340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2784080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11291004                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13852850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11291004                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628478                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628478                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380448                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380448                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67979550                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20886652                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15148828                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3774                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                29678151                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2210254                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1994155                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       117818                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       831892                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          787688                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          122039                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5273                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23403448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13893818                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2210254                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       909727                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2746612                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         370547                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1515127                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1345002                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       118205                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27915016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.902687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        25168404     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           97329      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          200178      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           84504      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          456524      1.64%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          405964      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           78437      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          164803      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1258873      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27915016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074474                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468150                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23245747                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1674591                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2736410                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8680                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        249583                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       194064                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16292148                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1504                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        249583                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23272065                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1466450                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       123709                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2720806                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        82398                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16281784                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         36400                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        28878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1671                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19123248                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     76678263                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     76678263                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16925460                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2197788                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1898                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           201315                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3840358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1940439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17765                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        94963                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16247267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15607790                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         9076                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1274278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3067524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27915016                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559118                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354336                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     22347925     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1677405      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1372516      4.92%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       593271      2.13%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       746580      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       717082      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       407952      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32182      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20103      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27915016                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          39446     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        304572     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         8812      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9793343     62.75%     62.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       136215      0.87%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          933      0.01%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3741536     23.97%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1935763     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15607790                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525902                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             352830                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022606                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59492502                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17523863                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15472958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15960620                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27821                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       152713                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          416                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12498                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1376                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        249583                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1415569                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        23466                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16249185                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3840358                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1940439                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          965                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         15623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          416                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        67794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        69976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       137770                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15497301                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3728716                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       110489                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5664261                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2030632                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1935545                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522179                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15473464                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15472958                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8357878                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16479515                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521359                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507168                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12564055                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14764184                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1486925                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       120176                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27665433                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533669                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355719                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     22303503     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1962366      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       918686      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       907208      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       247093      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1047645      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        78892      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        57447      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       142593      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27665433                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12564055                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14764184                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5615586                       # Number of memory references committed
system.switch_cpus7.commit.loads              3687645                       # Number of loads committed
system.switch_cpus7.commit.membars                940                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1949959                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13128465                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       142925                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       142593                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43773910                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32751836                       # The number of ROB writes
system.switch_cpus7.timesIdled                 510219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1763135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12564055                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14764184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12564055                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.362147                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.362147                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423344                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423344                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        76609295                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17974690                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19391641                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1880                       # number of misc regfile writes
system.l20.replacements                          1579                       # number of replacements
system.l20.tagsinuse                      4095.804496                       # Cycle average of tags in use
system.l20.total_refs                          209701                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5675                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.951718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.747175                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.486171                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.498596                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.072554                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012634                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006222                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200317                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780779                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4475                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4476                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1546                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1579                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1546                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1579                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1546                       # number of overall misses
system.l20.overall_misses::total                 1579                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19029026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    703519631                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      722548657                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19029026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    703519631                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       722548657                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19029026                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    703519631                       # number of overall miss cycles
system.l20.overall_miss_latency::total      722548657                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6021                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6055                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6030                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6064                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6030                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6064                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256768                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256385                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260389                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256385                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260389                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455057.976067                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 457598.896137                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455057.976067                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 457598.896137                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 576637.151515                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455057.976067                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 457598.896137                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 229                       # number of writebacks
system.l20.writebacks::total                      229                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1546                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1579                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1546                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1579                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1546                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1579                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    592442653                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    609101743                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    592442653                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    609101743                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16659090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    592442653                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    609101743                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256768                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260389                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256385                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260389                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383209.995472                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 385751.578847                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383209.995472                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 385751.578847                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 504820.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383209.995472                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 385751.578847                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1468                       # number of replacements
system.l21.tagsinuse                      4095.491760                       # Cycle average of tags in use
system.l21.total_refs                          371018                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5561                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.717857                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          146.638368                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.120499                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   698.824164                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3219.908728                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035800                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007354                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170611                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786111                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4649                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4650                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2637                       # number of Writeback hits
system.l21.Writeback_hits::total                 2637                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4666                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4667                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4666                       # number of overall hits
system.l21.overall_hits::total                   4667                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1467                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1429                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1467                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1429                       # number of overall misses
system.l21.overall_misses::total                 1467                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35043244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    749847928                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      784891172                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35043244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    749847928                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       784891172                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35043244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    749847928                       # number of overall miss cycles
system.l21.overall_miss_latency::total      784891172                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6078                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6117                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2637                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2637                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6095                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6134                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6095                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6134                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.235110                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239823                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.234454                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.239159                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.234454                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.239159                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 524736.128761                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 535031.473756                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 524736.128761                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 535031.473756                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 922190.631579                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 524736.128761                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 535031.473756                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 929                       # number of writebacks
system.l21.writebacks::total                      929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1467                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1429                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1467                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1429                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1467                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    647160574                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    679473605                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    647160574                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    679473605                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32313031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    647160574                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    679473605                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235110                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239823                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.239159                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.234454                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.239159                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 452876.538838                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 463172.191547                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 452876.538838                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 463172.191547                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 850342.921053                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 452876.538838                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 463172.191547                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           813                       # number of replacements
system.l22.tagsinuse                      4095.413575                       # Cycle average of tags in use
system.l22.total_refs                          275752                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l22.avg_refs                         56.172744                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          120.924164                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.909652                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   393.922332                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3550.657427                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.096172                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.866860                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3516                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3518                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l22.Writeback_hits::total                 1143                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3534                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3536                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3534                       # number of overall hits
system.l22.overall_hits::total                   3536                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          778                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          778                       # number of demand (read+write) misses
system.l22.demand_misses::total                   813                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          778                       # number of overall misses
system.l22.overall_misses::total                  813                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     51192282                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    361305198                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      412497480                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     51192282                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    361305198                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       412497480                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     51192282                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    361305198                       # number of overall miss cycles
system.l22.overall_miss_latency::total      412497480                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4294                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4331                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4312                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4349                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4312                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4349                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.181183                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.187716                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.180427                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.186940                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.945946                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.180427                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.186940                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 464402.568123                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 507376.974170                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 464402.568123                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 507376.974170                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1462636.628571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 464402.568123                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 507376.974170                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 462                       # number of writebacks
system.l22.writebacks::total                      462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          778                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          778                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          778                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    305420082                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    354098942                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    305420082                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    354098942                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48678860                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    305420082                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    354098942                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.181183                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.187716                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.186940                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.945946                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.180427                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.186940                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 392570.799486                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 435546.054121                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 392570.799486                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 435546.054121                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1390824.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 392570.799486                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 435546.054121                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3229                       # number of replacements
system.l23.tagsinuse                      4095.902997                       # Cycle average of tags in use
system.l23.total_refs                          353926                       # Total number of references to valid blocks.
system.l23.sampled_refs                          7325                       # Sample count of references to valid blocks.
system.l23.avg_refs                         48.317543                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           13.829157                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.413153                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1527.349126                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2528.311561                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.003376                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006449                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.372888                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.617264                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5819                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5820                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2425                       # number of Writeback hits
system.l23.Writeback_hits::total                 2425                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5828                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5829                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5828                       # number of overall hits
system.l23.overall_hits::total                   5829                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3193                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3229                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3193                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3229                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3193                       # number of overall misses
system.l23.overall_misses::total                 3229                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     38281062                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1684083379                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1722364441                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     38281062                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1684083379                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1722364441                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     38281062                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1684083379                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1722364441                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         9012                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               9049                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2425                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2425                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         9021                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                9058                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         9021                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               9058                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.354305                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.356835                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.353952                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.356480                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.353952                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.356480                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1063362.833333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 527429.808644                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 533404.905853                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1063362.833333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 527429.808644                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 533404.905853                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1063362.833333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 527429.808644                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 533404.905853                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 714                       # number of writebacks
system.l23.writebacks::total                      714                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3193                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3229                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3193                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3229                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3193                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3229                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     35694961                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1454703356                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1490398317                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     35694961                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1454703356                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1490398317                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     35694961                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1454703356                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1490398317                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.354305                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.356835                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.353952                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.356480                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.353952                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.356480                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 991526.694444                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 455591.404948                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 461566.527408                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 991526.694444                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 455591.404948                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 461566.527408                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 991526.694444                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 455591.404948                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 461566.527408                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          3237                       # number of replacements
system.l24.tagsinuse                      4095.902975                       # Cycle average of tags in use
system.l24.total_refs                          353953                       # Total number of references to valid blocks.
system.l24.sampled_refs                          7333                       # Sample count of references to valid blocks.
system.l24.avg_refs                         48.268512                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           13.867440                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.174323                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  1530.697825                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          2526.163387                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006146                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.373706                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.616739                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         5838                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   5839                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2433                       # number of Writeback hits
system.l24.Writeback_hits::total                 2433                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         5847                       # number of demand (read+write) hits
system.l24.demand_hits::total                    5848                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         5847                       # number of overall hits
system.l24.overall_hits::total                   5848                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         3202                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 3237                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         3202                       # number of demand (read+write) misses
system.l24.demand_misses::total                  3237                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         3202                       # number of overall misses
system.l24.overall_misses::total                 3237                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     32600698                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1703059016                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1735659714                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     32600698                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1703059016                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1735659714                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     32600698                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1703059016                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1735659714                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         9040                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               9076                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2433                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2433                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         9049                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                9085                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         9049                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               9085                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354204                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.356655                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353851                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.356302                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353851                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.356302                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 931448.514286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 531873.521549                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 536193.918443                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 931448.514286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 531873.521549                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 536193.918443                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 931448.514286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 531873.521549                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 536193.918443                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 715                       # number of writebacks
system.l24.writebacks::total                      715                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         3202                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            3237                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         3202                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             3237                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         3202                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            3237                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30086938                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   1473039557                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   1503126495                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30086938                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   1473039557                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   1503126495                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30086938                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   1473039557                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   1503126495                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354204                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.356655                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353851                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.356302                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353851                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.356302                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 859626.800000                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 460037.338226                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 464357.891566                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 859626.800000                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 460037.338226                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 464357.891566                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 859626.800000                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 460037.338226                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 464357.891566                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           813                       # number of replacements
system.l25.tagsinuse                      4095.413567                       # Cycle average of tags in use
system.l25.total_refs                          275753                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4909                       # Sample count of references to valid blocks.
system.l25.avg_refs                         56.172948                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          120.924090                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    29.910388                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   393.948621                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3550.630468                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029522                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007302                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.096179                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.866853                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3517                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3519                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1143                       # number of Writeback hits
system.l25.Writeback_hits::total                 1143                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3535                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3537                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3535                       # number of overall hits
system.l25.overall_hits::total                   3537                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          778                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  813                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          778                       # number of demand (read+write) misses
system.l25.demand_misses::total                   813                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          778                       # number of overall misses
system.l25.overall_misses::total                  813                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     58162357                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    359247356                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      417409713                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     58162357                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    359247356                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       417409713                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     58162357                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    359247356                       # number of overall miss cycles
system.l25.overall_miss_latency::total      417409713                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4295                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4332                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1143                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1143                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4313                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4350                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4313                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4350                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.181141                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.187673                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.180385                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.186897                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.180385                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.186897                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1661781.628571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 461757.526992                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 513419.081181                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1661781.628571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 461757.526992                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 513419.081181                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1661781.628571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 461757.526992                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 513419.081181                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 462                       # number of writebacks
system.l25.writebacks::total                      462                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          778                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             813                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          778                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              813                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          778                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             813                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     55648358                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    303345874                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    358994232                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     55648358                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    303345874                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    358994232                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     55648358                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    303345874                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    358994232                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.181141                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.187673                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.180385                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.186897                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.180385                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.186897                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1589953.085714                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 389904.722365                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 441567.321033                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1589953.085714                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 389904.722365                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 441567.321033                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1589953.085714                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 389904.722365                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 441567.321033                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1498                       # number of replacements
system.l26.tagsinuse                      4095.452514                       # Cycle average of tags in use
system.l26.total_refs                          371026                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5591                       # Sample count of references to valid blocks.
system.l26.avg_refs                         66.361295                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          146.941536                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.907014                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   700.840838                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3217.763126                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.035874                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007302                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.171104                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.785587                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4653                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4654                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2640                       # number of Writeback hits
system.l26.Writeback_hits::total                 2640                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4671                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4672                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4671                       # number of overall hits
system.l26.overall_hits::total                   4672                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1460                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1497                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1460                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1497                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1460                       # number of overall misses
system.l26.overall_misses::total                 1497                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33759498                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    764278415                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      798037913                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33759498                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    764278415                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       798037913                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33759498                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    764278415                       # number of overall miss cycles
system.l26.overall_miss_latency::total      798037913                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6113                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6151                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2640                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2640                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6131                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6169                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6131                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6169                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.238835                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.243375                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.238134                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.242665                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.238134                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.242665                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 523478.366438                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 533091.458250                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 523478.366438                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 533091.458250                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 912418.864865                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 523478.366438                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 533091.458250                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 951                       # number of writebacks
system.l26.writebacks::total                      951                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1460                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1497                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1460                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1497                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1460                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1497                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    659376417                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    690478000                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    659376417                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    690478000                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31101583                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    659376417                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    690478000                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238835                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.243375                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.238134                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.242665                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.238134                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.242665                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 451627.682877                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 461241.148965                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 451627.682877                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 461241.148965                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 840583.324324                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 451627.682877                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 461241.148965                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          3228                       # number of replacements
system.l27.tagsinuse                      4095.902735                       # Cycle average of tags in use
system.l27.total_refs                          353960                       # Total number of references to valid blocks.
system.l27.sampled_refs                          7324                       # Sample count of references to valid blocks.
system.l27.avg_refs                         48.328782                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           13.815091                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.507510                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1526.914653                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2528.665481                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.003373                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006472                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.372782                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.617350                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5844                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5845                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2434                       # number of Writeback hits
system.l27.Writeback_hits::total                 2434                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5853                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5854                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5853                       # number of overall hits
system.l27.overall_hits::total                   5854                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         3193                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 3228                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         3193                       # number of demand (read+write) misses
system.l27.demand_misses::total                  3228                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         3193                       # number of overall misses
system.l27.overall_misses::total                 3228                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     42438040                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1663363554                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1705801594                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     42438040                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1663363554                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1705801594                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     42438040                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1663363554                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1705801594                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         9037                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               9073                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2434                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2434                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         9046                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                9082                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         9046                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               9082                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.353325                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.355781                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.352974                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.355428                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.352974                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.355428                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 520940.668337                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 528439.155514                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 520940.668337                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 528439.155514                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1212515.428571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 520940.668337                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 528439.155514                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 717                       # number of writebacks
system.l27.writebacks::total                      717                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         3193                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            3228                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         3193                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             3228                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         3193                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            3228                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1434056696                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1473981229                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1434056696                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1473981229                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     39924533                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1434056696                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1473981229                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.353325                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.355781                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.352974                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.355428                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.352974                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.355428                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 449125.178829                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 456623.676890                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 449125.178829                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 456623.676890                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1140700.942857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 449125.178829                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 456623.676890                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.486065                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432126                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785084.003565                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.316348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169717                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.042174                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.885394                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1399857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1399857                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1399857                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1399857                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1399857                       # number of overall hits
system.cpu0.icache.overall_hits::total        1399857                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     24578021                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     24578021                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     24578021                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     24578021                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1399903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1399903                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1399903                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1399903                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1399903                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1399903                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 534304.804348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 534304.804348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 534304.804348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19429845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19429845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19429845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 571466.029412                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 571466.029412                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6030                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205484                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6286                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35190.181992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.462421                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.537579                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073219                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073219                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          908                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          908                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459645                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459645                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20379                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20424                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20424                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20424                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20424                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4661537419                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4661537419                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3747781                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4665285200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4665285200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4665285200                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4665285200                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          908                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480069                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480069                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480069                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480069                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009734                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 228742.206144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 228742.206144                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83284.022222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 228421.719546                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 228421.719546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 228421.719546                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 228421.719546                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14394                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6030                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6030                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6030                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1009227019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1009227019                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       582101                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1009809120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1009809120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1009809120                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1009809120                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167617.840724                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167617.840724                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64677.888889                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167464.199005                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167464.199005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167464.199005                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167464.199005                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.986303                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076048638                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065352.472169                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.986303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049658                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822093                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1380811                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1380811                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1380811                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1380811                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1380811                       # number of overall hits
system.cpu1.icache.overall_hits::total        1380811                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48139737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48139737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48139737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48139737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48139737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48139737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1380863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1380863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1380863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1380863                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1380863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1380863                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 925764.173077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 925764.173077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 925764.173077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 925764.173077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35455592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35455592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35455592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35455592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 909117.743590                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 909117.743590                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6095                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170148796                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6351                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26790.866950                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.566262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.433738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971404                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971404                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       820321                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        820321                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1889                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1889                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791725                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791725                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791725                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20946                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20946                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21387                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4906295972                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4906295972                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    118382724                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    118382724                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5024678696                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5024678696                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5024678696                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5024678696                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       820762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       820762                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1813112                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1813112                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1813112                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1813112                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234235.461281                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234235.461281                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 268441.551020                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 268441.551020                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 234940.790948                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 234940.790948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 234940.790948                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 234940.790948                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1579388                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 225626.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2637                       # number of writebacks
system.cpu1.dcache.writebacks::total             2637                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14868                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15292                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6095                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6095                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6095                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1066929615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1066929615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1068034706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1068034706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1068034706                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1068034706                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175539.587858                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175539.587858                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175231.288925                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175231.288925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175231.288925                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175231.288925                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.722034                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1077560615                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2190163.851626                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.722034                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050837                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.780003                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1436601                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1436601                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1436601                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1436601                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1436601                       # number of overall hits
system.cpu2.icache.overall_hits::total        1436601                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     82237322                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     82237322                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     82237322                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     82237322                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     82237322                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     82237322                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1436650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1436650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1436650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1436650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1436650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1436650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1678312.693878                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1678312.693878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1678312.693878                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1678312.693878                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      1130143                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs 565071.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51629393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51629393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51629393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51629393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total      1395389                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total      1395389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst      1395389                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total      1395389                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4312                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160349689                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4568                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35102.821585                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.340234                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.659766                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864610                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135390                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1144053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1144053                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       850038                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        850038                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2215                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         2066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1994091                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1994091                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1994091                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1994091                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11090                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11193                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11193                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11193                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11193                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1538737024                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1538737024                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7974813                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1546711837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1546711837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1546711837                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1546711837                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1155143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1155143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       850141                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       850141                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2005284                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2005284                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2005284                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2005284                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009601                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005582                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005582                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 138749.957078                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 138749.957078                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77425.368932                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 138185.637184                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138185.637184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 138185.637184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138185.637184                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        14346                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        14346                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu2.dcache.writebacks::total             1143                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6796                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6881                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6881                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6881                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4294                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4312                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4312                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4312                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    596599848                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    596599848                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1328011                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    597927859                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    597927859                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    597927859                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    597927859                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002150                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138938.017699                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138938.017699                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73778.388889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 138666.015538                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138666.015538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 138666.015538                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138666.015538                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               571.818724                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1108871141                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1911846.794828                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.219304                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.599420                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048428                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867948                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.916376                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1343823                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1343823                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1343823                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1343823                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1343823                       # number of overall hits
system.cpu3.icache.overall_hits::total        1343823                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54454822                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54454822                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54454822                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54454822                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54454822                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54454822                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1343880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1343880                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1343880                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1343880                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1343880                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1343880                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 955347.754386                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 955347.754386                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 955347.754386                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 955347.754386                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 955347.754386                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 955347.754386                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38676124                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38676124                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38676124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38676124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38676124                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38676124                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1045300.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1045300.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1045300.648649                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1045300.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1045300.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1045300.648649                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  9021                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               440641543                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  9277                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              47498.279940                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.117209                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.882791                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434052                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565948                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3511789                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3511789                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1922469                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1922469                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          941                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          941                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          938                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      5434258                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5434258                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      5434258                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5434258                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        32532                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        32532                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        32562                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         32562                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        32562                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32562                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8186878278                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8186878278                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2411536                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2411536                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8189289814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8189289814                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8189289814                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8189289814                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3544321                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3544321                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1922499                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1922499                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      5466820                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5466820                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      5466820                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5466820                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009179                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009179                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005956                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005956                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005956                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005956                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 251656.162486                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 251656.162486                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80384.533333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80384.533333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 251498.366624                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 251498.366624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 251498.366624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 251498.366624                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2425                       # number of writebacks
system.cpu3.dcache.writebacks::total             2425                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        23520                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        23520                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        23541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        23541                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        23541                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        23541                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         9012                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9012                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         9021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9021                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         9021                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9021                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2109414554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2109414554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       599926                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       599926                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2110014480                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2110014480                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2110014480                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2110014480                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 234067.305149                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 234067.305149                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66658.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66658.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 233900.285999                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 233900.285999                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 233900.285999                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 233900.285999                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               570.621431                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1108870531                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1915147.721934                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.022844                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.598586                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046511                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867946                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.914457                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1343213                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1343213                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1343213                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1343213                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1343213                       # number of overall hits
system.cpu4.icache.overall_hits::total        1343213                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48894529                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48894529                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48894529                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48894529                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48894529                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48894529                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1343270                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1343270                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1343270                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1343270                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1343270                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1343270                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 857798.754386                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 857798.754386                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 857798.754386                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 857798.754386                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 857798.754386                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 857798.754386                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           21                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           21                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     32973019                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     32973019                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     32973019                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     32973019                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     32973019                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     32973019                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 915917.194444                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 915917.194444                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 915917.194444                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 915917.194444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 915917.194444                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 915917.194444                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  9049                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               440643001                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  9305                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              47355.507899                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.124258                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.875742                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.434079                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.565921                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3512784                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3512784                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      1922931                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1922931                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          942                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          942                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          938                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      5435715                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         5435715                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      5435715                       # number of overall hits
system.cpu4.dcache.overall_hits::total        5435715                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        32607                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        32607                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        32636                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         32636                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        32636                       # number of overall misses
system.cpu4.dcache.overall_misses::total        32636                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8228177811                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8228177811                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2249489                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2249489                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   8230427300                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8230427300                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   8230427300                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8230427300                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3545391                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3545391                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      1922960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1922960                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      5468351                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5468351                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      5468351                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5468351                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009197                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009197                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005968                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005968                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005968                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005968                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 252343.908087                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 252343.908087                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77568.586207                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77568.586207                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 252188.604608                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 252188.604608                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 252188.604608                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 252188.604608                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu4.dcache.writebacks::total             2433                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        23567                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        23567                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        23587                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        23587                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        23587                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        23587                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         9040                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         9049                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         9049                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         9049                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         9049                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   2129147809                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2129147809                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   2129724709                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2129724709                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   2129724709                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2129724709                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001655                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001655                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 235525.200111                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 235525.200111                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 235354.703172                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 235354.703172                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 235354.703172                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 235354.703172                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               486.722909                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1077560746                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2190164.117886                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.722909                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050838                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.780005                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1436732                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1436732                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1436732                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1436732                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1436732                       # number of overall hits
system.cpu5.icache.overall_hits::total        1436732                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     93819584                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     93819584                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     93819584                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     93819584                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     93819584                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     93819584                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1436781                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1436781                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1436781                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1436781                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1436781                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1436781                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1914685.387755                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1914685.387755                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1914685.387755                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1914685.387755                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1914685.387755                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1914685.387755                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs      1458058                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       729029                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     58584581                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     58584581                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     58584581                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     58584581                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     58584581                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     58584581                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1583367.054054                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1583367.054054                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1583367.054054                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1583367.054054                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1583367.054054                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1583367.054054                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4313                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160349881                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4569                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35095.180784                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.338739                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.661261                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.864604                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.135396                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1144149                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1144149                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       850134                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        850134                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2215                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2066                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2066                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1994283                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1994283                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1994283                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1994283                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        11093                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        11093                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          103                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        11196                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11196                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        11196                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11196                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1534177205                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1534177205                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8001153                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8001153                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1542178358                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1542178358                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1542178358                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1542178358                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1155242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1155242                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       850237                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       850237                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2005479                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2005479                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2005479                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2005479                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009602                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009602                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005583                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005583                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 138301.379699                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 138301.379699                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77681.097087                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77681.097087                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 137743.690425                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 137743.690425                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 137743.690425                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 137743.690425                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        15033                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        15033                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu5.dcache.writebacks::total             1143                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6798                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6798                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6883                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6883                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6883                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4295                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4295                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4313                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4313                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4313                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4313                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    594603110                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    594603110                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1332604                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1332604                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    595935714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    595935714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    595935714                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    595935714                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002151                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002151                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002151                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002151                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 138440.770664                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 138440.770664                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 74033.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 74033.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 138171.971713                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 138171.971713                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 138171.971713                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 138171.971713                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               512.772683                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1076048783                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2069324.582692                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.772683                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.049315                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.821751                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1380956                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1380956                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1380956                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1380956                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1380956                       # number of overall hits
system.cpu6.icache.overall_hits::total        1380956                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46591031                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46591031                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46591031                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46591031                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46591031                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46591031                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1381007                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1381007                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1381007                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1381007                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1381007                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1381007                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000037                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 913549.627451                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 913549.627451                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 913549.627451                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 913549.627451                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34137649                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34137649                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34137649                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34137649                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 898359.184211                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 898359.184211                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6131                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               170145983                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6387                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26639.421168                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.543460                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.456540                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888842                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111158                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       969542                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         969542                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       819360                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        819360                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1936                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1936                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1887                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1887                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1788902                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1788902                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1788902                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1788902                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20972                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20972                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          439                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          439                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21411                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21411                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21411                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21411                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4881708023                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4881708023                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    153077295                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    153077295                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   5034785318                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   5034785318                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   5034785318                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   5034785318                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       990514                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       990514                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       819799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       819799                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1887                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1810313                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1810313                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1810313                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1810313                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021173                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021173                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 232772.650343                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 232772.650343                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 348695.432802                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 348695.432802                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 235149.470739                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 235149.470739                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 235149.470739                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 235149.470739                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      2105718                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 263214.750000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2640                       # number of writebacks
system.cpu6.dcache.writebacks::total             2640                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14859                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14859                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          421                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        15280                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        15280                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        15280                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        15280                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6113                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6113                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6131                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6131                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6131                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1081979563                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1081979563                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1171506                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1171506                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1083151069                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1083151069                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1083151069                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1083151069                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006172                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006172                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003387                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003387                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003387                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003387                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176996.493211                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176996.493211                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65083.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65083.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176667.928397                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176667.928397                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176667.928397                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176667.928397                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               571.655499                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108872264                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1915150.715026                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.400209                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.255289                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048718                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867396                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.916115                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1344946                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1344946                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1344946                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1344946                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1344946                       # number of overall hits
system.cpu7.icache.overall_hits::total        1344946                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     58194345                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     58194345                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     58194345                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     58194345                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     58194345                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     58194345                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1345002                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1345002                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1345002                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1345002                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1345002                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1345002                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1039184.732143                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1039184.732143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1039184.732143                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1039184.732143                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           20                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           20                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42805734                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42805734                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     42805734                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42805734                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1189048.166667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1189048.166667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9046                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440652125                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9302                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              47371.761449                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.137115                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.862885                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434129                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565871                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3518827                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3518827                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1926009                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1926009                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          943                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          940                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          940                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5444836                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5444836                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5444836                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5444836                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32527                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32527                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32557                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32557                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32557                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32557                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8068595274                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8068595274                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2469771                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2469771                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8071065045                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8071065045                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8071065045                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8071065045                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3551354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3551354                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1926039                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1926039                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5477393                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5477393                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5477393                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5477393                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009159                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009159                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005944                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005944                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005944                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005944                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 248058.390691                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 248058.390691                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82325.700000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82325.700000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247905.674509                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247905.674509                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247905.674509                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247905.674509                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2434                       # number of writebacks
system.cpu7.dcache.writebacks::total             2434                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        23490                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        23490                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        23511                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        23511                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        23511                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        23511                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9037                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9037                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9046                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9046                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9046                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9046                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   2090675837                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2090675837                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       600823                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       600823                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2091276660                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2091276660                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   2091276660                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2091276660                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001652                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001652                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 231346.225185                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 231346.225185                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66758.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66758.111111                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 231182.474022                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 231182.474022                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 231182.474022                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 231182.474022                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
