$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#13125
b00000000 "
#13187
b00000000 "
#13188
b00000000 "
#31387
b11000111 "
#31388
b11000111 "
#5071125
b11000111 "
#5071126
b11000111 "
#10111212
b11000111 "
#10111213
b11000111 "
#15153250
b11000111 "
#15153251
b11000111 "
#20191187
b11000111 "
#20191188
b11000111 "
#25231187
b11000111 "
#25231188
b11000111 "
