

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Aug 18 18:26:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.972|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2053|  4165|  2053|  4165|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |   312|   312|        26|          -|          -|      12|    no    |
        | + Loop 1.1      |    24|    24|         2|          -|          -|      12|    no    |
        |- Loop 2         |   208|   208|        26|          -|          -|       8|    no    |
        | + Loop 2.1      |    24|    24|         2|          -|          -|      12|    no    |
        |- Loop 3         |  1008|  3120| 84 ~ 260 |          -|          -|      12|    no    |
        | + Loop 3.1      |     6|     6|         3|          -|          -|       2|    no    |
        | + Loop 3.2      |    74|    74|        37|          -|          -|       2|    no    |
        | + Loop 3.3      |     0|   176|        16|          -|          -| 0 ~ 11 |    no    |
        |  ++ Loop 3.3.1  |     6|     6|         3|          -|          -|       2|    no    |
        |  ++ Loop 3.3.2  |     6|     6|         3|          -|          -|       2|    no    |
        |- Loop 4         |   312|   312|        26|          -|          -|      12|    no    |
        | + Loop 4.1      |    24|    24|         2|          -|          -|      12|    no    |
        |- Loop 5         |   208|   208|        26|          -|          -|       8|    no    |
        | + Loop 5.1      |    24|    24|         2|          -|          -|      12|    no    |
        +-----------------+------+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     36|       0|   1436|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1612|   1034|    -|
|Memory           |        9|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    925|    -|
|Register         |        -|      -|     923|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|     36|    2535|   3395|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     10|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_mux_432_32_1_1_U5              |kernel_mux_432_32_1_1              |        0|      0|    0|   21|    0|
    |kernel_mux_432_32_1_1_U6              |kernel_mux_432_32_1_1              |        0|      0|    0|   21|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U1  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U2  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U3  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U4  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      0| 1612| 1034|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_2_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_3_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |Q_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |Q_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |Q_2_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |Q_3_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |R_V_U    |kernel_R_V    |        1|  0|   0|    0|   144|   32|     1|         4608|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        9|  0|   0|    0|   336|  288|     9|        10752|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_1329_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_1335_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_1341_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_1323_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_1_fu_1446_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_2_fu_1451_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_3_fu_1456_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_fu_1441_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_1_fu_1088_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_2_fu_1094_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_3_fu_1100_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_1082_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln1371_fu_1172_p2   |     +    |      0|  0|  32|           6|           6|
    |add_ln215_1_fu_1304_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln215_2_fu_1415_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln215_fu_1291_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln321_1_fu_1010_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln321_2_fu_933_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_944_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln321_4_fu_1543_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln321_5_fu_1655_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_6_fu_1660_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln321_7_fu_1239_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln321_fu_825_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln42_fu_1076_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln45_fu_1063_p2     |     +    |      0|  0|  32|           6|           6|
    |add_ln51_fu_1185_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln63_fu_1317_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln700_1_fu_1112_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_1118_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_1124_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_1347_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_1352_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_1356_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_7_fu_1361_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_1106_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln71_fu_1428_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln74_fu_1410_p2     |     +    |      0|  0|  15|           6|           6|
    |i0_1_fu_1559_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_841_p2            |     +    |      0|  0|  12|           4|           1|
    |init0_1_fu_1491_p2      |     +    |      0|  0|  12|           4|           1|
    |init0_fu_773_p2         |     +    |      0|  0|  12|           4|           1|
    |init1_1_fu_1533_p2      |     +    |      0|  0|  12|           4|           1|
    |init1_fu_815_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_1641_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_919_p2            |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_1219_p2          |     +    |      0|  0|  12|           4|           1|
    |k_fu_966_p2             |     +    |      0|  0|  12|           4|           1|
    |sub_ln1371_fu_1166_p2   |     -    |      0|  0|  32|           6|           6|
    |sub_ln214_1_fu_1467_p2  |     -    |      0|  0|  39|          32|          32|
    |sub_ln214_2_fu_1473_p2  |     -    |      0|  0|  39|          32|          32|
    |sub_ln214_3_fu_1479_p2  |     -    |      0|  0|  39|          32|          32|
    |sub_ln214_fu_1461_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln215_fu_1285_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln321_1_fu_867_p2   |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_2_fu_907_p2   |     -    |      0|  0|  15|           6|           6|
    |sub_ln321_3_fu_1004_p2  |     -    |      0|  0|  16|           9|           9|
    |sub_ln321_4_fu_1521_p2  |     -    |      0|  0|  16|           9|           9|
    |sub_ln321_5_fu_1585_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_6_fu_1629_p2  |     -    |      0|  0|  15|           6|           6|
    |sub_ln321_fu_803_p2     |     -    |      0|  0|  16|           9|           9|
    |sub_ln45_fu_1057_p2     |     -    |      0|  0|  32|           6|           6|
    |sub_ln74_fu_1404_p2     |     -    |      0|  0|  15|           6|           6|
    |icmp_ln18_fu_767_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_809_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_835_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln30_fu_913_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln38_fu_960_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln42_fu_1021_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_1130_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln63_fu_1249_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln71_fu_1368_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln82_fu_1485_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln85_fu_1527_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_1225_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln91_fu_1553_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln94_fu_1635_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     36|  0|1436|        1059|        1031|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |A_0_V_address0       |   41|          8|    5|         40|
    |A_0_V_d0             |   15|          3|   32|         96|
    |A_1_V_address0       |   41|          8|    5|         40|
    |A_1_V_d0             |   15|          3|   32|         96|
    |A_2_V_address0       |   41|          8|    5|         40|
    |A_2_V_d0             |   15|          3|   32|         96|
    |A_3_V_address0       |   41|          8|    5|         40|
    |A_3_V_d0             |   15|          3|   32|         96|
    |A_int_V_address0     |   15|          3|    7|         21|
    |Q_0_V_address0       |   33|          6|    5|         30|
    |Q_0_V_d0             |   15|          3|   32|         96|
    |Q_1_V_address0       |   33|          6|    5|         30|
    |Q_1_V_d0             |   15|          3|   32|         96|
    |Q_2_V_address0       |   33|          6|    5|         30|
    |Q_2_V_d0             |   15|          3|   32|         96|
    |Q_3_V_address0       |   33|          6|    5|         30|
    |Q_3_V_d0             |   15|          3|   32|         96|
    |Q_int_V_address0     |   15|          3|    7|         21|
    |R_V_address0         |   33|          6|    8|         48|
    |R_V_d0               |   27|          5|   32|        160|
    |R_int_V_address0     |   15|          3|    8|         24|
    |ap_NS_fsm            |  269|         63|    1|         63|
    |i017_0_reg_729       |    9|          2|    4|          8|
    |i0_0_reg_606         |    9|          2|    4|          8|
    |i12_0_0_reg_664      |    9|          2|    4|          8|
    |i13_0_0_reg_685      |    9|          2|    4|          8|
    |i14_0_0_reg_696      |    9|          2|    4|          8|
    |i_0_0_reg_653        |    9|          2|    4|          8|
    |init015_0_reg_707    |    9|          2|    4|          8|
    |init0_0_reg_584      |    9|          2|    4|          8|
    |init116_0_reg_718    |    9|          2|    4|          8|
    |init1_0_reg_595      |    9|          2|    4|          8|
    |input_fxp_V_reg_640  |    9|          2|   32|         64|
    |j018_0_reg_740       |    9|          2|    4|          8|
    |j0_0_reg_617         |    9|          2|    4|          8|
    |op_assign_reg_628    |    9|          2|    4|          8|
    |p_0230_0_in_reg_675  |    9|          2|    4|          8|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  925|        193|  447|       1561|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_0_V_addr_4_reg_2009   |   5|   0|    5|          0|
    |A_1_V_addr_4_reg_2014   |   5|   0|    5|          0|
    |A_2_V_addr_4_reg_2019   |   5|   0|    5|          0|
    |A_3_V_addr_4_reg_2024   |   5|   0|    5|          0|
    |R_V_addr_1_reg_1807     |   8|   0|    8|          0|
    |R_V_addr_3_reg_1895     |   8|   0|    8|          0|
    |R_V_load_1_reg_1968     |  32|   0|   32|          0|
    |add_ln321_3_reg_1781    |   6|   0|    6|          0|
    |add_ln321_5_reg_2112    |   8|   0|    8|          0|
    |add_ln42_reg_1835       |   4|   0|    4|          0|
    |add_ln51_reg_1876       |   4|   0|    4|          0|
    |add_ln63_reg_1943       |   4|   0|    4|          0|
    |add_ln71_reg_2004       |   4|   0|    4|          0|
    |add_ln74_reg_1979       |   6|   0|    6|          0|
    |ap_CS_fsm               |  62|   0|   62|          0|
    |i017_0_reg_729          |   4|   0|    4|          0|
    |i0_0_reg_606            |   4|   0|    4|          0|
    |i0_1_reg_2083           |   4|   0|    4|          0|
    |i0_reg_1744             |   4|   0|    4|          0|
    |i12_0_0_reg_664         |   4|   0|    4|          0|
    |i13_0_0_reg_685         |   4|   0|    4|          0|
    |i14_0_0_reg_696         |   4|   0|    4|          0|
    |i_0_0_reg_653           |   4|   0|    4|          0|
    |init015_0_reg_707       |   4|   0|    4|          0|
    |init0_0_reg_584         |   4|   0|    4|          0|
    |init0_1_reg_2052        |   4|   0|    4|          0|
    |init0_reg_1713          |   4|   0|    4|          0|
    |init116_0_reg_718       |   4|   0|    4|          0|
    |init1_0_reg_595         |   4|   0|    4|          0|
    |init1_1_reg_2065        |   4|   0|    4|          0|
    |init1_reg_1726          |   4|   0|    4|          0|
    |input_fxp_V_reg_640     |  32|   0|   32|          0|
    |j018_0_reg_740          |   4|   0|    4|          0|
    |j0_0_reg_617            |   4|   0|    4|          0|
    |j0_1_reg_2107           |   4|   0|    4|          0|
    |j0_reg_1766             |   4|   0|    4|          0|
    |j_V_reg_1881            |   4|   0|    4|          0|
    |k_reg_1789              |   4|   0|    4|          0|
    |mul_ln209_1_reg_1953    |  32|   0|   32|          0|
    |mul_ln209_2_reg_1958    |  32|   0|   32|          0|
    |mul_ln209_3_reg_1963    |  32|   0|   32|          0|
    |mul_ln209_reg_1948      |  32|   0|   32|          0|
    |mul_ln214_1_reg_2034    |  32|   0|   32|          0|
    |mul_ln214_2_reg_2039    |  32|   0|   32|          0|
    |mul_ln214_3_reg_2044    |  32|   0|   32|          0|
    |mul_ln214_reg_2029      |  32|   0|   32|          0|
    |op_assign_reg_628       |   4|   0|    4|          0|
    |p_0230_0_in_reg_675     |   4|   0|    4|          0|
    |reg_751                 |  32|   0|   32|          0|
    |reg_755                 |  32|   0|   32|          0|
    |reg_759                 |  32|   0|   32|          0|
    |reg_763                 |  32|   0|   32|          0|
    |sext_ln1371_reg_1848    |  64|   0|   64|          0|
    |sext_ln321_4_reg_2070   |  64|   0|   64|          0|
    |sext_ln321_reg_1731     |  64|   0|   64|          0|
    |sub_ln321_1_reg_1749    |   6|   0|    8|          2|
    |sub_ln321_2_reg_1758    |   4|   0|    6|          2|
    |sub_ln321_3_reg_1802    |   7|   0|    9|          2|
    |sub_ln321_4_reg_2057    |   7|   0|    9|          2|
    |sub_ln321_5_reg_2088    |   6|   0|    8|          2|
    |sub_ln321_6_reg_2099    |   4|   0|    6|          2|
    |sub_ln321_reg_1718      |   7|   0|    9|          2|
    |trunc_ln321_reg_1754    |   2|   0|    2|          0|
    |zext_ln321_19_reg_1889  |   4|   0|    6|          2|
    |zext_ln321_1_reg_2093   |   2|   0|   32|         30|
    |zext_ln321_6_reg_1794   |   4|   0|    6|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   | 923|   0|  971|         48|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|R_int_V_address0       | out |    8|  ap_memory |    R_int_V   |     array    |
|R_int_V_ce0            | out |    1|  ap_memory |    R_int_V   |     array    |
|R_int_V_we0            | out |    1|  ap_memory |    R_int_V   |     array    |
|R_int_V_d0             | out |   32|  ap_memory |    R_int_V   |     array    |
|R_int_V_q0             |  in |   32|  ap_memory |    R_int_V   |     array    |
|Q_int_V_address0       | out |    7|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_ce0            | out |    1|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_we0            | out |    1|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_d0             | out |   32|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_q0             |  in |   32|  ap_memory |    Q_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

