{"Source Block": ["serv/rtl/serv_alu.v@116:131@HdlStmProcess", "                 (i_rd_sel == ALU_RESULT_XOR) ? i_rs1^i_op_b :\n                 (i_rd_sel == ALU_RESULT_OR)  ? i_rs1|i_op_b :\n                 (i_rd_sel == ALU_RESULT_AND) ? i_rs1&i_op_b :\n                 1'bx;\n\n   always @(posedge clk) begin\n      if (i_init) begin\n         last_eq <= i_rs1 == i_op_b;\n         msb_lt <= i_cmp_uns ? (~i_rs1 & i_op_b) : (i_rs1 & ~i_op_b);\n      end\n\n      en_r <= i_en;\n      init_r <= i_init;\n\n   end\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[124, "         msb_lt <= i_cmp_uns ? (~i_rs1 & i_op_b) : (i_rs1 & ~i_op_b);\n"]], "Add": [[124, "\t result_lt_r <= result_lt;\n"]]}}