Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/bsp_top.qsys --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/bsp_top --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading static_region/bsp_top.qsys
Progress: Reading input file
Progress: Adding a10_pcie [altera_generic_component 1.0]
Progress: Parameterizing module a10_pcie
Progress: Adding bar2_pr_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar2_pr_cc_bridge
Progress: Adding bar4_emif_ase [altera_generic_component 1.0]
Progress: Parameterizing module bar4_emif_ase
Progress: Adding bar4_emif_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar4_emif_cc_bridge
Progress: Adding bar4_freeze_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar4_freeze_bridge
Progress: Adding ddr4_calibration_interface [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_calibration_interface
Progress: Adding ddr4_emif [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_emif
Progress: Adding ddr4_status_bus [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_status_bus
Progress: Adding devkit_pins [altera_generic_component 1.0]
Progress: Parameterizing module devkit_pins
Progress: Adding emif_freeze_bridge [altera_generic_component 1.0]
Progress: Parameterizing module emif_freeze_bridge
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding local_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module local_qsys_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pcie_subsystem_config_rom [altera_generic_component 1.0]
Progress: Parameterizing module pcie_subsystem_config_rom
Progress: Adding pr_controller [altera_generic_component 1.0]
Progress: Parameterizing module pr_controller
Progress: Adding pr_region_controller_0 [altera_generic_component 1.0]
Progress: Parameterizing module pr_region_controller_0
Progress: Adding sld_jtag_bridge_agent_0 [altera_generic_component 1.0]
Progress: Parameterizing module sld_jtag_bridge_agent_0
Progress: Adding static_sysid [altera_generic_component 1.0]
Progress: Parameterizing module static_sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/bsp_top.qsys --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/bsp_top --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading static_region/bsp_top.qsys
Progress: Reading input file
Progress: Adding a10_pcie [altera_generic_component 1.0]
Progress: Parameterizing module a10_pcie
Progress: Adding bar2_pr_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar2_pr_cc_bridge
Progress: Adding bar4_emif_ase [altera_generic_component 1.0]
Progress: Parameterizing module bar4_emif_ase
Progress: Adding bar4_emif_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar4_emif_cc_bridge
Progress: Adding bar4_freeze_bridge [altera_generic_component 1.0]
Progress: Parameterizing module bar4_freeze_bridge
Progress: Adding ddr4_calibration_interface [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_calibration_interface
Progress: Adding ddr4_emif [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_emif
Progress: Adding ddr4_status_bus [altera_generic_component 1.0]
Progress: Parameterizing module ddr4_status_bus
Progress: Adding devkit_pins [altera_generic_component 1.0]
Progress: Parameterizing module devkit_pins
Progress: Adding emif_freeze_bridge [altera_generic_component 1.0]
Progress: Parameterizing module emif_freeze_bridge
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding local_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module local_qsys_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding pcie_subsystem_config_rom [altera_generic_component 1.0]
Progress: Parameterizing module pcie_subsystem_config_rom
Progress: Adding pr_controller [altera_generic_component 1.0]
Progress: Parameterizing module pr_controller
Progress: Adding pr_region_controller_0 [altera_generic_component 1.0]
Progress: Parameterizing module pr_region_controller_0
Progress: Adding sld_jtag_bridge_agent_0 [altera_generic_component 1.0]
Progress: Parameterizing module sld_jtag_bridge_agent_0
Progress: Adding static_sysid [altera_generic_component 1.0]
Progress: Parameterizing module static_sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: bsp_top: "Transforming system: bsp_top"
Info: Interconnect is inserted between master local_qsys_0.avm_emif and slave emif_freeze_bridge.mst_bridge_to_pr because the master has burstcount signal 5 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master bar4_emif_ase.expanded_master and slave bar4_emif_cc_bridge.s0 because the master has burstcount signal 4 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master bar2_pr_cc_bridge.m0 and slave pr_controller.avmm_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar2_pr_cc_bridge.m0 and slave pr_controller.avmm_slave because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar2_pr_cc_bridge.m0 and slave pr_controller.avmm_slave because the master has address signal 8 bit wide, but the slave is 4 bit wide.
Info: Interconnect is inserted between master bar2_pr_cc_bridge.m0 and slave pr_controller.avmm_slave because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar2_pr_cc_bridge.m0 and slave pr_controller.avmm_slave because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave ddr4_emif.ctrl_amm_0 because the master has burstcount signal 2 bit wide, but the slave is 7 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave ddr4_emif.ctrl_amm_0 because the master has address signal 31 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master mm_bridge_0.m0 and slave ddr4_emif.ctrl_amm_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar4_freeze_bridge.slv_bridge_to_pr and slave local_qsys_0.avs_ctrl because the master has burstcount signal 3 bit wide, but the slave is 1 bit wide.
Info: Interconnect is inserted between master bar4_freeze_bridge.slv_bridge_to_pr and slave local_qsys_0.avs_ctrl because the master has beginbursttransfer signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar4_freeze_bridge.slv_bridge_to_pr and slave local_qsys_0.avs_ctrl because the master has response signal 2 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar4_freeze_bridge.slv_bridge_to_pr and slave local_qsys_0.avs_ctrl because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bar4_freeze_bridge.slv_bridge_to_pr and slave local_qsys_0.avs_ctrl because the master has writeresponsevalid signal 1 bit wide, but the slave is 0 bit wide.
Info: bsp_top: "Naming system components in system: bsp_top"
Info: bsp_top: "Processing generation queue"
Info: bsp_top: "Generating: bsp_top"
Info: bsp_top: "Generating: top_a10_pcie"
Info: bsp_top: "Generating: bsp_top_mm_clock_crossing_bridge_1"
Info: bsp_top: "Generating: bsp_top_address_span_extender_0"
Info: bsp_top: "Generating: bsp_top_mm_clock_crossing_bridge_0"
Info: bsp_top: "Generating: bsp_top_avlmm_pr_freeze_bridge_0"
Info: bsp_top: "Generating: ddr4_calibration_pio"
Info: bsp_top: "Generating: ddr4_emif"
Info: bsp_top: "Generating: ddr4_status_bus"
Info: bsp_top: "Generating: top_dk"
Info: bsp_top: "Generating: bsp_top_avlmm_pr_freeze_bridge_1"
Info: bsp_top: "Generating: bsp_top_iopll_0"
Info: bsp_top: "Generating: bsp_top_mm_bridge_0"
Info: bsp_top: "Generating: avalon_system_config"
Info: bsp_top: "Generating: bsp_top_alt_pr_0"
Info: bsp_top: "Generating: bsp_top_pr_region_controller_0"
Info: bsp_top: "Generating: bsp_top_sld_jtag_bridge_agent_0"
Info: bsp_top: "Generating: bsp_top_sysid_qsys_0"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_52zd43q"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_ctpofqq"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_w5sb34q"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_jcriroa"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_7hefcpy"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_kmpxdki"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_kkldmqi"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_z5zifwq"
Info: bsp_top: "Generating: bsp_top_altera_mm_interconnect_1920_5uf23dq"
Info: bsp_top: "Generating: altera_reset_controller"
Info: bsp_top: "Generating: bsp_top_altera_merlin_master_translator_191_g7h47bq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_slave_translator_191_x56fcki"
Info: bsp_top: "Generating: bsp_top_altera_merlin_master_agent_191_mpbm6tq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_slave_agent_191_ncfkfri"
Info: bsp_top: "Generating: bsp_top_altera_avalon_sc_fifo_1930_k6mjsxi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_j2owiri"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_2skoc5y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_1920_a5ek3ey"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_mviuyjq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_zx2gtza"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_oyzaucy"
Info: bsp_top: "Generating: bsp_top_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_6e32bfi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_s4ozpmi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_5sjl3vi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_6qiorva"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_jdrmila"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_qsrk7si"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_xgqilcq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_1920_4fq3zty"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_shyuqja"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_fpjss6y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_s6bv4pq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_u7jwezq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_zsxti3q"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_jh2tnji"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_jfu3hrq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_67xjrva"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_u3fgk7y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_wsdiqsi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_td7svsy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_tfqwuly"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_4xy2fzy"
Info: bsp_top: "Generating: alt_hiconnect_width_adapter"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_zmnka2a"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_hh6qzfy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_1920_dkqe6wy"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_5pezsdy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_a6f7tqa"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_dlyxxha"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_tfwom7y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_zy3g2fi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_xkgrsiq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_brhtejy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_6gqhlja"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_frupwlq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_ny6z7qi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_gcyneqi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_1920_d7zwsdi"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_nkjczyi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_ll3omka"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_u2dklca"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_2rsbo5y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_xmjfgbi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_2kmdemq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_rcmnspa"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_pvftysy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_puk3qty"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_pmawhwi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_gtdzwkq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_fq57wlq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_xxf7p3q"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_udn2twi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_jd4jcfq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_router_1920_4v44fpq"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_1920_glomr3i"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: bsp_top: "Generating: bsp_top_altera_merlin_demultiplexer_1921_lsxip2y"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_gzefhta"
Info: bsp_top: "Generating: bsp_top_altera_merlin_multiplexer_1921_hopjadi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_3fuwvoi"
Info: bsp_top: "Generating: bsp_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_35sqjiy"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_qceiqly"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_jqshxba"
Info: bsp_top: "Generating: bsp_top_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_3txrioi"
Info: bsp_top: Done "bsp_top" with 105 modules, 161 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
