# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 14:44:20  May 11, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SPI_slave_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY SPI_slave
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:44:20  MAY 11, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name SYSTEMVERILOG_FILE SPI_slave.sv
set_global_assignment -name SYSTEMVERILOG_FILE sieteSegmentos.sv
set_global_assignment -name SYSTEMVERILOG_FILE pwm_tb.sv
set_global_assignment -name SYSTEMVERILOG_FILE pwm.sv
set_global_assignment -name SYSTEMVERILOG_FILE flipflop_SD.sv
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH pwm_tb -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_NAME pwm_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id pwm_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME pwm_tb -section_id pwm_tb
set_global_assignment -name BOARD "DE1-SoC Board"
set_location_assignment PIN_AD17 -to SS
set_location_assignment PIN_Y18 -to MOSI
set_location_assignment PIN_AK16 -to MISO
set_location_assignment PIN_AK18 -to sclk
set_location_assignment PIN_AB12 -to rst
set_location_assignment PIN_V16 -to resetBits
set_location_assignment PIN_AK19 -to pwm_out
set_location_assignment PIN_AH28 -to display[6]
set_location_assignment PIN_AG28 -to display[5]
set_location_assignment PIN_AF28 -to display[4]
set_location_assignment PIN_AG27 -to display[3]
set_location_assignment PIN_AE28 -to display[2]
set_location_assignment PIN_AE27 -to display[1]
set_location_assignment PIN_AE26 -to display[0]
set_location_assignment PIN_AD27 -to display2[6]
set_location_assignment PIN_AF30 -to display2[5]
set_location_assignment PIN_AF29 -to display2[4]
set_location_assignment PIN_AG30 -to display2[3]
set_location_assignment PIN_AH30 -to display2[2]
set_location_assignment PIN_AH29 -to display2[1]
set_location_assignment PIN_AJ29 -to display2[0]
set_global_assignment -name SYSTEMVERILOG_FILE SPI_slave_tb.sv
set_global_assignment -name EDA_TEST_BENCH_NAME SPI_slave_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id SPI_slave_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME SPI_slave_tb -section_id SPI_slave_tb
set_global_assignment -name EDA_TEST_BENCH_FILE pwm_tb.sv -section_id pwm_tb
set_global_assignment -name EDA_TEST_BENCH_FILE SPI_slave_tb.sv -section_id SPI_slave_tb
set_location_assignment PIN_W17 -to num1[3]
set_location_assignment PIN_V18 -to num1[2]
set_location_assignment PIN_V17 -to num1[1]
set_location_assignment PIN_W16 -to num1[0]
set_location_assignment PIN_W21 -to num2[3]
set_location_assignment PIN_W19 -to num2[0]
set_location_assignment PIN_Y19 -to num2[1]
set_location_assignment PIN_W20 -to num2[2]
set_location_assignment PIN_AC30 -to display3[6]
set_location_assignment PIN_AB23 -to display3[0]
set_location_assignment PIN_AE29 -to display3[1]
set_location_assignment PIN_AD29 -to display3[2]
set_location_assignment PIN_AC28 -to display3[3]
set_location_assignment PIN_AD30 -to display3[4]
set_location_assignment PIN_AC29 -to display3[5]
set_location_assignment PIN_AD26 -to display4[0]
set_location_assignment PIN_AC27 -to display4[1]
set_location_assignment PIN_AD25 -to display4[2]
set_location_assignment PIN_AC25 -to display4[3]
set_location_assignment PIN_AB28 -to display4[4]
set_location_assignment PIN_AB25 -to display4[5]
set_location_assignment PIN_AB22 -to display4[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SYSTEMVERILOG_FILE sieteSegmentosHex.sv