#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x281d140 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x281d2d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x280e2d0 .functor NOT 1, L_0x287cdd0, C4<0>, C4<0>, C4<0>;
L_0x287c6e0 .functor XOR 2, L_0x287cae0, L_0x287cb80, C4<00>, C4<00>;
L_0x287ccc0 .functor XOR 2, L_0x287c6e0, L_0x287cc20, C4<00>, C4<00>;
v0x2874980_0 .net *"_ivl_10", 1 0, L_0x287cc20;  1 drivers
v0x2874a80_0 .net *"_ivl_12", 1 0, L_0x287ccc0;  1 drivers
v0x2874b60_0 .net *"_ivl_2", 1 0, L_0x287ca40;  1 drivers
v0x2874c20_0 .net *"_ivl_4", 1 0, L_0x287cae0;  1 drivers
v0x2874d00_0 .net *"_ivl_6", 1 0, L_0x287cb80;  1 drivers
v0x2874e30_0 .net *"_ivl_8", 1 0, L_0x287c6e0;  1 drivers
v0x2874f10_0 .net "a", 0 0, v0x286ef40_0;  1 drivers
v0x2874fb0_0 .net "b", 0 0, v0x286efe0_0;  1 drivers
v0x2875050_0 .net "c", 0 0, v0x286f080_0;  1 drivers
v0x28750f0_0 .var "clk", 0 0;
v0x2875190_0 .net "d", 0 0, v0x286f1c0_0;  1 drivers
v0x2875230_0 .net "out_pos_dut", 0 0, L_0x287c8b0;  1 drivers
v0x28752d0_0 .net "out_pos_ref", 0 0, L_0x2876800;  1 drivers
v0x2875370_0 .net "out_sop_dut", 0 0, L_0x2879250;  1 drivers
v0x2875410_0 .net "out_sop_ref", 0 0, L_0x28496f0;  1 drivers
v0x28754b0_0 .var/2u "stats1", 223 0;
v0x2875550_0 .var/2u "strobe", 0 0;
v0x28755f0_0 .net "tb_match", 0 0, L_0x287cdd0;  1 drivers
v0x28756c0_0 .net "tb_mismatch", 0 0, L_0x280e2d0;  1 drivers
v0x2875760_0 .net "wavedrom_enable", 0 0, v0x286f490_0;  1 drivers
v0x2875830_0 .net "wavedrom_title", 511 0, v0x286f530_0;  1 drivers
L_0x287ca40 .concat [ 1 1 0 0], L_0x2876800, L_0x28496f0;
L_0x287cae0 .concat [ 1 1 0 0], L_0x2876800, L_0x28496f0;
L_0x287cb80 .concat [ 1 1 0 0], L_0x287c8b0, L_0x2879250;
L_0x287cc20 .concat [ 1 1 0 0], L_0x2876800, L_0x28496f0;
L_0x287cdd0 .cmp/eeq 2, L_0x287ca40, L_0x287ccc0;
S_0x281d460 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x281d2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x280e6b0 .functor AND 1, v0x286f080_0, v0x286f1c0_0, C4<1>, C4<1>;
L_0x280ea90 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x280ee70 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x280f0f0 .functor AND 1, L_0x280ea90, L_0x280ee70, C4<1>, C4<1>;
L_0x2827de0 .functor AND 1, L_0x280f0f0, v0x286f080_0, C4<1>, C4<1>;
L_0x28496f0 .functor OR 1, L_0x280e6b0, L_0x2827de0, C4<0>, C4<0>;
L_0x2875c80 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x2875cf0 .functor OR 1, L_0x2875c80, v0x286f1c0_0, C4<0>, C4<0>;
L_0x2875e00 .functor AND 1, v0x286f080_0, L_0x2875cf0, C4<1>, C4<1>;
L_0x2875ec0 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2875f90 .functor OR 1, L_0x2875ec0, v0x286efe0_0, C4<0>, C4<0>;
L_0x2876000 .functor AND 1, L_0x2875e00, L_0x2875f90, C4<1>, C4<1>;
L_0x2876180 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x28761f0 .functor OR 1, L_0x2876180, v0x286f1c0_0, C4<0>, C4<0>;
L_0x2876110 .functor AND 1, v0x286f080_0, L_0x28761f0, C4<1>, C4<1>;
L_0x2876380 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2876480 .functor OR 1, L_0x2876380, v0x286f1c0_0, C4<0>, C4<0>;
L_0x2876540 .functor AND 1, L_0x2876110, L_0x2876480, C4<1>, C4<1>;
L_0x28766f0 .functor XNOR 1, L_0x2876000, L_0x2876540, C4<0>, C4<0>;
v0x280dc00_0 .net *"_ivl_0", 0 0, L_0x280e6b0;  1 drivers
v0x280e000_0 .net *"_ivl_12", 0 0, L_0x2875c80;  1 drivers
v0x280e3e0_0 .net *"_ivl_14", 0 0, L_0x2875cf0;  1 drivers
v0x280e7c0_0 .net *"_ivl_16", 0 0, L_0x2875e00;  1 drivers
v0x280eba0_0 .net *"_ivl_18", 0 0, L_0x2875ec0;  1 drivers
v0x280ef80_0 .net *"_ivl_2", 0 0, L_0x280ea90;  1 drivers
v0x280f200_0 .net *"_ivl_20", 0 0, L_0x2875f90;  1 drivers
v0x286d4b0_0 .net *"_ivl_24", 0 0, L_0x2876180;  1 drivers
v0x286d590_0 .net *"_ivl_26", 0 0, L_0x28761f0;  1 drivers
v0x286d670_0 .net *"_ivl_28", 0 0, L_0x2876110;  1 drivers
v0x286d750_0 .net *"_ivl_30", 0 0, L_0x2876380;  1 drivers
v0x286d830_0 .net *"_ivl_32", 0 0, L_0x2876480;  1 drivers
v0x286d910_0 .net *"_ivl_36", 0 0, L_0x28766f0;  1 drivers
L_0x7f6c94e1e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x286d9d0_0 .net *"_ivl_38", 0 0, L_0x7f6c94e1e018;  1 drivers
v0x286dab0_0 .net *"_ivl_4", 0 0, L_0x280ee70;  1 drivers
v0x286db90_0 .net *"_ivl_6", 0 0, L_0x280f0f0;  1 drivers
v0x286dc70_0 .net *"_ivl_8", 0 0, L_0x2827de0;  1 drivers
v0x286dd50_0 .net "a", 0 0, v0x286ef40_0;  alias, 1 drivers
v0x286de10_0 .net "b", 0 0, v0x286efe0_0;  alias, 1 drivers
v0x286ded0_0 .net "c", 0 0, v0x286f080_0;  alias, 1 drivers
v0x286df90_0 .net "d", 0 0, v0x286f1c0_0;  alias, 1 drivers
v0x286e050_0 .net "out_pos", 0 0, L_0x2876800;  alias, 1 drivers
v0x286e110_0 .net "out_sop", 0 0, L_0x28496f0;  alias, 1 drivers
v0x286e1d0_0 .net "pos0", 0 0, L_0x2876000;  1 drivers
v0x286e290_0 .net "pos1", 0 0, L_0x2876540;  1 drivers
L_0x2876800 .functor MUXZ 1, L_0x7f6c94e1e018, L_0x2876000, L_0x28766f0, C4<>;
S_0x286e410 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x281d2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x286ef40_0 .var "a", 0 0;
v0x286efe0_0 .var "b", 0 0;
v0x286f080_0 .var "c", 0 0;
v0x286f120_0 .net "clk", 0 0, v0x28750f0_0;  1 drivers
v0x286f1c0_0 .var "d", 0 0;
v0x286f2b0_0 .var/2u "fail", 0 0;
v0x286f350_0 .var/2u "fail1", 0 0;
v0x286f3f0_0 .net "tb_match", 0 0, L_0x287cdd0;  alias, 1 drivers
v0x286f490_0 .var "wavedrom_enable", 0 0;
v0x286f530_0 .var "wavedrom_title", 511 0;
E_0x281bab0/0 .event negedge, v0x286f120_0;
E_0x281bab0/1 .event posedge, v0x286f120_0;
E_0x281bab0 .event/or E_0x281bab0/0, E_0x281bab0/1;
S_0x286e740 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x286e410;
 .timescale -12 -12;
v0x286e980_0 .var/2s "i", 31 0;
E_0x281b950 .event posedge, v0x286f120_0;
S_0x286ea80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x286e410;
 .timescale -12 -12;
v0x286ec80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x286ed60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x286e410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x286f710 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x281d2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28769b0 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2876a40 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x2876be0 .functor AND 1, L_0x28769b0, L_0x2876a40, C4<1>, C4<1>;
L_0x2876cf0 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x2876ea0 .functor AND 1, L_0x2876be0, L_0x2876cf0, C4<1>, C4<1>;
L_0x2876fb0 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2877170 .functor AND 1, L_0x2876ea0, L_0x2876fb0, C4<1>, C4<1>;
L_0x2877280 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2877450 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x28774c0 .functor AND 1, L_0x2877280, L_0x2877450, C4<1>, C4<1>;
L_0x2877630 .functor AND 1, L_0x28774c0, v0x286f080_0, C4<1>, C4<1>;
L_0x28776a0 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2877780 .functor AND 1, L_0x2877630, L_0x28776a0, C4<1>, C4<1>;
L_0x2877890 .functor OR 1, L_0x2877170, L_0x2877780, C4<0>, C4<0>;
L_0x2877710 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2877a20 .functor AND 1, L_0x2877710, v0x286efe0_0, C4<1>, C4<1>;
L_0x2877b70 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x2877be0 .functor AND 1, L_0x2877a20, L_0x2877b70, C4<1>, C4<1>;
L_0x2877d90 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2877e00 .functor AND 1, L_0x2877be0, L_0x2877d90, C4<1>, C4<1>;
L_0x2877fc0 .functor OR 1, L_0x2877890, L_0x2877e00, C4<0>, C4<0>;
L_0x28780d0 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2878200 .functor AND 1, L_0x28780d0, v0x286efe0_0, C4<1>, C4<1>;
L_0x28782c0 .functor AND 1, L_0x2878200, v0x286f080_0, C4<1>, C4<1>;
L_0x2878450 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x28784c0 .functor AND 1, L_0x28782c0, L_0x2878450, C4<1>, C4<1>;
L_0x28786b0 .functor OR 1, L_0x2877fc0, L_0x28784c0, C4<0>, C4<0>;
L_0x28787c0 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2878920 .functor AND 1, L_0x28787c0, v0x286efe0_0, C4<1>, C4<1>;
L_0x28789e0 .functor AND 1, L_0x2878920, v0x286f080_0, C4<1>, C4<1>;
L_0x2878ba0 .functor AND 1, L_0x28789e0, v0x286f1c0_0, C4<1>, C4<1>;
L_0x2878c60 .functor OR 1, L_0x28786b0, L_0x2878ba0, C4<0>, C4<0>;
L_0x2878e80 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x2878ef0 .functor AND 1, v0x286ef40_0, L_0x2878e80, C4<1>, C4<1>;
L_0x28790d0 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x2879140 .functor AND 1, L_0x2878ef0, L_0x28790d0, C4<1>, C4<1>;
L_0x2879380 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x28793f0 .functor AND 1, L_0x2879140, L_0x2879380, C4<1>, C4<1>;
L_0x2879250 .functor OR 1, L_0x2878c60, L_0x28793f0, C4<0>, C4<0>;
L_0x2879690 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x2879a30 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x2879b40 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x2879f40 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x287a270 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x287a7a0 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x287ab60 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x287b1f0 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x287b2b0 .functor NOT 1, v0x286ef40_0, C4<0>, C4<0>, C4<0>;
L_0x287b3c0 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x287b9b0 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x287bd90 .functor NOT 1, v0x286efe0_0, C4<0>, C4<0>, C4<0>;
L_0x287c210 .functor NOT 1, v0x286f080_0, C4<0>, C4<0>, C4<0>;
L_0x287c530 .functor NOT 1, v0x286f1c0_0, C4<0>, C4<0>, C4<0>;
v0x286f8d0_0 .net *"_ivl_0", 0 0, L_0x28769b0;  1 drivers
v0x286f9b0_0 .net *"_ivl_10", 0 0, L_0x2876fb0;  1 drivers
v0x286fa90_0 .net *"_ivl_100", 0 0, L_0x287a1d0;  1 drivers
v0x286fb80_0 .net *"_ivl_102", 0 0, L_0x287a270;  1 drivers
v0x286fc60_0 .net *"_ivl_104", 0 0, L_0x287a700;  1 drivers
v0x286fd90_0 .net *"_ivl_106", 0 0, L_0x287a7a0;  1 drivers
v0x286fe70_0 .net *"_ivl_108", 0 0, L_0x287aac0;  1 drivers
v0x286ff50_0 .net *"_ivl_111", 0 0, L_0x287acd0;  1 drivers
v0x2870030_0 .net *"_ivl_112", 0 0, L_0x287ab60;  1 drivers
v0x28701a0_0 .net *"_ivl_114", 0 0, L_0x287b150;  1 drivers
v0x2870280_0 .net *"_ivl_116", 0 0, L_0x287b1f0;  1 drivers
v0x2870360_0 .net *"_ivl_118", 0 0, L_0x287b320;  1 drivers
v0x2870440_0 .net *"_ivl_12", 0 0, L_0x2877170;  1 drivers
v0x2870520_0 .net *"_ivl_120", 0 0, L_0x287b4d0;  1 drivers
v0x2870600_0 .net *"_ivl_123", 0 0, L_0x287b640;  1 drivers
v0x28706e0_0 .net *"_ivl_124", 0 0, L_0x287b2b0;  1 drivers
v0x28707c0_0 .net *"_ivl_126", 0 0, L_0x287b3c0;  1 drivers
v0x28709b0_0 .net *"_ivl_128", 0 0, L_0x287b910;  1 drivers
v0x2870a90_0 .net *"_ivl_130", 0 0, L_0x287b9b0;  1 drivers
v0x2870b70_0 .net *"_ivl_132", 0 0, L_0x287bcf0;  1 drivers
v0x2870c50_0 .net *"_ivl_134", 0 0, L_0x287bea0;  1 drivers
v0x2870d30_0 .net *"_ivl_137", 0 0, L_0x287c030;  1 drivers
v0x2870e10_0 .net *"_ivl_138", 0 0, L_0x287bd90;  1 drivers
v0x2870ef0_0 .net *"_ivl_14", 0 0, L_0x2877280;  1 drivers
v0x2870fd0_0 .net *"_ivl_140", 0 0, L_0x287c170;  1 drivers
v0x28710b0_0 .net *"_ivl_142", 0 0, L_0x287c210;  1 drivers
v0x2871190_0 .net *"_ivl_144", 0 0, L_0x287bf90;  1 drivers
v0x2871270_0 .net *"_ivl_146", 0 0, L_0x287c530;  1 drivers
v0x2871350_0 .net *"_ivl_148", 0 0, L_0x287c640;  1 drivers
v0x2871430_0 .net *"_ivl_16", 0 0, L_0x2877450;  1 drivers
v0x2871510_0 .net *"_ivl_18", 0 0, L_0x28774c0;  1 drivers
v0x28715f0_0 .net *"_ivl_2", 0 0, L_0x2876a40;  1 drivers
v0x28716d0_0 .net *"_ivl_20", 0 0, L_0x2877630;  1 drivers
v0x28719c0_0 .net *"_ivl_22", 0 0, L_0x28776a0;  1 drivers
v0x2871aa0_0 .net *"_ivl_24", 0 0, L_0x2877780;  1 drivers
v0x2871b80_0 .net *"_ivl_26", 0 0, L_0x2877890;  1 drivers
v0x2871c60_0 .net *"_ivl_28", 0 0, L_0x2877710;  1 drivers
v0x2871d40_0 .net *"_ivl_30", 0 0, L_0x2877a20;  1 drivers
v0x2871e20_0 .net *"_ivl_32", 0 0, L_0x2877b70;  1 drivers
v0x2871f00_0 .net *"_ivl_34", 0 0, L_0x2877be0;  1 drivers
v0x2871fe0_0 .net *"_ivl_36", 0 0, L_0x2877d90;  1 drivers
v0x28720c0_0 .net *"_ivl_38", 0 0, L_0x2877e00;  1 drivers
v0x28721a0_0 .net *"_ivl_4", 0 0, L_0x2876be0;  1 drivers
v0x2872280_0 .net *"_ivl_40", 0 0, L_0x2877fc0;  1 drivers
v0x2872360_0 .net *"_ivl_42", 0 0, L_0x28780d0;  1 drivers
v0x2872440_0 .net *"_ivl_44", 0 0, L_0x2878200;  1 drivers
v0x2872520_0 .net *"_ivl_46", 0 0, L_0x28782c0;  1 drivers
v0x2872600_0 .net *"_ivl_48", 0 0, L_0x2878450;  1 drivers
v0x28726e0_0 .net *"_ivl_50", 0 0, L_0x28784c0;  1 drivers
v0x28727c0_0 .net *"_ivl_52", 0 0, L_0x28786b0;  1 drivers
v0x28728a0_0 .net *"_ivl_54", 0 0, L_0x28787c0;  1 drivers
v0x2872980_0 .net *"_ivl_56", 0 0, L_0x2878920;  1 drivers
v0x2872a60_0 .net *"_ivl_58", 0 0, L_0x28789e0;  1 drivers
v0x2872b40_0 .net *"_ivl_6", 0 0, L_0x2876cf0;  1 drivers
v0x2872c20_0 .net *"_ivl_60", 0 0, L_0x2878ba0;  1 drivers
v0x2872d00_0 .net *"_ivl_62", 0 0, L_0x2878c60;  1 drivers
v0x2872de0_0 .net *"_ivl_64", 0 0, L_0x2878e80;  1 drivers
v0x2872ec0_0 .net *"_ivl_66", 0 0, L_0x2878ef0;  1 drivers
v0x2872fa0_0 .net *"_ivl_68", 0 0, L_0x28790d0;  1 drivers
v0x2873080_0 .net *"_ivl_70", 0 0, L_0x2879140;  1 drivers
v0x2873160_0 .net *"_ivl_72", 0 0, L_0x2879380;  1 drivers
v0x2873240_0 .net *"_ivl_74", 0 0, L_0x28793f0;  1 drivers
v0x2873320_0 .net *"_ivl_78", 0 0, L_0x2877cf0;  1 drivers
v0x2873400_0 .net *"_ivl_8", 0 0, L_0x2876ea0;  1 drivers
v0x28734e0_0 .net *"_ivl_80", 0 0, L_0x2879700;  1 drivers
v0x28739d0_0 .net *"_ivl_82", 0 0, L_0x28797f0;  1 drivers
v0x2873ab0_0 .net *"_ivl_84", 0 0, L_0x2879690;  1 drivers
v0x2873b90_0 .net *"_ivl_86", 0 0, L_0x2879a30;  1 drivers
v0x2873c70_0 .net *"_ivl_88", 0 0, L_0x2879aa0;  1 drivers
v0x2873d50_0 .net *"_ivl_90", 0 0, L_0x2879c50;  1 drivers
v0x2873e30_0 .net *"_ivl_92", 0 0, L_0x2879b40;  1 drivers
v0x2873f10_0 .net *"_ivl_94", 0 0, L_0x2879ea0;  1 drivers
v0x2873ff0_0 .net *"_ivl_97", 0 0, L_0x287a090;  1 drivers
v0x28740d0_0 .net *"_ivl_98", 0 0, L_0x2879f40;  1 drivers
v0x28741b0_0 .net "a", 0 0, v0x286ef40_0;  alias, 1 drivers
v0x2874250_0 .net "b", 0 0, v0x286efe0_0;  alias, 1 drivers
v0x2874340_0 .net "c", 0 0, v0x286f080_0;  alias, 1 drivers
v0x2874430_0 .net "d", 0 0, v0x286f1c0_0;  alias, 1 drivers
v0x2874520_0 .net "out_pos", 0 0, L_0x287c8b0;  alias, 1 drivers
v0x28745e0_0 .net "out_sop", 0 0, L_0x2879250;  alias, 1 drivers
L_0x2877cf0 .arith/sum 1, v0x286ef40_0, v0x286efe0_0;
L_0x2879700 .arith/sum 1, L_0x2877cf0, v0x286f080_0;
L_0x28797f0 .arith/sum 1, L_0x2879700, v0x286f1c0_0;
L_0x2879aa0 .arith/sum 1, L_0x2879690, L_0x2879a30;
L_0x2879c50 .arith/sum 1, L_0x2879aa0, v0x286f080_0;
L_0x2879ea0 .arith/sum 1, L_0x2879c50, L_0x2879b40;
L_0x287a090 .arith/mult 1, L_0x28797f0, L_0x2879ea0;
L_0x287a1d0 .arith/sum 1, L_0x2879f40, v0x286efe0_0;
L_0x287a700 .arith/sum 1, L_0x287a1d0, L_0x287a270;
L_0x287aac0 .arith/sum 1, L_0x287a700, L_0x287a7a0;
L_0x287acd0 .arith/mult 1, L_0x287a090, L_0x287aac0;
L_0x287b150 .arith/sum 1, L_0x287ab60, v0x286efe0_0;
L_0x287b320 .arith/sum 1, L_0x287b150, L_0x287b1f0;
L_0x287b4d0 .arith/sum 1, L_0x287b320, v0x286f1c0_0;
L_0x287b640 .arith/mult 1, L_0x287acd0, L_0x287b4d0;
L_0x287b910 .arith/sum 1, L_0x287b2b0, L_0x287b3c0;
L_0x287bcf0 .arith/sum 1, L_0x287b910, L_0x287b9b0;
L_0x287bea0 .arith/sum 1, L_0x287bcf0, v0x286f1c0_0;
L_0x287c030 .arith/mult 1, L_0x287b640, L_0x287bea0;
L_0x287c170 .arith/sum 1, v0x286ef40_0, L_0x287bd90;
L_0x287bf90 .arith/sum 1, L_0x287c170, L_0x287c210;
L_0x287c640 .arith/sum 1, L_0x287bf90, L_0x287c530;
L_0x287c8b0 .arith/mult 1, L_0x287c030, L_0x287c640;
S_0x2874760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x281d2d0;
 .timescale -12 -12;
E_0x28039f0 .event anyedge, v0x2875550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2875550_0;
    %nor/r;
    %assign/vec4 v0x2875550_0, 0;
    %wait E_0x28039f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x286e410;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286f2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x286f350_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x286e410;
T_4 ;
    %wait E_0x281bab0;
    %load/vec4 v0x286f3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x286f2b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x286e410;
T_5 ;
    %wait E_0x281b950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %wait E_0x281b950;
    %load/vec4 v0x286f2b0_0;
    %store/vec4 v0x286f350_0, 0, 1;
    %fork t_1, S_0x286e740;
    %jmp t_0;
    .scope S_0x286e740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x286e980_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x286e980_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x281b950;
    %load/vec4 v0x286e980_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x286e980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x286e980_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x286e410;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x281bab0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x286f1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286f080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x286efe0_0, 0;
    %assign/vec4 v0x286ef40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x286f2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x286f350_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x281d2d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28750f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2875550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x281d2d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28750f0_0;
    %inv;
    %store/vec4 v0x28750f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x281d2d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x286f120_0, v0x28756c0_0, v0x2874f10_0, v0x2874fb0_0, v0x2875050_0, v0x2875190_0, v0x2875410_0, v0x2875370_0, v0x28752d0_0, v0x2875230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x281d2d0;
T_9 ;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x281d2d0;
T_10 ;
    %wait E_0x281bab0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28754b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
    %load/vec4 v0x28755f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28754b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2875410_0;
    %load/vec4 v0x2875410_0;
    %load/vec4 v0x2875370_0;
    %xor;
    %load/vec4 v0x2875410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28752d0_0;
    %load/vec4 v0x28752d0_0;
    %load/vec4 v0x2875230_0;
    %xor;
    %load/vec4 v0x28752d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28754b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28754b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter4/response2/top_module.sv";
