{"vcs1":{"timestamp_begin":1684350526.626898862, "rt":1.38, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684350528.099206980, "rt":1.21, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684350529.383114869, "rt":0.55, "ut":0.24, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684350525.975661799}
{"VCS_COMP_START_TIME": 1684350525.975661799}
{"VCS_COMP_END_TIME": 1684350532.274672792}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330440}}
{"stitch_vcselab": {"peak_mem": 228280}}
