# CAL5
This is the code for my Computer Architecture Lab 5.
The top level design entity is L5_RAM_256X32.v
The primary testbench for this file is L5TB.v
The top level entity uses the code found in L5_RAM_64X8.v
L5_RAM_64X8 uses the code found in both L5_dLatch_8bit.v and L5_DECODER_8_to_1.v
