Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: lab2_design_top_original.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_design_top_original.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_design_top_original"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : lab2_design_top_original
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_transmitter.vhd" into library work
Parsing entity <UART_transmitter>.
Parsing architecture <Behavioral> of entity <uart_transmitter>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_receiver.vhd" into library work
Parsing entity <UART_receiver>.
Parsing architecture <Behavioral> of entity <uart_receiver>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\UART_baudRateGenerator.vhd" into library work
Parsing entity <UART_baudRateGenerator>.
Parsing architecture <BEHAVIORAL> of entity <uart_baudrategenerator>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\uart.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\character_encoder.vhd" into library work
Parsing entity <character_encoder>.
Parsing architecture <Behavioral> of entity <character_encoder>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\character-decoder.vhd" into library work
Parsing entity <character_decoder>.
Parsing architecture <Behavioral> of entity <character_decoder>.
Parsing VHDL file "C:\Users\seb\Documents\GitHub\Calculator\TopLevelOriginal.vhd" into library work
Parsing entity <lab2_design_top_original>.
Parsing architecture <structural> of entity <lab2_design_top_original>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab2_design_top_original> (architecture <structural>) from library <work>.

Elaborating entity <UART> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <UART_baudRateGenerator> (architecture <BEHAVIORAL>) with generics from library <work>.

Elaborating entity <UART_transmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <character_decoder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <character_encoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\seb\Documents\GitHub\Calculator\character_encoder.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_design_top_original>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\TopLevelOriginal.vhd".
    Summary:
	no macro.
Unit <lab2_design_top_original> synthesized.

Synthesizing Unit <UART>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\uart.vhd".
        BAUD_RATE = 19200
        CLOCK_RATE = 40000000
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <UART_baudRateGenerator>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_baudRateGenerator.vhd".
        BAUD_RATE = 19200
        CLOCK_RATE = 40000000
    Found 8-bit register for signal <clockCountx16>.
    Found 1-bit register for signal <baudRateEnable>.
    Found 12-bit register for signal <clockCount>.
    Found 1-bit register for signal <baudRateEnable_x16>.
    Found 8-bit adder for signal <clockCountx16[7]_GND_5_o_add_0_OUT> created at line 27.
    Found 12-bit adder for signal <clockCount[11]_GND_5_o_add_4_OUT> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <UART_baudRateGenerator> synthesized.

Synthesizing Unit <UART_transmitter>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_transmitter.vhd".
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <go>.
    Found 1-bit register for signal <serialDataOut>.
    Found 8-bit register for signal <tx_sm.dataToTX>.
    Found 3-bit register for signal <tx_sm.bitToSend>.
    Found 2-bit register for signal <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <tx_sm.bitToSend[2]_GND_6_o_add_5_OUT> created at line 55.
    Found 1-bit 8-to-1 multiplexer for signal <tx_sm.bitToSend[2]_tx_sm.dataToTX[7]_Mux_3_o> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_transmitter> synthesized.

Synthesizing Unit <UART_receiver>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\UART_receiver.vhd".
    Found 1-bit register for signal <dataValid>.
    Found 1-bit register for signal <countLoad>.
    Found 1-bit register for signal <countEnable>.
    Found 1-bit register for signal <lineDown>.
    Found 3-bit register for signal <rx_sm.bitsReceived>.
    Found 5-bit register for signal <countValue>.
    Found 8-bit register for signal <parallelDataOut>.
    Found 5-bit register for signal <counter.internalCountValue>.
    Found 1-bit register for signal <countDone>.
    Found 2-bit register for signal <rxState>.
    Found finite state machine <FSM_1> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <rx_sm.bitsReceived[2]_GND_7_o_add_9_OUT> created at line 80.
    Found 5-bit subtractor for signal <GND_7_o_GND_7_o_sub_41_OUT<4:0>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <rxState[1]_GND_7_o_Mux_22_o> created at line 51.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_receiver> synthesized.

Synthesizing Unit <character_decoder>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\character-decoder.vhd".
        CLOCK_FREQUENCY = 40000000
    Register <illuminate> equivalent to <mk_timer.timer_running> has been removed
    Register <send_character_i> equivalent to <start_timer> has been removed
    Found 8-bit register for signal <character_to_send>.
    Found 1-bit register for signal <start_timer>.
    Found 1-bit register for signal <LED_lo_req>.
    Found 1-bit register for signal <LED_hi_req>.
    Found 26-bit register for signal <mk_timer.timer_value>.
    Found 1-bit register for signal <mk_timer.timer_running>.
    Found 1-bit register for signal <LED_hi>.
    Found 1-bit register for signal <LED_lo>.
    Found 8-bit adder for signal <charFromUART[7]_GND_9_o_add_5_OUT> created at line 51.
    Found 26-bit adder for signal <mk_timer.timer_value[25]_GND_9_o_add_13_OUT> created at line 83.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_3_OUT<7:0>> created at line 45.
    Found 8-bit comparator lessequal for signal <n0000> created at line 41
    Found 8-bit comparator lessequal for signal <n0002> created at line 41
    Found 8-bit comparator lessequal for signal <n0006> created at line 47
    Found 8-bit comparator lessequal for signal <n0008> created at line 47
    Found 8-bit comparator lessequal for signal <n0012> created at line 53
    Found 8-bit comparator lessequal for signal <n0014> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <character_decoder> synthesized.

Synthesizing Unit <character_encoder>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\character_encoder.vhd".
    Found 8-bit register for signal <DIP_value>.
    Found 4-bit register for signal <do_DIP.DIP_last_value>.
    Found 8-bit register for signal <do_select.decoder_buffer>.
    Found 1-bit register for signal <do_select.char_pending>.
    Found 8-bit register for signal <do_select.DIP_buffer>.
    Found 1-bit register for signal <do_select.DIP_pending>.
    Found 8-bit register for signal <parallelDataIn>.
    Found 1-bit register for signal <transmitRequest>.
    Found 1-bit register for signal <DIP_valid>.
    Found 16x8-bit Read Only RAM for signal <DIP_dbncd[3]_GND_10_o_wide_mux_1_OUT>
    Found 4-bit comparator equal for signal <n0000> created at line 26
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <character_encoder> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\seb\Documents\GitHub\Calculator\debouncer.vhd".
        DELAY_VALUE = 4000000
    Found 2-bit register for signal <dbnceSM.state>.
    Found 1-bit register for signal <countReset>.
    Found 1-bit register for signal <dbnceSM.lastInput>.
    Found 22-bit register for signal <cntr.internalCount>.
    Found 1-bit register for signal <countDone>.
    Found 1-bit register for signal <signal_out>.
INFO:Xst:1799 - State changing is never reached in FSM <dbnceSM.state>.
    Found finite state machine <FSM_2> for signal <dbnceSM.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | init_output                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit subtractor for signal <GND_11_o_GND_11_o_sub_9_OUT<21:0>> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <debouncer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 1
 22-bit subtractor                                     : 4
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 55
 1-bit register                                        : 36
 12-bit register                                       : 1
 22-bit register                                       : 4
 26-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 8
# Comparators                                          : 7
 4-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 4
 26-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <rcvr>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <UART_baudRateGenerator>.
The following registers are absorbed into counter <clockCountx16>: 1 register on signal <clockCountx16>.
The following registers are absorbed into counter <clockCount>: 1 register on signal <clockCount>.
Unit <UART_baudRateGenerator> synthesized (advanced).

Synthesizing (advanced) Unit <UART_receiver>.
The following registers are absorbed into counter <counter.internalCountValue>: 1 register on signal <counter.internalCountValue>.
The following registers are absorbed into counter <rx_sm.bitsReceived>: 1 register on signal <rx_sm.bitsReceived>.
Unit <UART_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <UART_transmitter>.
The following registers are absorbed into counter <tx_sm.bitToSend>: 1 register on signal <tx_sm.bitToSend>.
Unit <UART_transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <character_encoder>.
INFO:Xst:3231 - The small RAM <Mram_DIP_dbncd[3]_GND_10_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIP_dbncd>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <character_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <cntr.internalCount>: 1 register on signal <cntr.internalCount>.
Unit <debouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 26-bit adder                                          : 1
 8-bit addsub                                          : 1
# Counters                                             : 9
 12-bit up counter                                     : 1
 22-bit down counter                                   : 4
 3-bit up counter                                      : 2
 5-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 127
 Flip-Flops                                            : 127
# Comparators                                          : 7
 4-bit comparator equal                                : 1
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <countValue_4> has a constant value of 0 in block <UART_receiver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/xmit/FSM_0> on signal <txState[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 send_start_bit | 01
 send_data_bits | 11
 send_stop_bit  | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <make_UART/rcvr/FSM_1> on signal <rxState[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 00
 rcv_start_bit | 01
 rcv_data_bits | 10
 rcv_stop_bit  | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DIP_debouncers[0].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[1].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[2].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
Optimizing FSM <DIP_debouncers[3].dbncr/FSM_2> on signal <dbnceSM.state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 init_output | 00
 idling      | 01
 waiting     | 11
 changing    | unreached
-------------------------
WARNING:Xst:1426 - The value init of the FF/Latch countValue_0 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_1 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch countValue_2 hinder the constant cleaning in the block UART_receiver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <DIP_value_7> (without init value) has a constant value of 0 in block <character_encoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_select.DIP_buffer_7> (without init value) has a constant value of 0 in block <character_encoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch dbnceSM.state_FSM_FFd2 hinder the constant cleaning in the block debouncer.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <countValue_0> in Unit <UART_receiver> is equivalent to the following 2 FFs/Latches, which will be removed : <countValue_1> <countValue_2> 
INFO:Xst:2261 - The FF/Latch <DIP_value_4> in Unit <character_encoder> is equivalent to the following FF/Latch, which will be removed : <DIP_value_5> 

Optimizing unit <lab2_design_top_original> ...

Optimizing unit <UART_transmitter> ...

Optimizing unit <UART_receiver> ...

Optimizing unit <character_decoder> ...

Optimizing unit <character_encoder> ...

Optimizing unit <debouncer> ...
INFO:Xst:2261 - The FF/Latch <DIP_debouncers[3].dbncr/dbnceSM.state_FSM_FFd2> in Unit <lab2_design_top_original> is equivalent to the following 3 FFs/Latches, which will be removed : <DIP_debouncers[2].dbncr/dbnceSM.state_FSM_FFd2> <DIP_debouncers[1].dbncr/dbnceSM.state_FSM_FFd2> <DIP_debouncers[0].dbncr/dbnceSM.state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_design_top_original, actual ratio is 7.
FlipFlop decoder/start_timer has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 253
 Flip-Flops                                            : 253

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_design_top_original.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 582
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 18
#      LUT2                        : 36
#      LUT3                        : 123
#      LUT4                        : 49
#      LUT5                        : 39
#      LUT6                        : 46
#      MUXCY                       : 127
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 134
# FlipFlops/Latches                : 253
#      FD                          : 78
#      FDE                         : 126
#      FDR                         : 42
#      FDRE                        : 5
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 6
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             253  out of  11440     2%  
 Number of Slice LUTs:                  317  out of   5720     5%  
    Number used as Logic:               317  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    334
   Number with an unused Flip Flop:      81  out of    334    24%  
   Number with an unused LUT:            17  out of    334     5%  
   Number of fully used LUT-FF pairs:   236  out of    334    70%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    200     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_pin                          | BUFGP                  | 253   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.183ns (Maximum Frequency: 192.938MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_pin'
  Clock period: 5.183ns (frequency: 192.938MHz)
  Total number of paths / destination ports: 6757 / 406
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 25)
  Source:            decoder/start_timer_2 (FF)
  Destination:       decoder/mk_timer.timer_running (FF)
  Source Clock:      clock_pin rising
  Destination Clock: clock_pin rising

  Data Path: decoder/start_timer_2 to decoder/mk_timer.timer_running
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.525   1.098  decoder/start_timer_2 (decoder/start_timer_2)
     LUT2:I1->O            1   0.254   0.000  decoder/n0060<4>1 (decoder/n0060<4>)
     MUXCY:S->O            1   0.215   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<4> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<5> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<6> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<7> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<8> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<9> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<10> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<11> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<12> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<13> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<14> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<15> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<16> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<17> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<18> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<19> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<20> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<21> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<22> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<23> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<24> (decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_cy<24>)
     XORCY:CI->O           2   0.206   0.726  decoder/Madd_mk_timer.timer_value[25]_GND_9_o_add_13_OUT_xor<25> (decoder/mk_timer.timer_value[25]_GND_9_o_add_13_OUT<25>)
     LUT2:I1->O            1   0.254   1.112  decoder/PWR_11_o_mk_timer.timer_value[25]_equal_16_o12 (decoder/PWR_11_o_mk_timer.timer_value[25]_equal_16_o12)
     LUT6:I1->O            1   0.254   0.000  decoder/mk_timer.timer_running_rstpot (decoder/mk_timer.timer_running_rstpot)
     FD:D                      0.074          decoder/mk_timer.timer_running
    ----------------------------------------
    Total                      5.183ns (2.247ns logic, 2.936ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_pin'
  Total number of paths / destination ports: 77 / 71
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 3)
  Source:            serialDataIn_pin (PAD)
  Destination:       make_UART/rcvr/rx_sm.bitsReceived_2 (FF)
  Destination Clock: clock_pin rising

  Data Path: serialDataIn_pin to make_UART/rcvr/rx_sm.bitsReceived_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.664  serialDataIn_pin_IBUF (serialDataIn_pin_IBUF)
     LUT6:I0->O            1   0.254   0.682  make_UART/rcvr/_n0159_inv1 (make_UART/rcvr/_n0159_inv1)
     LUT4:I3->O            3   0.254   0.765  make_UART/rcvr/_n0159_inv2 (make_UART/rcvr/_n0159_inv)
     FDE:CE                    0.302          make_UART/rcvr/rx_sm.bitsReceived_0
    ----------------------------------------
    Total                      5.249ns (2.138ns logic, 3.111ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_pin'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            make_UART/xmit/serialDataOut (FF)
  Destination:       serialDataOut_pin (PAD)
  Source Clock:      clock_pin rising

  Data Path: make_UART/xmit/serialDataOut to serialDataOut_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.525   0.725  make_UART/xmit/serialDataOut (make_UART/xmit/serialDataOut)
     OBUF:I->O                 2.912          serialDataOut_pin_OBUF (serialDataOut_pin)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    5.183|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 299112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    6 (   0 filtered)

