// Seed: 3151621636
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = (id_2.id_2);
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial id_2 <= -1;
  assign id_2 = 1 - 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wire id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
