{
  "_comment": "Bandwidth with 64 bytes = 12.8 GB",
  "_latency": "75ns for DDR and 110ns for HBM, 15 cycle at 200Mhz, 5 cycle",
  "frequency": 1000,
  "comment_infLatency": 7.5e-8,
  "infLatency": 5,
  "IBUFinfBandwidth": 80000000000, 
  "IBUFperAccessReadEnergy": 0.4,
  "IBUFperAccessWriteEnergy": 0.6,
  "OBUFinfBandwidth": 80000000000, 
  "OBUFperAccessReadEnergy": 0.4,
  "OBUFperAccessWriteEnergy": 0.6,
  "WBUFinfBandwidth": 80000000000, 
  "WBUFperAccessReadEnergy": 0.4,
  "WBUFperAccessWriteEnergy": 0.6,
  "BBUFinfBandwidth": 80000000000, 
  "BBUFperAccessReadEnergy": 0.4,
  "BBUFperAccessWriteEnergy": 0.6,
  "numTags": 2,
  "decoderCycles" : 400,
  "energyPerMAC" : 1,
  "dram_cost" : 12.5,
  "ddr_frequency Mhz" : 1333,
  "systolic_energy" : 10,
  "simd_energy_cost" : 10,
  "tech_node" : 45
}