Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Tue Sep 12 21:45:53 2017
| Host              : apollo.ece.tamu.edu running 64-bit unknown
| Command           : report_clock_utilization -file led_sw_wrapper_clock_utilization_routed.rpt
| Design            : led_sw_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    0 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    0 |         2 |         0 |
| BUFR  |    0 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------------+---------------------------------------------------------+--------------+-------+
|       |                                               |                                                         |   Num Loads  |       |
+-------+-----------------------------------------------+---------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                     | Net Name                                                | BELs | Sites | Fixed |
+-------+-----------------------------------------------+---------------------------------------------------------+------+-------+-------+
|     1 | led_sw_i/clk_wiz_1/inst/clkf_buf              | led_sw_i/clk_wiz_1/inst/clkfbout_buf_led_sw_clk_wiz_1_0 |    1 |     1 |    no |
|     2 | led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst      | led_sw_i/mdm_1/U0/Dbg_Update_0                          |   40 |    24 |    no |
|     3 | led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK | led_sw_i/mdm_1/U0/Ext_JTAG_DRCK                         |  282 |   104 |    no |
|     4 | led_sw_i/clk_wiz_1/inst/clkout1_buf           | led_sw_i/clk_wiz_1/inst/clk_out1                        | 1185 |   435 |    no |
+-------+-----------------------------------------------+---------------------------------------------------------+------+-------+-------+


+-------+---------------------------------------+-----------------------------------------------------+--------------+-------+
|       |                                       |                                                     |   Num Loads  |       |
+-------+---------------------------------------+-----------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                             | Net Name                                            | BELs | Sites | Fixed |
+-------+---------------------------------------+-----------------------------------------------------+------+-------+-------+
|     1 | led_sw_i/clk_wiz_1/inst/mmcm_adv_inst | led_sw_i/clk_wiz_1/inst/clk_out1_led_sw_clk_wiz_1_0 |    1 |     1 |    no |
|     2 | led_sw_i/clk_wiz_1/inst/mmcm_adv_inst | led_sw_i/clk_wiz_1/inst/clkfbout_led_sw_clk_wiz_1_0 |    1 |     1 |    no |
+-------+---------------------------------------+-----------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  717 |  8800 |  141 |  1600 |    0 |    20 |    5 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  525 |  8800 |  108 |  1400 |    0 |    40 |   11 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name          |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+
| BUFG        | BUFHCE_X0Y10 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  40 |     0 |        0 | led_sw_i/mdm_1/U0/Dbg_Update_0   |
| BUFG        | BUFHCE_X0Y9  |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 184 |    29 |        0 | led_sw_i/mdm_1/U0/Ext_JTAG_DRCK  |
| BUFG        | BUFHCE_X0Y8  |   no  |         0 |        0 |       0 |        10 |       0 |       0 | 493 |   112 |        0 | led_sw_i/clk_wiz_1/inst/clk_out1 |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                      Clock Net Name                     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------+
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | led_sw_i/clk_wiz_1/inst/clkfbout_buf_led_sw_clk_wiz_1_0 |
| BUFG        | BUFHCE_X1Y9 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  69 |     0 |        0 | led_sw_i/mdm_1/U0/Ext_JTAG_DRCK                         |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |        22 |       0 |       0 | 456 |   108 |        0 | led_sw_i/clk_wiz_1/inst/clk_out1                        |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+---------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells led_sw_i/clk_wiz_1/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells led_sw_i/clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y0 [get_cells led_sw_i/clk_wiz_1/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clock_rtl]

# Clock net "led_sw_i/clk_wiz_1/inst/clk_out1" driven by instance "led_sw_i/clk_wiz_1/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_led_sw_i/clk_wiz_1/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_led_sw_i/clk_wiz_1/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="led_sw_i/clk_wiz_1/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_led_sw_i/clk_wiz_1/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "led_sw_i/mdm_1/U0/Dbg_Update_0" driven by instance "led_sw_i/mdm_1/U0/Dbg_Update_0_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_led_sw_i/mdm_1/U0/Dbg_Update_0}
add_cells_to_pblock [get_pblocks  {CLKAG_led_sw_i/mdm_1/U0/Dbg_Update_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="led_sw_i/mdm_1/U0/Dbg_Update_0"}]]]
resize_pblock [get_pblocks {CLKAG_led_sw_i/mdm_1/U0/Dbg_Update_0}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "led_sw_i/mdm_1/U0/Ext_JTAG_DRCK" driven by instance "led_sw_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_led_sw_i/mdm_1/U0/Ext_JTAG_DRCK}
add_cells_to_pblock [get_pblocks  {CLKAG_led_sw_i/mdm_1/U0/Ext_JTAG_DRCK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="led_sw_i/mdm_1/U0/Ext_JTAG_DRCK"}]]]
resize_pblock [get_pblocks {CLKAG_led_sw_i/mdm_1/U0/Ext_JTAG_DRCK}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
