-- VHDL netlist generated by SCUBA ispLever_v80_SP1_Build
-- Module  Version: 4.8
--X:\Programme\ispTOOLS_80\ispfpga\bin\nt\scuba.exe -w -n fifo_36x16k_oreg -lang vhdl -synth synplify -bus_exp 7 -bb -arch or5s00 -type ebfifo -sync_mode -depth 16384 -width 36 -regout -no_enable -pe -1 -pf 0 -fill -e 

-- Tue Jun 29 10:25:20 2010

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library SCM;
use SCM.COMPONENTS.all;
-- synopsys translate_on

entity fifo_36x16k_oreg is
    port (
        Data: in  std_logic_vector(35 downto 0); 
        Clock: in  std_logic; 
        WrEn: in  std_logic; 
        RdEn: in  std_logic; 
        Reset: in  std_logic; 
        AmFullThresh: in  std_logic_vector(13 downto 0); 
        Q: out  std_logic_vector(35 downto 0); 
        WCNT: out  std_logic_vector(14 downto 0); 
        Empty: out  std_logic; 
        Full: out  std_logic; 
        AlmostFull: out  std_logic);
end fifo_36x16k_oreg;

architecture Structure of fifo_36x16k_oreg is

    -- internal signal declarations
    signal invout_2: std_logic;
    signal invout_1: std_logic;
    signal rden_i_inv: std_logic;
    signal invout_0: std_logic;
    signal r_nw: std_logic;
    signal rden_cr0: std_logic;
    signal rden_cr0_1: std_logic;
    signal rden_cr0_2: std_logic;
    signal rden_cr0_3: std_logic;
    signal rden_cr0_4: std_logic;
    signal rden_cr0_5: std_logic;
    signal rden_cr0_6: std_logic;
    signal rden_cr0_7: std_logic;
    signal rden_cr0_8: std_logic;
    signal rden_cr0_9: std_logic;
    signal rden_cr0_10: std_logic;
    signal rden_cr0_11: std_logic;
    signal rden_cr0_12: std_logic;
    signal rden_cr0_13: std_logic;
    signal rden_cr0_14: std_logic;
    signal rden_cr0_15: std_logic;
    signal rden_cr0_16: std_logic;
    signal rden_cr0_17: std_logic;
    signal rden_cr0_18: std_logic;
    signal rden_cr0_19: std_logic;
    signal rden_cr0_20: std_logic;
    signal rden_cr0_21: std_logic;
    signal rden_cr0_22: std_logic;
    signal rden_cr0_23: std_logic;
    signal rden_cr0_24: std_logic;
    signal rden_cr0_25: std_logic;
    signal rden_cr0_26: std_logic;
    signal rden_cr0_27: std_logic;
    signal rden_cr0_28: std_logic;
    signal rden_cr0_29: std_logic;
    signal rden_cr0_30: std_logic;
    signal rden_cr0_31: std_logic;
    signal fcnt_en: std_logic;
    signal empty_i: std_logic;
    signal empty_d: std_logic;
    signal full_i: std_logic;
    signal full_d: std_logic;
    signal wptr_0: std_logic;
    signal wptr_1: std_logic;
    signal wptr_2: std_logic;
    signal wptr_3: std_logic;
    signal wptr_4: std_logic;
    signal wptr_5: std_logic;
    signal wptr_6: std_logic;
    signal wptr_7: std_logic;
    signal wptr_8: std_logic;
    signal wptr_9: std_logic;
    signal wptr_10: std_logic;
    signal wptr_11: std_logic;
    signal wptr_12: std_logic;
    signal wptr_13: std_logic;
    signal wptr_14: std_logic;
    signal rptr_14: std_logic;
    signal rptr_11_ff: std_logic;
    signal rptr_12_ff: std_logic;
    signal rptr_13_ff: std_logic;
    signal ifcount_0: std_logic;
    signal ifcount_1: std_logic;
    signal ifcount_2: std_logic;
    signal ifcount_3: std_logic;
    signal co0: std_logic;
    signal ifcount_4: std_logic;
    signal ifcount_5: std_logic;
    signal co1: std_logic;
    signal ifcount_6: std_logic;
    signal ifcount_7: std_logic;
    signal co2: std_logic;
    signal ifcount_8: std_logic;
    signal ifcount_9: std_logic;
    signal co3: std_logic;
    signal ifcount_10: std_logic;
    signal ifcount_11: std_logic;
    signal co4: std_logic;
    signal ifcount_12: std_logic;
    signal ifcount_13: std_logic;
    signal co5: std_logic;
    signal ifcount_14: std_logic;
    signal co7: std_logic;
    signal co6: std_logic;
    signal rden_i: std_logic;
    signal co0_1: std_logic;
    signal co1_1: std_logic;
    signal co2_1: std_logic;
    signal co3_1: std_logic;
    signal co4_1: std_logic;
    signal co5_1: std_logic;
    signal cmp_le_1: std_logic;
    signal co6_1: std_logic;
    signal fcount_0: std_logic;
    signal fcount_1: std_logic;
    signal co0_2: std_logic;
    signal fcount_2: std_logic;
    signal fcount_3: std_logic;
    signal co1_2: std_logic;
    signal fcount_4: std_logic;
    signal fcount_5: std_logic;
    signal co2_2: std_logic;
    signal fcount_6: std_logic;
    signal fcount_7: std_logic;
    signal co3_2: std_logic;
    signal fcount_8: std_logic;
    signal fcount_9: std_logic;
    signal co4_2: std_logic;
    signal fcount_10: std_logic;
    signal fcount_11: std_logic;
    signal co5_2: std_logic;
    signal fcount_12: std_logic;
    signal fcount_13: std_logic;
    signal cmp_ge_d1: std_logic;
    signal co6_2: std_logic;
    signal wren_i_inv: std_logic;
    signal fcount_14: std_logic;
    signal iwcount_0: std_logic;
    signal iwcount_1: std_logic;
    signal iwcount_2: std_logic;
    signal iwcount_3: std_logic;
    signal co0_3: std_logic;
    signal iwcount_4: std_logic;
    signal iwcount_5: std_logic;
    signal co1_3: std_logic;
    signal iwcount_6: std_logic;
    signal iwcount_7: std_logic;
    signal co2_3: std_logic;
    signal iwcount_8: std_logic;
    signal iwcount_9: std_logic;
    signal co3_3: std_logic;
    signal iwcount_10: std_logic;
    signal iwcount_11: std_logic;
    signal co4_3: std_logic;
    signal iwcount_12: std_logic;
    signal iwcount_13: std_logic;
    signal co5_3: std_logic;
    signal iwcount_14: std_logic;
    signal co7_1: std_logic;
    signal wcount_14: std_logic;
    signal co6_3: std_logic;
    signal ircount_0: std_logic;
    signal ircount_1: std_logic;
    signal rcount_0: std_logic;
    signal rcount_1: std_logic;
    signal scuba_vhi: std_logic;
    signal ircount_2: std_logic;
    signal ircount_3: std_logic;
    signal rcount_2: std_logic;
    signal rcount_3: std_logic;
    signal co0_4: std_logic;
    signal ircount_4: std_logic;
    signal ircount_5: std_logic;
    signal rcount_4: std_logic;
    signal rcount_5: std_logic;
    signal co1_4: std_logic;
    signal ircount_6: std_logic;
    signal ircount_7: std_logic;
    signal rcount_6: std_logic;
    signal rcount_7: std_logic;
    signal co2_4: std_logic;
    signal ircount_8: std_logic;
    signal ircount_9: std_logic;
    signal rcount_8: std_logic;
    signal rcount_9: std_logic;
    signal co3_4: std_logic;
    signal ircount_10: std_logic;
    signal ircount_11: std_logic;
    signal rcount_10: std_logic;
    signal rcount_11: std_logic;
    signal co4_4: std_logic;
    signal ircount_12: std_logic;
    signal ircount_13: std_logic;
    signal rcount_12: std_logic;
    signal rcount_13: std_logic;
    signal co5_4: std_logic;
    signal ircount_14: std_logic;
    signal co7_2: std_logic;
    signal rcount_14: std_logic;
    signal co6_4: std_logic;
    signal mdout1_7_0: std_logic;
    signal mdout1_6_0: std_logic;
    signal mdout1_5_0: std_logic;
    signal mdout1_4_0: std_logic;
    signal mdout1_3_0: std_logic;
    signal mdout1_2_0: std_logic;
    signal mdout1_1_0: std_logic;
    signal mdout1_0_0: std_logic;
    signal mdout1_7_1: std_logic;
    signal mdout1_6_1: std_logic;
    signal mdout1_5_1: std_logic;
    signal mdout1_4_1: std_logic;
    signal mdout1_3_1: std_logic;
    signal mdout1_2_1: std_logic;
    signal mdout1_1_1: std_logic;
    signal mdout1_0_1: std_logic;
    signal mdout1_7_2: std_logic;
    signal mdout1_6_2: std_logic;
    signal mdout1_5_2: std_logic;
    signal mdout1_4_2: std_logic;
    signal mdout1_3_2: std_logic;
    signal mdout1_2_2: std_logic;
    signal mdout1_1_2: std_logic;
    signal mdout1_0_2: std_logic;
    signal mdout1_7_3: std_logic;
    signal mdout1_6_3: std_logic;
    signal mdout1_5_3: std_logic;
    signal mdout1_4_3: std_logic;
    signal mdout1_3_3: std_logic;
    signal mdout1_2_3: std_logic;
    signal mdout1_1_3: std_logic;
    signal mdout1_0_3: std_logic;
    signal mdout1_7_4: std_logic;
    signal mdout1_6_4: std_logic;
    signal mdout1_5_4: std_logic;
    signal mdout1_4_4: std_logic;
    signal mdout1_3_4: std_logic;
    signal mdout1_2_4: std_logic;
    signal mdout1_1_4: std_logic;
    signal mdout1_0_4: std_logic;
    signal mdout1_7_5: std_logic;
    signal mdout1_6_5: std_logic;
    signal mdout1_5_5: std_logic;
    signal mdout1_4_5: std_logic;
    signal mdout1_3_5: std_logic;
    signal mdout1_2_5: std_logic;
    signal mdout1_1_5: std_logic;
    signal mdout1_0_5: std_logic;
    signal mdout1_7_6: std_logic;
    signal mdout1_6_6: std_logic;
    signal mdout1_5_6: std_logic;
    signal mdout1_4_6: std_logic;
    signal mdout1_3_6: std_logic;
    signal mdout1_2_6: std_logic;
    signal mdout1_1_6: std_logic;
    signal mdout1_0_6: std_logic;
    signal mdout1_7_7: std_logic;
    signal mdout1_6_7: std_logic;
    signal mdout1_5_7: std_logic;
    signal mdout1_4_7: std_logic;
    signal mdout1_3_7: std_logic;
    signal mdout1_2_7: std_logic;
    signal mdout1_1_7: std_logic;
    signal mdout1_0_7: std_logic;
    signal mdout1_7_8: std_logic;
    signal mdout1_6_8: std_logic;
    signal mdout1_5_8: std_logic;
    signal mdout1_4_8: std_logic;
    signal mdout1_3_8: std_logic;
    signal mdout1_2_8: std_logic;
    signal mdout1_1_8: std_logic;
    signal mdout1_0_8: std_logic;
    signal mdout1_7_9: std_logic;
    signal mdout1_6_9: std_logic;
    signal mdout1_5_9: std_logic;
    signal mdout1_4_9: std_logic;
    signal mdout1_3_9: std_logic;
    signal mdout1_2_9: std_logic;
    signal mdout1_1_9: std_logic;
    signal mdout1_0_9: std_logic;
    signal mdout1_7_10: std_logic;
    signal mdout1_6_10: std_logic;
    signal mdout1_5_10: std_logic;
    signal mdout1_4_10: std_logic;
    signal mdout1_3_10: std_logic;
    signal mdout1_2_10: std_logic;
    signal mdout1_1_10: std_logic;
    signal mdout1_0_10: std_logic;
    signal mdout1_7_11: std_logic;
    signal mdout1_6_11: std_logic;
    signal mdout1_5_11: std_logic;
    signal mdout1_4_11: std_logic;
    signal mdout1_3_11: std_logic;
    signal mdout1_2_11: std_logic;
    signal mdout1_1_11: std_logic;
    signal mdout1_0_11: std_logic;
    signal mdout1_7_12: std_logic;
    signal mdout1_6_12: std_logic;
    signal mdout1_5_12: std_logic;
    signal mdout1_4_12: std_logic;
    signal mdout1_3_12: std_logic;
    signal mdout1_2_12: std_logic;
    signal mdout1_1_12: std_logic;
    signal mdout1_0_12: std_logic;
    signal mdout1_7_13: std_logic;
    signal mdout1_6_13: std_logic;
    signal mdout1_5_13: std_logic;
    signal mdout1_4_13: std_logic;
    signal mdout1_3_13: std_logic;
    signal mdout1_2_13: std_logic;
    signal mdout1_1_13: std_logic;
    signal mdout1_0_13: std_logic;
    signal mdout1_7_14: std_logic;
    signal mdout1_6_14: std_logic;
    signal mdout1_5_14: std_logic;
    signal mdout1_4_14: std_logic;
    signal mdout1_3_14: std_logic;
    signal mdout1_2_14: std_logic;
    signal mdout1_1_14: std_logic;
    signal mdout1_0_14: std_logic;
    signal mdout1_7_15: std_logic;
    signal mdout1_6_15: std_logic;
    signal mdout1_5_15: std_logic;
    signal mdout1_4_15: std_logic;
    signal mdout1_3_15: std_logic;
    signal mdout1_2_15: std_logic;
    signal mdout1_1_15: std_logic;
    signal mdout1_0_15: std_logic;
    signal mdout1_7_16: std_logic;
    signal mdout1_6_16: std_logic;
    signal mdout1_5_16: std_logic;
    signal mdout1_4_16: std_logic;
    signal mdout1_3_16: std_logic;
    signal mdout1_2_16: std_logic;
    signal mdout1_1_16: std_logic;
    signal mdout1_0_16: std_logic;
    signal mdout1_7_17: std_logic;
    signal mdout1_6_17: std_logic;
    signal mdout1_5_17: std_logic;
    signal mdout1_4_17: std_logic;
    signal mdout1_3_17: std_logic;
    signal mdout1_2_17: std_logic;
    signal mdout1_1_17: std_logic;
    signal mdout1_0_17: std_logic;
    signal mdout1_7_18: std_logic;
    signal mdout1_6_18: std_logic;
    signal mdout1_5_18: std_logic;
    signal mdout1_4_18: std_logic;
    signal mdout1_3_18: std_logic;
    signal mdout1_2_18: std_logic;
    signal mdout1_1_18: std_logic;
    signal mdout1_0_18: std_logic;
    signal mdout1_7_19: std_logic;
    signal mdout1_6_19: std_logic;
    signal mdout1_5_19: std_logic;
    signal mdout1_4_19: std_logic;
    signal mdout1_3_19: std_logic;
    signal mdout1_2_19: std_logic;
    signal mdout1_1_19: std_logic;
    signal mdout1_0_19: std_logic;
    signal mdout1_7_20: std_logic;
    signal mdout1_6_20: std_logic;
    signal mdout1_5_20: std_logic;
    signal mdout1_4_20: std_logic;
    signal mdout1_3_20: std_logic;
    signal mdout1_2_20: std_logic;
    signal mdout1_1_20: std_logic;
    signal mdout1_0_20: std_logic;
    signal mdout1_7_21: std_logic;
    signal mdout1_6_21: std_logic;
    signal mdout1_5_21: std_logic;
    signal mdout1_4_21: std_logic;
    signal mdout1_3_21: std_logic;
    signal mdout1_2_21: std_logic;
    signal mdout1_1_21: std_logic;
    signal mdout1_0_21: std_logic;
    signal mdout1_7_22: std_logic;
    signal mdout1_6_22: std_logic;
    signal mdout1_5_22: std_logic;
    signal mdout1_4_22: std_logic;
    signal mdout1_3_22: std_logic;
    signal mdout1_2_22: std_logic;
    signal mdout1_1_22: std_logic;
    signal mdout1_0_22: std_logic;
    signal mdout1_7_23: std_logic;
    signal mdout1_6_23: std_logic;
    signal mdout1_5_23: std_logic;
    signal mdout1_4_23: std_logic;
    signal mdout1_3_23: std_logic;
    signal mdout1_2_23: std_logic;
    signal mdout1_1_23: std_logic;
    signal mdout1_0_23: std_logic;
    signal mdout1_7_24: std_logic;
    signal mdout1_6_24: std_logic;
    signal mdout1_5_24: std_logic;
    signal mdout1_4_24: std_logic;
    signal mdout1_3_24: std_logic;
    signal mdout1_2_24: std_logic;
    signal mdout1_1_24: std_logic;
    signal mdout1_0_24: std_logic;
    signal mdout1_7_25: std_logic;
    signal mdout1_6_25: std_logic;
    signal mdout1_5_25: std_logic;
    signal mdout1_4_25: std_logic;
    signal mdout1_3_25: std_logic;
    signal mdout1_2_25: std_logic;
    signal mdout1_1_25: std_logic;
    signal mdout1_0_25: std_logic;
    signal mdout1_7_26: std_logic;
    signal mdout1_6_26: std_logic;
    signal mdout1_5_26: std_logic;
    signal mdout1_4_26: std_logic;
    signal mdout1_3_26: std_logic;
    signal mdout1_2_26: std_logic;
    signal mdout1_1_26: std_logic;
    signal mdout1_0_26: std_logic;
    signal mdout1_7_27: std_logic;
    signal mdout1_6_27: std_logic;
    signal mdout1_5_27: std_logic;
    signal mdout1_4_27: std_logic;
    signal mdout1_3_27: std_logic;
    signal mdout1_2_27: std_logic;
    signal mdout1_1_27: std_logic;
    signal mdout1_0_27: std_logic;
    signal mdout1_7_28: std_logic;
    signal mdout1_6_28: std_logic;
    signal mdout1_5_28: std_logic;
    signal mdout1_4_28: std_logic;
    signal mdout1_3_28: std_logic;
    signal mdout1_2_28: std_logic;
    signal mdout1_1_28: std_logic;
    signal mdout1_0_28: std_logic;
    signal mdout1_7_29: std_logic;
    signal mdout1_6_29: std_logic;
    signal mdout1_5_29: std_logic;
    signal mdout1_4_29: std_logic;
    signal mdout1_3_29: std_logic;
    signal mdout1_2_29: std_logic;
    signal mdout1_1_29: std_logic;
    signal mdout1_0_29: std_logic;
    signal mdout1_7_30: std_logic;
    signal mdout1_6_30: std_logic;
    signal mdout1_5_30: std_logic;
    signal mdout1_4_30: std_logic;
    signal mdout1_3_30: std_logic;
    signal mdout1_2_30: std_logic;
    signal mdout1_1_30: std_logic;
    signal mdout1_0_30: std_logic;
    signal mdout1_7_31: std_logic;
    signal mdout1_6_31: std_logic;
    signal mdout1_5_31: std_logic;
    signal mdout1_4_31: std_logic;
    signal mdout1_3_31: std_logic;
    signal mdout1_2_31: std_logic;
    signal mdout1_1_31: std_logic;
    signal mdout1_0_31: std_logic;
    signal mdout1_7_32: std_logic;
    signal mdout1_6_32: std_logic;
    signal mdout1_5_32: std_logic;
    signal mdout1_4_32: std_logic;
    signal mdout1_3_32: std_logic;
    signal mdout1_2_32: std_logic;
    signal mdout1_1_32: std_logic;
    signal mdout1_0_32: std_logic;
    signal mdout1_7_33: std_logic;
    signal mdout1_6_33: std_logic;
    signal mdout1_5_33: std_logic;
    signal mdout1_4_33: std_logic;
    signal mdout1_3_33: std_logic;
    signal mdout1_2_33: std_logic;
    signal mdout1_1_33: std_logic;
    signal mdout1_0_33: std_logic;
    signal mdout1_7_34: std_logic;
    signal mdout1_6_34: std_logic;
    signal mdout1_5_34: std_logic;
    signal mdout1_4_34: std_logic;
    signal mdout1_3_34: std_logic;
    signal mdout1_2_34: std_logic;
    signal mdout1_1_34: std_logic;
    signal mdout1_0_34: std_logic;
    signal rptr_13_ff2: std_logic;
    signal rptr_12_ff2: std_logic;
    signal rptr_11_ff2: std_logic;
    signal mdout1_7_35: std_logic;
    signal mdout1_6_35: std_logic;
    signal mdout1_5_35: std_logic;
    signal mdout1_4_35: std_logic;
    signal mdout1_3_35: std_logic;
    signal mdout1_2_35: std_logic;
    signal mdout1_1_35: std_logic;
    signal mdout1_0_35: std_logic;
    signal wcnt_sub_0: std_logic;
    signal wcnt_sub_1: std_logic;
    signal cnt_con: std_logic;
    signal rptr_0: std_logic;
    signal rptr_1: std_logic;
    signal wcount_0: std_logic;
    signal wcount_1: std_logic;
    signal wcnt_sub_2: std_logic;
    signal wcnt_sub_3: std_logic;
    signal co0_5: std_logic;
    signal rptr_2: std_logic;
    signal rptr_3: std_logic;
    signal wcount_2: std_logic;
    signal wcount_3: std_logic;
    signal wcnt_sub_4: std_logic;
    signal wcnt_sub_5: std_logic;
    signal co1_5: std_logic;
    signal rptr_4: std_logic;
    signal rptr_5: std_logic;
    signal wcount_4: std_logic;
    signal wcount_5: std_logic;
    signal wcnt_sub_6: std_logic;
    signal wcnt_sub_7: std_logic;
    signal co2_5: std_logic;
    signal rptr_6: std_logic;
    signal rptr_7: std_logic;
    signal wcount_6: std_logic;
    signal wcount_7: std_logic;
    signal wcnt_sub_8: std_logic;
    signal wcnt_sub_9: std_logic;
    signal co3_5: std_logic;
    signal rptr_8: std_logic;
    signal rptr_9: std_logic;
    signal wcount_8: std_logic;
    signal wcount_9: std_logic;
    signal wcnt_sub_10: std_logic;
    signal wcnt_sub_11: std_logic;
    signal co4_5: std_logic;
    signal rptr_10: std_logic;
    signal rptr_11: std_logic;
    signal wcount_10: std_logic;
    signal wcount_11: std_logic;
    signal wcnt_sub_12: std_logic;
    signal wcnt_sub_13: std_logic;
    signal co5_5: std_logic;
    signal rptr_12: std_logic;
    signal rptr_13: std_logic;
    signal wcount_12: std_logic;
    signal wcount_13: std_logic;
    signal wcnt_sub_14: std_logic;
    signal co6_5: std_logic;
    signal wcnt_sub_msb: std_logic;
    signal wren_i: std_logic;
    signal wcnt_reg_0: std_logic;
    signal wcnt_reg_1: std_logic;
    signal co0_6: std_logic;
    signal wcnt_reg_2: std_logic;
    signal wcnt_reg_3: std_logic;
    signal co1_6: std_logic;
    signal wcnt_reg_4: std_logic;
    signal wcnt_reg_5: std_logic;
    signal co2_6: std_logic;
    signal wcnt_reg_6: std_logic;
    signal wcnt_reg_7: std_logic;
    signal co3_6: std_logic;
    signal wcnt_reg_8: std_logic;
    signal wcnt_reg_9: std_logic;
    signal co4_6: std_logic;
    signal wcnt_reg_10: std_logic;
    signal wcnt_reg_11: std_logic;
    signal co5_6: std_logic;
    signal wcnt_reg_12: std_logic;
    signal wcnt_reg_13: std_logic;
    signal co6_6: std_logic;
    signal wcnt_reg_14: std_logic;
    signal af_set: std_logic;
    signal af_set_c: std_logic;
    signal scuba_vlo: std_logic;

    -- local component declarations
    component ROM16X1
    -- synopsys translate_off
        generic (initval : in String);
    -- synopsys translate_on
        port (AD3: in  std_logic; AD2: in  std_logic; AD1: in  std_logic; 
            AD0: in  std_logic; DO0: out  std_logic);
    end component;
    component MUX81
        port (D0: in  std_logic; D1: in  std_logic; D2: in  std_logic; 
            D3: in  std_logic; D4: in  std_logic; D5: in  std_logic; 
            D6: in  std_logic; D7: in  std_logic; SD1: in  std_logic; 
            SD2: in  std_logic; SD3: in  std_logic; Z: out  std_logic);
    end component;
    component AND2
        port (A: in  std_logic; B: in  std_logic; Z: out  std_logic);
    end component;
    component XOR2
        port (A: in  std_logic; B: in  std_logic; Z: out  std_logic);
    end component;
    component INV
        port (A: in  std_logic; Z: out  std_logic);
    end component;
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    component FADD2
        port (A1: in  std_logic; A0: in  std_logic; B1: in  std_logic; 
            B0: in  std_logic; CI: in  std_logic; COUT1: out  std_logic; 
            COUT0: out  std_logic; S1: out  std_logic; 
            S0: out  std_logic);
    end component;
    component FSUB2
        port (A1: in  std_logic; A0: in  std_logic; B1: in  std_logic; 
            B0: in  std_logic; BI: in  std_logic; BOUT1: out  std_logic; 
            BOUT0: out  std_logic; S1: out  std_logic; 
            S0: out  std_logic);
    end component;
    component CU2
        port (CI: in  std_logic; PC1: in  std_logic; PC0: in  std_logic; 
            CO: out  std_logic; NC1: out  std_logic; NC0: out  std_logic);
    end component;
    component CB2
        port (CI: in  std_logic; PC1: in  std_logic; PC0: in  std_logic; 
            CON: in  std_logic; CO: out  std_logic; NC1: out  std_logic; 
            NC0: out  std_logic);
    end component;
    component AGEB2
        port (A1: in  std_logic; A0: in  std_logic; B1: in  std_logic; 
            B0: in  std_logic; CI: in  std_logic; GE: out  std_logic);
    end component;
    component ALEB2
        port (A1: in  std_logic; A0: in  std_logic; B1: in  std_logic; 
            B0: in  std_logic; CI: in  std_logic; LE: out  std_logic);
    end component;
    component FD1P3BX
    -- synopsys translate_off
        generic (GSR : in String);
    -- synopsys translate_on
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            PD: in  std_logic; Q: out  std_logic);
    end component;
    component FD1P3DX
    -- synopsys translate_off
        generic (GSR : in String);
    -- synopsys translate_on
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            CD: in  std_logic; Q: out  std_logic);
    end component;
    component FD1S3BX
    -- synopsys translate_off
        generic (GSR : in String);
    -- synopsys translate_on
        port (D: in  std_logic; CK: in  std_logic; PD: in  std_logic; 
            Q: out  std_logic);
    end component;
    component FD1S3DX
    -- synopsys translate_off
        generic (GSR : in String);
    -- synopsys translate_on
        port (D: in  std_logic; CK: in  std_logic; CD: in  std_logic; 
            Q: out  std_logic);
    end component;
    component PDP16KA
    -- synopsys translate_off
        generic (GSR : in String; 
                CSDECODE_R : in std_logic_vector(2 downto 0); 
                CSDECODE_W : in std_logic_vector(2 downto 0); 
                RESETMODE : in String; REGMODE : in String; 
                DATA_WIDTH_R : in Integer; DATA_WIDTH_W : in Integer);
    -- synopsys translate_on
        port (DI0: in  std_logic; DI1: in  std_logic; DI2: in  std_logic; 
            DI3: in  std_logic; DI4: in  std_logic; DI5: in  std_logic; 
            DI6: in  std_logic; DI7: in  std_logic; DI8: in  std_logic; 
            DI9: in  std_logic; DI10: in  std_logic; DI11: in  std_logic; 
            DI12: in  std_logic; DI13: in  std_logic; 
            DI14: in  std_logic; DI15: in  std_logic; 
            DI16: in  std_logic; DI17: in  std_logic; 
            DI18: in  std_logic; DI19: in  std_logic; 
            DI20: in  std_logic; DI21: in  std_logic; 
            DI22: in  std_logic; DI23: in  std_logic; 
            DI24: in  std_logic; DI25: in  std_logic; 
            DI26: in  std_logic; DI27: in  std_logic; 
            DI28: in  std_logic; DI29: in  std_logic; 
            DI30: in  std_logic; DI31: in  std_logic; 
            DI32: in  std_logic; DI33: in  std_logic; 
            DI34: in  std_logic; DI35: in  std_logic; 
            ADW0: in  std_logic; ADW1: in  std_logic; 
            ADW2: in  std_logic; ADW3: in  std_logic; 
            ADW4: in  std_logic; ADW5: in  std_logic; 
            ADW6: in  std_logic; ADW7: in  std_logic; 
            ADW8: in  std_logic; ADW9: in  std_logic; 
            ADW10: in  std_logic; ADW11: in  std_logic; 
            ADW12: in  std_logic; ADW13: in  std_logic; 
            CEW: in  std_logic; CLKW: in  std_logic; WE: in  std_logic; 
            CSW0: in  std_logic; CSW1: in  std_logic; 
            CSW2: in  std_logic; ADR0: in  std_logic; 
            ADR1: in  std_logic; ADR2: in  std_logic; 
            ADR3: in  std_logic; ADR4: in  std_logic; 
            ADR5: in  std_logic; ADR6: in  std_logic; 
            ADR7: in  std_logic; ADR8: in  std_logic; 
            ADR9: in  std_logic; ADR10: in  std_logic; 
            ADR11: in  std_logic; ADR12: in  std_logic; 
            ADR13: in  std_logic; CER: in  std_logic; 
            CLKR: in  std_logic; CSR0: in  std_logic; 
            CSR1: in  std_logic; CSR2: in  std_logic; RST: in  std_logic; 
            DO0: out  std_logic; DO1: out  std_logic; 
            DO2: out  std_logic; DO3: out  std_logic; 
            DO4: out  std_logic; DO5: out  std_logic; 
            DO6: out  std_logic; DO7: out  std_logic; 
            DO8: out  std_logic; DO9: out  std_logic; 
            DO10: out  std_logic; DO11: out  std_logic; 
            DO12: out  std_logic; DO13: out  std_logic; 
            DO14: out  std_logic; DO15: out  std_logic; 
            DO16: out  std_logic; DO17: out  std_logic; 
            DO18: out  std_logic; DO19: out  std_logic; 
            DO20: out  std_logic; DO21: out  std_logic; 
            DO22: out  std_logic; DO23: out  std_logic; 
            DO24: out  std_logic; DO25: out  std_logic; 
            DO26: out  std_logic; DO27: out  std_logic; 
            DO28: out  std_logic; DO29: out  std_logic; 
            DO30: out  std_logic; DO31: out  std_logic; 
            DO32: out  std_logic; DO33: out  std_logic; 
            DO34: out  std_logic; DO35: out  std_logic);
    end component;
    attribute initval : string; 
    attribute MEM_LPC_FILE : string; 
    attribute MEM_INIT_FILE : string; 
    attribute CSDECODE_R : string; 
    attribute CSDECODE_W : string; 
    attribute RESETMODE : string; 
    attribute REGMODE : string; 
    attribute DATA_WIDTH_R : string; 
    attribute DATA_WIDTH_W : string; 
    attribute GSR : string; 
    attribute initval of LUT4_17 : label is "0x3232";
    attribute initval of LUT4_16 : label is "0x3232";
    attribute initval of LUT4_15 : label is "0xfffe";
    attribute initval of LUT4_14 : label is "0xfffe";
    attribute initval of LUT4_13 : label is "0xfffe";
    attribute initval of LUT4_12 : label is "0xfffe";
    attribute initval of LUT4_11 : label is "0xfffe";
    attribute initval of LUT4_10 : label is "0xfffe";
    attribute initval of LUT4_9 : label is "0xfffe";
    attribute initval of LUT4_8 : label is "0xfffe";
    attribute initval of LUT4_7 : label is "0xfffe";
    attribute initval of LUT4_6 : label is "0xfffe";
    attribute initval of LUT4_5 : label is "0xfffe";
    attribute initval of LUT4_4 : label is "0xfffe";
    attribute initval of LUT4_3 : label is "0xfffe";
    attribute initval of LUT4_2 : label is "0xfffe";
    attribute initval of LUT4_1 : label is "0xfffe";
    attribute initval of LUT4_0 : label is "0xfffe";
    attribute MEM_LPC_FILE of pdp_ram_0_0_31 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_0_31 : label is "";
    attribute CSDECODE_R of pdp_ram_0_0_31 : label is "0b000";
    attribute CSDECODE_W of pdp_ram_0_0_31 : label is "0b000";
    attribute GSR of pdp_ram_0_0_31 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_0_0_31 : label is "ASYNC";
    attribute REGMODE of pdp_ram_0_0_31 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_0_0_31 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_0_0_31 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_0_1_30 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_1_30 : label is "";
    attribute CSDECODE_R of pdp_ram_0_1_30 : label is "0b000";
    attribute CSDECODE_W of pdp_ram_0_1_30 : label is "0b000";
    attribute GSR of pdp_ram_0_1_30 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_0_1_30 : label is "ASYNC";
    attribute REGMODE of pdp_ram_0_1_30 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_0_1_30 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_0_1_30 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_0_2_29 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_2_29 : label is "";
    attribute CSDECODE_R of pdp_ram_0_2_29 : label is "0b000";
    attribute CSDECODE_W of pdp_ram_0_2_29 : label is "0b000";
    attribute GSR of pdp_ram_0_2_29 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_0_2_29 : label is "ASYNC";
    attribute REGMODE of pdp_ram_0_2_29 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_0_2_29 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_0_2_29 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_0_3_28 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_3_28 : label is "";
    attribute CSDECODE_R of pdp_ram_0_3_28 : label is "0b000";
    attribute CSDECODE_W of pdp_ram_0_3_28 : label is "0b000";
    attribute GSR of pdp_ram_0_3_28 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_0_3_28 : label is "ASYNC";
    attribute REGMODE of pdp_ram_0_3_28 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_0_3_28 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_0_3_28 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_1_0_27 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_0_27 : label is "";
    attribute CSDECODE_R of pdp_ram_1_0_27 : label is "0b001";
    attribute CSDECODE_W of pdp_ram_1_0_27 : label is "0b001";
    attribute GSR of pdp_ram_1_0_27 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_1_0_27 : label is "ASYNC";
    attribute REGMODE of pdp_ram_1_0_27 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_1_0_27 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_1_0_27 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_1_1_26 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_1_26 : label is "";
    attribute CSDECODE_R of pdp_ram_1_1_26 : label is "0b001";
    attribute CSDECODE_W of pdp_ram_1_1_26 : label is "0b001";
    attribute GSR of pdp_ram_1_1_26 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_1_1_26 : label is "ASYNC";
    attribute REGMODE of pdp_ram_1_1_26 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_1_1_26 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_1_1_26 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_1_2_25 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_2_25 : label is "";
    attribute CSDECODE_R of pdp_ram_1_2_25 : label is "0b001";
    attribute CSDECODE_W of pdp_ram_1_2_25 : label is "0b001";
    attribute GSR of pdp_ram_1_2_25 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_1_2_25 : label is "ASYNC";
    attribute REGMODE of pdp_ram_1_2_25 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_1_2_25 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_1_2_25 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_1_3_24 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_3_24 : label is "";
    attribute CSDECODE_R of pdp_ram_1_3_24 : label is "0b001";
    attribute CSDECODE_W of pdp_ram_1_3_24 : label is "0b001";
    attribute GSR of pdp_ram_1_3_24 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_1_3_24 : label is "ASYNC";
    attribute REGMODE of pdp_ram_1_3_24 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_1_3_24 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_1_3_24 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_2_0_23 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_0_23 : label is "";
    attribute CSDECODE_R of pdp_ram_2_0_23 : label is "0b010";
    attribute CSDECODE_W of pdp_ram_2_0_23 : label is "0b010";
    attribute GSR of pdp_ram_2_0_23 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_2_0_23 : label is "ASYNC";
    attribute REGMODE of pdp_ram_2_0_23 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_2_0_23 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_2_0_23 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_2_1_22 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_1_22 : label is "";
    attribute CSDECODE_R of pdp_ram_2_1_22 : label is "0b010";
    attribute CSDECODE_W of pdp_ram_2_1_22 : label is "0b010";
    attribute GSR of pdp_ram_2_1_22 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_2_1_22 : label is "ASYNC";
    attribute REGMODE of pdp_ram_2_1_22 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_2_1_22 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_2_1_22 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_2_2_21 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_2_21 : label is "";
    attribute CSDECODE_R of pdp_ram_2_2_21 : label is "0b010";
    attribute CSDECODE_W of pdp_ram_2_2_21 : label is "0b010";
    attribute GSR of pdp_ram_2_2_21 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_2_2_21 : label is "ASYNC";
    attribute REGMODE of pdp_ram_2_2_21 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_2_2_21 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_2_2_21 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_2_3_20 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_3_20 : label is "";
    attribute CSDECODE_R of pdp_ram_2_3_20 : label is "0b010";
    attribute CSDECODE_W of pdp_ram_2_3_20 : label is "0b010";
    attribute GSR of pdp_ram_2_3_20 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_2_3_20 : label is "ASYNC";
    attribute REGMODE of pdp_ram_2_3_20 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_2_3_20 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_2_3_20 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_3_0_19 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_0_19 : label is "";
    attribute CSDECODE_R of pdp_ram_3_0_19 : label is "0b011";
    attribute CSDECODE_W of pdp_ram_3_0_19 : label is "0b011";
    attribute GSR of pdp_ram_3_0_19 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_3_0_19 : label is "ASYNC";
    attribute REGMODE of pdp_ram_3_0_19 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_3_0_19 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_3_0_19 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_3_1_18 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_1_18 : label is "";
    attribute CSDECODE_R of pdp_ram_3_1_18 : label is "0b011";
    attribute CSDECODE_W of pdp_ram_3_1_18 : label is "0b011";
    attribute GSR of pdp_ram_3_1_18 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_3_1_18 : label is "ASYNC";
    attribute REGMODE of pdp_ram_3_1_18 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_3_1_18 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_3_1_18 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_3_2_17 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_2_17 : label is "";
    attribute CSDECODE_R of pdp_ram_3_2_17 : label is "0b011";
    attribute CSDECODE_W of pdp_ram_3_2_17 : label is "0b011";
    attribute GSR of pdp_ram_3_2_17 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_3_2_17 : label is "ASYNC";
    attribute REGMODE of pdp_ram_3_2_17 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_3_2_17 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_3_2_17 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_3_3_16 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_3_16 : label is "";
    attribute CSDECODE_R of pdp_ram_3_3_16 : label is "0b011";
    attribute CSDECODE_W of pdp_ram_3_3_16 : label is "0b011";
    attribute GSR of pdp_ram_3_3_16 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_3_3_16 : label is "ASYNC";
    attribute REGMODE of pdp_ram_3_3_16 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_3_3_16 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_3_3_16 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_4_0_15 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_0_15 : label is "";
    attribute CSDECODE_R of pdp_ram_4_0_15 : label is "0b100";
    attribute CSDECODE_W of pdp_ram_4_0_15 : label is "0b100";
    attribute GSR of pdp_ram_4_0_15 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_4_0_15 : label is "ASYNC";
    attribute REGMODE of pdp_ram_4_0_15 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_4_0_15 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_4_0_15 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_4_1_14 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_1_14 : label is "";
    attribute CSDECODE_R of pdp_ram_4_1_14 : label is "0b100";
    attribute CSDECODE_W of pdp_ram_4_1_14 : label is "0b100";
    attribute GSR of pdp_ram_4_1_14 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_4_1_14 : label is "ASYNC";
    attribute REGMODE of pdp_ram_4_1_14 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_4_1_14 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_4_1_14 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_4_2_13 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_2_13 : label is "";
    attribute CSDECODE_R of pdp_ram_4_2_13 : label is "0b100";
    attribute CSDECODE_W of pdp_ram_4_2_13 : label is "0b100";
    attribute GSR of pdp_ram_4_2_13 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_4_2_13 : label is "ASYNC";
    attribute REGMODE of pdp_ram_4_2_13 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_4_2_13 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_4_2_13 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_4_3_12 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_3_12 : label is "";
    attribute CSDECODE_R of pdp_ram_4_3_12 : label is "0b100";
    attribute CSDECODE_W of pdp_ram_4_3_12 : label is "0b100";
    attribute GSR of pdp_ram_4_3_12 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_4_3_12 : label is "ASYNC";
    attribute REGMODE of pdp_ram_4_3_12 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_4_3_12 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_4_3_12 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_5_0_11 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_0_11 : label is "";
    attribute CSDECODE_R of pdp_ram_5_0_11 : label is "0b101";
    attribute CSDECODE_W of pdp_ram_5_0_11 : label is "0b101";
    attribute GSR of pdp_ram_5_0_11 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_5_0_11 : label is "ASYNC";
    attribute REGMODE of pdp_ram_5_0_11 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_5_0_11 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_5_0_11 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_5_1_10 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_1_10 : label is "";
    attribute CSDECODE_R of pdp_ram_5_1_10 : label is "0b101";
    attribute CSDECODE_W of pdp_ram_5_1_10 : label is "0b101";
    attribute GSR of pdp_ram_5_1_10 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_5_1_10 : label is "ASYNC";
    attribute REGMODE of pdp_ram_5_1_10 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_5_1_10 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_5_1_10 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_5_2_9 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_2_9 : label is "";
    attribute CSDECODE_R of pdp_ram_5_2_9 : label is "0b101";
    attribute CSDECODE_W of pdp_ram_5_2_9 : label is "0b101";
    attribute GSR of pdp_ram_5_2_9 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_5_2_9 : label is "ASYNC";
    attribute REGMODE of pdp_ram_5_2_9 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_5_2_9 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_5_2_9 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_5_3_8 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_3_8 : label is "";
    attribute CSDECODE_R of pdp_ram_5_3_8 : label is "0b101";
    attribute CSDECODE_W of pdp_ram_5_3_8 : label is "0b101";
    attribute GSR of pdp_ram_5_3_8 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_5_3_8 : label is "ASYNC";
    attribute REGMODE of pdp_ram_5_3_8 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_5_3_8 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_5_3_8 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_6_0_7 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_0_7 : label is "";
    attribute CSDECODE_R of pdp_ram_6_0_7 : label is "0b110";
    attribute CSDECODE_W of pdp_ram_6_0_7 : label is "0b110";
    attribute GSR of pdp_ram_6_0_7 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_6_0_7 : label is "ASYNC";
    attribute REGMODE of pdp_ram_6_0_7 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_6_0_7 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_6_0_7 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_6_1_6 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_1_6 : label is "";
    attribute CSDECODE_R of pdp_ram_6_1_6 : label is "0b110";
    attribute CSDECODE_W of pdp_ram_6_1_6 : label is "0b110";
    attribute GSR of pdp_ram_6_1_6 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_6_1_6 : label is "ASYNC";
    attribute REGMODE of pdp_ram_6_1_6 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_6_1_6 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_6_1_6 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_6_2_5 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_2_5 : label is "";
    attribute CSDECODE_R of pdp_ram_6_2_5 : label is "0b110";
    attribute CSDECODE_W of pdp_ram_6_2_5 : label is "0b110";
    attribute GSR of pdp_ram_6_2_5 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_6_2_5 : label is "ASYNC";
    attribute REGMODE of pdp_ram_6_2_5 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_6_2_5 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_6_2_5 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_6_3_4 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_3_4 : label is "";
    attribute CSDECODE_R of pdp_ram_6_3_4 : label is "0b110";
    attribute CSDECODE_W of pdp_ram_6_3_4 : label is "0b110";
    attribute GSR of pdp_ram_6_3_4 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_6_3_4 : label is "ASYNC";
    attribute REGMODE of pdp_ram_6_3_4 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_6_3_4 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_6_3_4 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_7_0_3 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_0_3 : label is "";
    attribute CSDECODE_R of pdp_ram_7_0_3 : label is "0b111";
    attribute CSDECODE_W of pdp_ram_7_0_3 : label is "0b111";
    attribute GSR of pdp_ram_7_0_3 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_7_0_3 : label is "ASYNC";
    attribute REGMODE of pdp_ram_7_0_3 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_7_0_3 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_7_0_3 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_7_1_2 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_1_2 : label is "";
    attribute CSDECODE_R of pdp_ram_7_1_2 : label is "0b111";
    attribute CSDECODE_W of pdp_ram_7_1_2 : label is "0b111";
    attribute GSR of pdp_ram_7_1_2 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_7_1_2 : label is "ASYNC";
    attribute REGMODE of pdp_ram_7_1_2 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_7_1_2 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_7_1_2 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_7_2_1 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_2_1 : label is "";
    attribute CSDECODE_R of pdp_ram_7_2_1 : label is "0b111";
    attribute CSDECODE_W of pdp_ram_7_2_1 : label is "0b111";
    attribute GSR of pdp_ram_7_2_1 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_7_2_1 : label is "ASYNC";
    attribute REGMODE of pdp_ram_7_2_1 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_7_2_1 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_7_2_1 : label is "9";
    attribute MEM_LPC_FILE of pdp_ram_7_3_0 : label is "fifo_36x16k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_3_0 : label is "";
    attribute CSDECODE_R of pdp_ram_7_3_0 : label is "0b111";
    attribute CSDECODE_W of pdp_ram_7_3_0 : label is "0b111";
    attribute GSR of pdp_ram_7_3_0 : label is "DISABLED";
    attribute RESETMODE of pdp_ram_7_3_0 : label is "ASYNC";
    attribute REGMODE of pdp_ram_7_3_0 : label is "OUTREG";
    attribute DATA_WIDTH_R of pdp_ram_7_3_0 : label is "9";
    attribute DATA_WIDTH_W of pdp_ram_7_3_0 : label is "9";
    attribute GSR of FF_98 : label is "ENABLED";
    attribute GSR of FF_97 : label is "ENABLED";
    attribute GSR of FF_96 : label is "ENABLED";
    attribute GSR of FF_95 : label is "ENABLED";
    attribute GSR of FF_94 : label is "ENABLED";
    attribute GSR of FF_93 : label is "ENABLED";
    attribute GSR of FF_92 : label is "ENABLED";
    attribute GSR of FF_91 : label is "ENABLED";
    attribute GSR of FF_90 : label is "ENABLED";
    attribute GSR of FF_89 : label is "ENABLED";
    attribute GSR of FF_88 : label is "ENABLED";
    attribute GSR of FF_87 : label is "ENABLED";
    attribute GSR of FF_86 : label is "ENABLED";
    attribute GSR of FF_85 : label is "ENABLED";
    attribute GSR of FF_84 : label is "ENABLED";
    attribute GSR of FF_83 : label is "ENABLED";
    attribute GSR of FF_82 : label is "ENABLED";
    attribute GSR of FF_81 : label is "ENABLED";
    attribute GSR of FF_80 : label is "ENABLED";
    attribute GSR of FF_79 : label is "ENABLED";
    attribute GSR of FF_78 : label is "ENABLED";
    attribute GSR of FF_77 : label is "ENABLED";
    attribute GSR of FF_76 : label is "ENABLED";
    attribute GSR of FF_75 : label is "ENABLED";
    attribute GSR of FF_74 : label is "ENABLED";
    attribute GSR of FF_73 : label is "ENABLED";
    attribute GSR of FF_72 : label is "ENABLED";
    attribute GSR of FF_71 : label is "ENABLED";
    attribute GSR of FF_70 : label is "ENABLED";
    attribute GSR of FF_69 : label is "ENABLED";
    attribute GSR of FF_68 : label is "ENABLED";
    attribute GSR of FF_67 : label is "ENABLED";
    attribute GSR of FF_66 : label is "ENABLED";
    attribute GSR of FF_65 : label is "ENABLED";
    attribute GSR of FF_64 : label is "ENABLED";
    attribute GSR of FF_63 : label is "ENABLED";
    attribute GSR of FF_62 : label is "ENABLED";
    attribute GSR of FF_61 : label is "ENABLED";
    attribute GSR of FF_60 : label is "ENABLED";
    attribute GSR of FF_59 : label is "ENABLED";
    attribute GSR of FF_58 : label is "ENABLED";
    attribute GSR of FF_57 : label is "ENABLED";
    attribute GSR of FF_56 : label is "ENABLED";
    attribute GSR of FF_55 : label is "ENABLED";
    attribute GSR of FF_54 : label is "ENABLED";
    attribute GSR of FF_53 : label is "ENABLED";
    attribute GSR of FF_52 : label is "ENABLED";
    attribute GSR of FF_51 : label is "ENABLED";
    attribute GSR of FF_50 : label is "ENABLED";
    attribute GSR of FF_49 : label is "ENABLED";
    attribute GSR of FF_48 : label is "ENABLED";
    attribute GSR of FF_47 : label is "ENABLED";
    attribute GSR of FF_46 : label is "ENABLED";
    attribute GSR of FF_45 : label is "ENABLED";
    attribute GSR of FF_44 : label is "ENABLED";
    attribute GSR of FF_43 : label is "ENABLED";
    attribute GSR of FF_42 : label is "ENABLED";
    attribute GSR of FF_41 : label is "ENABLED";
    attribute GSR of FF_40 : label is "ENABLED";
    attribute GSR of FF_39 : label is "ENABLED";
    attribute GSR of FF_38 : label is "ENABLED";
    attribute GSR of FF_37 : label is "ENABLED";
    attribute GSR of FF_36 : label is "ENABLED";
    attribute GSR of FF_35 : label is "ENABLED";
    attribute GSR of FF_34 : label is "ENABLED";
    attribute GSR of FF_33 : label is "ENABLED";
    attribute GSR of FF_32 : label is "ENABLED";
    attribute GSR of FF_31 : label is "ENABLED";
    attribute GSR of FF_30 : label is "ENABLED";
    attribute GSR of FF_29 : label is "ENABLED";
    attribute GSR of FF_28 : label is "ENABLED";
    attribute GSR of FF_27 : label is "ENABLED";
    attribute GSR of FF_26 : label is "ENABLED";
    attribute GSR of FF_25 : label is "ENABLED";
    attribute GSR of FF_24 : label is "ENABLED";
    attribute GSR of FF_23 : label is "ENABLED";
    attribute GSR of FF_22 : label is "ENABLED";
    attribute GSR of FF_21 : label is "ENABLED";
    attribute GSR of FF_20 : label is "ENABLED";
    attribute GSR of FF_19 : label is "ENABLED";
    attribute GSR of FF_18 : label is "ENABLED";
    attribute GSR of FF_17 : label is "ENABLED";
    attribute GSR of FF_16 : label is "ENABLED";
    attribute GSR of FF_15 : label is "ENABLED";
    attribute GSR of FF_14 : label is "ENABLED";
    attribute GSR of FF_13 : label is "ENABLED";
    attribute GSR of FF_12 : label is "ENABLED";
    attribute GSR of FF_11 : label is "ENABLED";
    attribute GSR of FF_10 : label is "ENABLED";
    attribute GSR of FF_9 : label is "ENABLED";
    attribute GSR of FF_8 : label is "ENABLED";
    attribute GSR of FF_7 : label is "ENABLED";
    attribute GSR of FF_6 : label is "ENABLED";
    attribute GSR of FF_5 : label is "ENABLED";
    attribute GSR of FF_4 : label is "ENABLED";
    attribute GSR of FF_3 : label is "ENABLED";
    attribute GSR of FF_2 : label is "ENABLED";
    attribute GSR of FF_1 : label is "ENABLED";
    attribute GSR of FF_0 : label is "ENABLED";
    attribute syn_keep : boolean;

begin
    -- component instantiation statements
    AND2_t21: AND2
        port map (A=>WrEn, B=>invout_2, Z=>wren_i);

    INV_4: INV
        port map (A=>full_i, Z=>invout_2);

    AND2_t20: AND2
        port map (A=>RdEn, B=>invout_1, Z=>rden_i);

    INV_3: INV
        port map (A=>empty_i, Z=>invout_1);

    AND2_t19: AND2
        port map (A=>wren_i, B=>rden_i_inv, Z=>cnt_con);

    XOR2_t18: XOR2
        port map (A=>wren_i, B=>rden_i, Z=>fcnt_en);

    INV_2: INV
        port map (A=>rden_i, Z=>rden_i_inv);

    INV_1: INV
        port map (A=>wren_i, Z=>wren_i_inv);

    LUT4_17: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x3232")
        -- synopsys translate_on
        port map (AD3=>scuba_vlo, AD2=>cmp_le_1, AD1=>wren_i, 
            AD0=>empty_i, DO0=>empty_d);

    LUT4_16: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0x3232")
        -- synopsys translate_on
        port map (AD3=>scuba_vlo, AD2=>cmp_ge_d1, AD1=>rden_i, 
            AD0=>full_i, DO0=>full_d);

    LUT4_15: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0);

    LUT4_14: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_1);

    LUT4_13: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_2);

    LUT4_12: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_3);

    AND2_t17: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_4);

    AND2_t16: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_5);

    AND2_t15: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_6);

    AND2_t14: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_7);

    LUT4_11: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_8);

    LUT4_10: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_9);

    LUT4_9: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_10);

    LUT4_8: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_11);

    AND2_t13: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_12);

    AND2_t12: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_13);

    AND2_t11: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_14);

    AND2_t10: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_15);

    LUT4_7: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_16);

    LUT4_6: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_17);

    LUT4_5: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_18);

    LUT4_4: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_19);

    AND2_t9: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_20);

    AND2_t8: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_21);

    AND2_t7: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_22);

    AND2_t6: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_23);

    LUT4_3: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_24);

    LUT4_2: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_25);

    LUT4_1: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_26);

    LUT4_0: ROM16X1
        -- synopsys translate_off
        generic map (initval=> "0xfffe")
        -- synopsys translate_on
        port map (AD3=>rptr_11, AD2=>rden_i_inv, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rden_cr0_27);

    AND2_t5: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_28);

    AND2_t4: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_29);

    AND2_t3: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_30);

    AND2_t2: AND2
        port map (A=>rden_i, B=>rptr_11, Z=>rden_cr0_31);

    AND2_t1: AND2
        port map (A=>rden_i, B=>invout_0, Z=>r_nw);

    INV_0: INV
        port map (A=>wren_i, Z=>invout_0);

    XOR2_t0: XOR2
        port map (A=>wcount_14, B=>rptr_14, Z=>wcnt_sub_msb);

    pdp_ram_0_0_31: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "000", CSDECODE_W=> "000", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, CSR0=>rden_cr0, 
            CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, DO0=>mdout1_0_0, 
            DO1=>mdout1_0_1, DO2=>mdout1_0_2, DO3=>mdout1_0_3, 
            DO4=>mdout1_0_4, DO5=>mdout1_0_5, DO6=>mdout1_0_6, 
            DO7=>mdout1_0_7, DO8=>mdout1_0_8, DO9=>open, DO10=>open, 
            DO11=>open, DO12=>open, DO13=>open, DO14=>open, DO15=>open, 
            DO16=>open, DO17=>open, DO18=>open, DO19=>open, DO20=>open, 
            DO21=>open, DO22=>open, DO23=>open, DO24=>open, DO25=>open, 
            DO26=>open, DO27=>open, DO28=>open, DO29=>open, DO30=>open, 
            DO31=>open, DO32=>open, DO33=>open, DO34=>open, DO35=>open);

    pdp_ram_0_1_30: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "000", CSDECODE_W=> "000", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_1, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_0_9, DO1=>mdout1_0_10, DO2=>mdout1_0_11, 
            DO3=>mdout1_0_12, DO4=>mdout1_0_13, DO5=>mdout1_0_14, 
            DO6=>mdout1_0_15, DO7=>mdout1_0_16, DO8=>mdout1_0_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_0_2_29: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "000", CSDECODE_W=> "000", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_2, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_0_18, DO1=>mdout1_0_19, DO2=>mdout1_0_20, 
            DO3=>mdout1_0_21, DO4=>mdout1_0_22, DO5=>mdout1_0_23, 
            DO6=>mdout1_0_24, DO7=>mdout1_0_25, DO8=>mdout1_0_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_0_3_28: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "000", CSDECODE_W=> "000", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_3, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_0_27, DO1=>mdout1_0_28, DO2=>mdout1_0_29, 
            DO3=>mdout1_0_30, DO4=>mdout1_0_31, DO5=>mdout1_0_32, 
            DO6=>mdout1_0_33, DO7=>mdout1_0_34, DO8=>mdout1_0_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_1_0_27: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "001", CSDECODE_W=> "001", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_4, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_1_0, DO1=>mdout1_1_1, DO2=>mdout1_1_2, 
            DO3=>mdout1_1_3, DO4=>mdout1_1_4, DO5=>mdout1_1_5, 
            DO6=>mdout1_1_6, DO7=>mdout1_1_7, DO8=>mdout1_1_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_1_1_26: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "001", CSDECODE_W=> "001", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_5, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_1_9, DO1=>mdout1_1_10, DO2=>mdout1_1_11, 
            DO3=>mdout1_1_12, DO4=>mdout1_1_13, DO5=>mdout1_1_14, 
            DO6=>mdout1_1_15, DO7=>mdout1_1_16, DO8=>mdout1_1_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_1_2_25: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "001", CSDECODE_W=> "001", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_6, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_1_18, DO1=>mdout1_1_19, DO2=>mdout1_1_20, 
            DO3=>mdout1_1_21, DO4=>mdout1_1_22, DO5=>mdout1_1_23, 
            DO6=>mdout1_1_24, DO7=>mdout1_1_25, DO8=>mdout1_1_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_1_3_24: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "001", CSDECODE_W=> "001", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_7, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_1_27, DO1=>mdout1_1_28, DO2=>mdout1_1_29, 
            DO3=>mdout1_1_30, DO4=>mdout1_1_31, DO5=>mdout1_1_32, 
            DO6=>mdout1_1_33, DO7=>mdout1_1_34, DO8=>mdout1_1_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_2_0_23: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "010", CSDECODE_W=> "010", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_8, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_2_0, DO1=>mdout1_2_1, DO2=>mdout1_2_2, 
            DO3=>mdout1_2_3, DO4=>mdout1_2_4, DO5=>mdout1_2_5, 
            DO6=>mdout1_2_6, DO7=>mdout1_2_7, DO8=>mdout1_2_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_2_1_22: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "010", CSDECODE_W=> "010", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_9, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_2_9, DO1=>mdout1_2_10, DO2=>mdout1_2_11, 
            DO3=>mdout1_2_12, DO4=>mdout1_2_13, DO5=>mdout1_2_14, 
            DO6=>mdout1_2_15, DO7=>mdout1_2_16, DO8=>mdout1_2_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_2_2_21: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "010", CSDECODE_W=> "010", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_10, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_2_18, DO1=>mdout1_2_19, DO2=>mdout1_2_20, 
            DO3=>mdout1_2_21, DO4=>mdout1_2_22, DO5=>mdout1_2_23, 
            DO6=>mdout1_2_24, DO7=>mdout1_2_25, DO8=>mdout1_2_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_2_3_20: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "010", CSDECODE_W=> "010", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_11, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_2_27, DO1=>mdout1_2_28, DO2=>mdout1_2_29, 
            DO3=>mdout1_2_30, DO4=>mdout1_2_31, DO5=>mdout1_2_32, 
            DO6=>mdout1_2_33, DO7=>mdout1_2_34, DO8=>mdout1_2_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_3_0_19: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "011", CSDECODE_W=> "011", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_12, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_3_0, DO1=>mdout1_3_1, DO2=>mdout1_3_2, 
            DO3=>mdout1_3_3, DO4=>mdout1_3_4, DO5=>mdout1_3_5, 
            DO6=>mdout1_3_6, DO7=>mdout1_3_7, DO8=>mdout1_3_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_3_1_18: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "011", CSDECODE_W=> "011", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_13, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_3_9, DO1=>mdout1_3_10, DO2=>mdout1_3_11, 
            DO3=>mdout1_3_12, DO4=>mdout1_3_13, DO5=>mdout1_3_14, 
            DO6=>mdout1_3_15, DO7=>mdout1_3_16, DO8=>mdout1_3_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_3_2_17: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "011", CSDECODE_W=> "011", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_14, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_3_18, DO1=>mdout1_3_19, DO2=>mdout1_3_20, 
            DO3=>mdout1_3_21, DO4=>mdout1_3_22, DO5=>mdout1_3_23, 
            DO6=>mdout1_3_24, DO7=>mdout1_3_25, DO8=>mdout1_3_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_3_3_16: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "011", CSDECODE_W=> "011", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_15, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_3_27, DO1=>mdout1_3_28, DO2=>mdout1_3_29, 
            DO3=>mdout1_3_30, DO4=>mdout1_3_31, DO5=>mdout1_3_32, 
            DO6=>mdout1_3_33, DO7=>mdout1_3_34, DO8=>mdout1_3_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_4_0_15: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "100", CSDECODE_W=> "100", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_16, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_4_0, DO1=>mdout1_4_1, DO2=>mdout1_4_2, 
            DO3=>mdout1_4_3, DO4=>mdout1_4_4, DO5=>mdout1_4_5, 
            DO6=>mdout1_4_6, DO7=>mdout1_4_7, DO8=>mdout1_4_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_4_1_14: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "100", CSDECODE_W=> "100", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_17, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_4_9, DO1=>mdout1_4_10, DO2=>mdout1_4_11, 
            DO3=>mdout1_4_12, DO4=>mdout1_4_13, DO5=>mdout1_4_14, 
            DO6=>mdout1_4_15, DO7=>mdout1_4_16, DO8=>mdout1_4_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_4_2_13: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "100", CSDECODE_W=> "100", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_18, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_4_18, DO1=>mdout1_4_19, DO2=>mdout1_4_20, 
            DO3=>mdout1_4_21, DO4=>mdout1_4_22, DO5=>mdout1_4_23, 
            DO6=>mdout1_4_24, DO7=>mdout1_4_25, DO8=>mdout1_4_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_4_3_12: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "100", CSDECODE_W=> "100", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_19, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_4_27, DO1=>mdout1_4_28, DO2=>mdout1_4_29, 
            DO3=>mdout1_4_30, DO4=>mdout1_4_31, DO5=>mdout1_4_32, 
            DO6=>mdout1_4_33, DO7=>mdout1_4_34, DO8=>mdout1_4_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_5_0_11: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "101", CSDECODE_W=> "101", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_20, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_5_0, DO1=>mdout1_5_1, DO2=>mdout1_5_2, 
            DO3=>mdout1_5_3, DO4=>mdout1_5_4, DO5=>mdout1_5_5, 
            DO6=>mdout1_5_6, DO7=>mdout1_5_7, DO8=>mdout1_5_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_5_1_10: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "101", CSDECODE_W=> "101", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_21, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_5_9, DO1=>mdout1_5_10, DO2=>mdout1_5_11, 
            DO3=>mdout1_5_12, DO4=>mdout1_5_13, DO5=>mdout1_5_14, 
            DO6=>mdout1_5_15, DO7=>mdout1_5_16, DO8=>mdout1_5_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_5_2_9: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "101", CSDECODE_W=> "101", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_22, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_5_18, DO1=>mdout1_5_19, DO2=>mdout1_5_20, 
            DO3=>mdout1_5_21, DO4=>mdout1_5_22, DO5=>mdout1_5_23, 
            DO6=>mdout1_5_24, DO7=>mdout1_5_25, DO8=>mdout1_5_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_5_3_8: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "101", CSDECODE_W=> "101", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_23, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_5_27, DO1=>mdout1_5_28, DO2=>mdout1_5_29, 
            DO3=>mdout1_5_30, DO4=>mdout1_5_31, DO5=>mdout1_5_32, 
            DO6=>mdout1_5_33, DO7=>mdout1_5_34, DO8=>mdout1_5_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_6_0_7: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "110", CSDECODE_W=> "110", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_24, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_6_0, DO1=>mdout1_6_1, DO2=>mdout1_6_2, 
            DO3=>mdout1_6_3, DO4=>mdout1_6_4, DO5=>mdout1_6_5, 
            DO6=>mdout1_6_6, DO7=>mdout1_6_7, DO8=>mdout1_6_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_6_1_6: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "110", CSDECODE_W=> "110", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_25, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_6_9, DO1=>mdout1_6_10, DO2=>mdout1_6_11, 
            DO3=>mdout1_6_12, DO4=>mdout1_6_13, DO5=>mdout1_6_14, 
            DO6=>mdout1_6_15, DO7=>mdout1_6_16, DO8=>mdout1_6_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_6_2_5: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "110", CSDECODE_W=> "110", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_26, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_6_18, DO1=>mdout1_6_19, DO2=>mdout1_6_20, 
            DO3=>mdout1_6_21, DO4=>mdout1_6_22, DO5=>mdout1_6_23, 
            DO6=>mdout1_6_24, DO7=>mdout1_6_25, DO8=>mdout1_6_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_6_3_4: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "110", CSDECODE_W=> "110", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_27, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_6_27, DO1=>mdout1_6_28, DO2=>mdout1_6_29, 
            DO3=>mdout1_6_30, DO4=>mdout1_6_31, DO5=>mdout1_6_32, 
            DO6=>mdout1_6_33, DO7=>mdout1_6_34, DO8=>mdout1_6_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_7_0_3: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "111", CSDECODE_W=> "111", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(0), DI1=>Data(1), DI2=>Data(2), DI3=>Data(3), 
            DI4=>Data(4), DI5=>Data(5), DI6=>Data(6), DI7=>Data(7), 
            DI8=>Data(8), DI9=>scuba_vlo, DI10=>scuba_vlo, 
            DI11=>scuba_vlo, DI12=>scuba_vlo, DI13=>scuba_vlo, 
            DI14=>scuba_vlo, DI15=>scuba_vlo, DI16=>scuba_vlo, 
            DI17=>scuba_vlo, DI18=>scuba_vlo, DI19=>scuba_vlo, 
            DI20=>scuba_vlo, DI21=>scuba_vlo, DI22=>scuba_vlo, 
            DI23=>scuba_vlo, DI24=>scuba_vlo, DI25=>scuba_vlo, 
            DI26=>scuba_vlo, DI27=>scuba_vlo, DI28=>scuba_vlo, 
            DI29=>scuba_vlo, DI30=>scuba_vlo, DI31=>scuba_vlo, 
            DI32=>scuba_vlo, DI33=>scuba_vlo, DI34=>scuba_vlo, 
            DI35=>scuba_vlo, ADW0=>scuba_vlo, ADW1=>scuba_vlo, 
            ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, ADW5=>wptr_2, 
            ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, ADW9=>wptr_6, 
            ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, ADW13=>wptr_10, 
            CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, CSW0=>wptr_11, 
            CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_28, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_7_0, DO1=>mdout1_7_1, DO2=>mdout1_7_2, 
            DO3=>mdout1_7_3, DO4=>mdout1_7_4, DO5=>mdout1_7_5, 
            DO6=>mdout1_7_6, DO7=>mdout1_7_7, DO8=>mdout1_7_8, DO9=>open, 
            DO10=>open, DO11=>open, DO12=>open, DO13=>open, DO14=>open, 
            DO15=>open, DO16=>open, DO17=>open, DO18=>open, DO19=>open, 
            DO20=>open, DO21=>open, DO22=>open, DO23=>open, DO24=>open, 
            DO25=>open, DO26=>open, DO27=>open, DO28=>open, DO29=>open, 
            DO30=>open, DO31=>open, DO32=>open, DO33=>open, DO34=>open, 
            DO35=>open);

    pdp_ram_7_1_2: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "111", CSDECODE_W=> "111", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(9), DI1=>Data(10), DI2=>Data(11), 
            DI3=>Data(12), DI4=>Data(13), DI5=>Data(14), DI6=>Data(15), 
            DI7=>Data(16), DI8=>Data(17), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_29, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_7_9, DO1=>mdout1_7_10, DO2=>mdout1_7_11, 
            DO3=>mdout1_7_12, DO4=>mdout1_7_13, DO5=>mdout1_7_14, 
            DO6=>mdout1_7_15, DO7=>mdout1_7_16, DO8=>mdout1_7_17, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_7_2_1: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "111", CSDECODE_W=> "111", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(18), DI1=>Data(19), DI2=>Data(20), 
            DI3=>Data(21), DI4=>Data(22), DI5=>Data(23), DI6=>Data(24), 
            DI7=>Data(25), DI8=>Data(26), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_30, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_7_18, DO1=>mdout1_7_19, DO2=>mdout1_7_20, 
            DO3=>mdout1_7_21, DO4=>mdout1_7_22, DO5=>mdout1_7_23, 
            DO6=>mdout1_7_24, DO7=>mdout1_7_25, DO8=>mdout1_7_26, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    pdp_ram_7_3_0: PDP16KA
        -- synopsys translate_off
        generic map (CSDECODE_R=> "111", CSDECODE_W=> "111", GSR=> "DISABLED", 
        RESETMODE=> "ASYNC", REGMODE=> "OUTREG", DATA_WIDTH_R=>  9, 
        DATA_WIDTH_W=>  9)
        -- synopsys translate_on
        port map (DI0=>Data(27), DI1=>Data(28), DI2=>Data(29), 
            DI3=>Data(30), DI4=>Data(31), DI5=>Data(32), DI6=>Data(33), 
            DI7=>Data(34), DI8=>Data(35), DI9=>scuba_vlo, 
            DI10=>scuba_vlo, DI11=>scuba_vlo, DI12=>scuba_vlo, 
            DI13=>scuba_vlo, DI14=>scuba_vlo, DI15=>scuba_vlo, 
            DI16=>scuba_vlo, DI17=>scuba_vlo, DI18=>scuba_vlo, 
            DI19=>scuba_vlo, DI20=>scuba_vlo, DI21=>scuba_vlo, 
            DI22=>scuba_vlo, DI23=>scuba_vlo, DI24=>scuba_vlo, 
            DI25=>scuba_vlo, DI26=>scuba_vlo, DI27=>scuba_vlo, 
            DI28=>scuba_vlo, DI29=>scuba_vlo, DI30=>scuba_vlo, 
            DI31=>scuba_vlo, DI32=>scuba_vlo, DI33=>scuba_vlo, 
            DI34=>scuba_vlo, DI35=>scuba_vlo, ADW0=>scuba_vlo, 
            ADW1=>scuba_vlo, ADW2=>scuba_vlo, ADW3=>wptr_0, ADW4=>wptr_1, 
            ADW5=>wptr_2, ADW6=>wptr_3, ADW7=>wptr_4, ADW8=>wptr_5, 
            ADW9=>wptr_6, ADW10=>wptr_7, ADW11=>wptr_8, ADW12=>wptr_9, 
            ADW13=>wptr_10, CEW=>wren_i, CLKW=>Clock, WE=>scuba_vhi, 
            CSW0=>wptr_11, CSW1=>wptr_12, CSW2=>wptr_13, ADR0=>scuba_vlo, 
            ADR1=>scuba_vlo, ADR2=>scuba_vlo, ADR3=>rptr_0, ADR4=>rptr_1, 
            ADR5=>rptr_2, ADR6=>rptr_3, ADR7=>rptr_4, ADR8=>rptr_5, 
            ADR9=>rptr_6, ADR10=>rptr_7, ADR11=>rptr_8, ADR12=>rptr_9, 
            ADR13=>rptr_10, CER=>scuba_vhi, CLKR=>Clock, 
            CSR0=>rden_cr0_31, CSR1=>rptr_12, CSR2=>rptr_13, RST=>Reset, 
            DO0=>mdout1_7_27, DO1=>mdout1_7_28, DO2=>mdout1_7_29, 
            DO3=>mdout1_7_30, DO4=>mdout1_7_31, DO5=>mdout1_7_32, 
            DO6=>mdout1_7_33, DO7=>mdout1_7_34, DO8=>mdout1_7_35, 
            DO9=>open, DO10=>open, DO11=>open, DO12=>open, DO13=>open, 
            DO14=>open, DO15=>open, DO16=>open, DO17=>open, DO18=>open, 
            DO19=>open, DO20=>open, DO21=>open, DO22=>open, DO23=>open, 
            DO24=>open, DO25=>open, DO26=>open, DO27=>open, DO28=>open, 
            DO29=>open, DO30=>open, DO31=>open, DO32=>open, DO33=>open, 
            DO34=>open, DO35=>open);

    FF_98: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_0, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_0);

    FF_97: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_1, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_1);

    FF_96: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_2, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_2);

    FF_95: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_3, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_3);

    FF_94: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_4, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_4);

    FF_93: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_5, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_5);

    FF_92: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_6, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_6);

    FF_91: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_7, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_7);

    FF_90: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_8, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_8);

    FF_89: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_9, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_9);

    FF_88: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_10, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_10);

    FF_87: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_11, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_11);

    FF_86: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_12, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_12);

    FF_85: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_13, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_13);

    FF_84: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ifcount_14, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_14);

    FF_83: FD1S3BX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>empty_d, CK=>Clock, PD=>Reset, Q=>empty_i);

    FF_82: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>full_d, CK=>Clock, CD=>Reset, Q=>full_i);

    FF_81: FD1P3BX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_0, SP=>wren_i, CK=>Clock, PD=>Reset, 
            Q=>wcount_0);

    FF_80: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_1, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_1);

    FF_79: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_2, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_2);

    FF_78: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_3, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_3);

    FF_77: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_4, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_4);

    FF_76: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_5, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_5);

    FF_75: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_6, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_6);

    FF_74: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_7, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_7);

    FF_73: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_8, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_8);

    FF_72: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_9, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_9);

    FF_71: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_10, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_10);

    FF_70: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_11, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_11);

    FF_69: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_12, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_12);

    FF_68: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_13, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_13);

    FF_67: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>iwcount_14, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_14);

    FF_66: FD1P3BX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_0, SP=>rden_i, CK=>Clock, PD=>Reset, 
            Q=>rcount_0);

    FF_65: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_1, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_1);

    FF_64: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_2, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_2);

    FF_63: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_3, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_3);

    FF_62: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_4, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_4);

    FF_61: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_5, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_5);

    FF_60: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_6, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_6);

    FF_59: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_7, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_7);

    FF_58: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_8, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_8);

    FF_57: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_9, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_9);

    FF_56: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_10, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_10);

    FF_55: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_11, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_11);

    FF_54: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_12, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_12);

    FF_53: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_13, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_13);

    FF_52: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>ircount_14, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_14);

    FF_51: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_0, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_0);

    FF_50: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_1, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_1);

    FF_49: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_2, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_2);

    FF_48: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_3, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_3);

    FF_47: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_4, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_4);

    FF_46: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_5, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_5);

    FF_45: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_6, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_6);

    FF_44: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_7, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_7);

    FF_43: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_8, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_8);

    FF_42: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_9, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_9);

    FF_41: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_10, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_10);

    FF_40: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_11, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_11);

    FF_39: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_12, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_12);

    FF_38: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_13, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_13);

    FF_37: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcount_14, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_14);

    FF_36: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_0, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_0);

    FF_35: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_1, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_1);

    FF_34: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_2, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_2);

    FF_33: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_3, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_3);

    FF_32: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_4, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_4);

    FF_31: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_5, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_5);

    FF_30: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_6, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_6);

    FF_29: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_7, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_7);

    FF_28: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_8, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_8);

    FF_27: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_9, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_9);

    FF_26: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_10, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_10);

    FF_25: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_11, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_11);

    FF_24: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_12, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_12);

    FF_23: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_13, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_13);

    FF_22: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rcount_14, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_14);

    FF_21: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_11, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_11_ff);

    FF_20: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_12, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_12_ff);

    FF_19: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_13, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_13_ff);

    FF_18: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_11_ff, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_11_ff2);

    FF_17: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_12_ff, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_12_ff2);

    FF_16: FD1P3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>rptr_13_ff, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_13_ff2);

    FF_15: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_0, CK=>Clock, CD=>Reset, Q=>wcnt_reg_0);

    FF_14: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_1, CK=>Clock, CD=>Reset, Q=>wcnt_reg_1);

    FF_13: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_2, CK=>Clock, CD=>Reset, Q=>wcnt_reg_2);

    FF_12: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_3, CK=>Clock, CD=>Reset, Q=>wcnt_reg_3);

    FF_11: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_4, CK=>Clock, CD=>Reset, Q=>wcnt_reg_4);

    FF_10: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_5, CK=>Clock, CD=>Reset, Q=>wcnt_reg_5);

    FF_9: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_6, CK=>Clock, CD=>Reset, Q=>wcnt_reg_6);

    FF_8: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_7, CK=>Clock, CD=>Reset, Q=>wcnt_reg_7);

    FF_7: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_8, CK=>Clock, CD=>Reset, Q=>wcnt_reg_8);

    FF_6: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_9, CK=>Clock, CD=>Reset, Q=>wcnt_reg_9);

    FF_5: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_10, CK=>Clock, CD=>Reset, Q=>wcnt_reg_10);

    FF_4: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_11, CK=>Clock, CD=>Reset, Q=>wcnt_reg_11);

    FF_3: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_12, CK=>Clock, CD=>Reset, Q=>wcnt_reg_12);

    FF_2: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_13, CK=>Clock, CD=>Reset, Q=>wcnt_reg_13);

    FF_1: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>wcnt_sub_14, CK=>Clock, CD=>Reset, Q=>wcnt_reg_14);

    FF_0: FD1S3DX
        -- synopsys translate_off
        generic map (GSR=> "ENABLED")
        -- synopsys translate_on
        port map (D=>af_set, CK=>Clock, CD=>Reset, Q=>AlmostFull);

    bdcnt_bctr_0: CB2
        port map (CI=>cnt_con, PC1=>fcount_1, PC0=>fcount_0, 
            CON=>cnt_con, CO=>co0, NC1=>ifcount_1, NC0=>ifcount_0);

    bdcnt_bctr_1: CB2
        port map (CI=>co0, PC1=>fcount_3, PC0=>fcount_2, CON=>cnt_con, 
            CO=>co1, NC1=>ifcount_3, NC0=>ifcount_2);

    bdcnt_bctr_2: CB2
        port map (CI=>co1, PC1=>fcount_5, PC0=>fcount_4, CON=>cnt_con, 
            CO=>co2, NC1=>ifcount_5, NC0=>ifcount_4);

    bdcnt_bctr_3: CB2
        port map (CI=>co2, PC1=>fcount_7, PC0=>fcount_6, CON=>cnt_con, 
            CO=>co3, NC1=>ifcount_7, NC0=>ifcount_6);

    bdcnt_bctr_4: CB2
        port map (CI=>co3, PC1=>fcount_9, PC0=>fcount_8, CON=>cnt_con, 
            CO=>co4, NC1=>ifcount_9, NC0=>ifcount_8);

    bdcnt_bctr_5: CB2
        port map (CI=>co4, PC1=>fcount_11, PC0=>fcount_10, CON=>cnt_con, 
            CO=>co5, NC1=>ifcount_11, NC0=>ifcount_10);

    bdcnt_bctr_6: CB2
        port map (CI=>co5, PC1=>fcount_13, PC0=>fcount_12, CON=>cnt_con, 
            CO=>co6, NC1=>ifcount_13, NC0=>ifcount_12);

    bdcnt_bctr_7: CB2
        port map (CI=>co6, PC1=>scuba_vlo, PC0=>fcount_14, CON=>cnt_con, 
            CO=>co7, NC1=>open, NC0=>ifcount_14);

    e_cmp_0: ALEB2
        port map (A1=>fcount_1, A0=>fcount_0, B1=>scuba_vlo, B0=>rden_i, 
            CI=>scuba_vhi, LE=>co0_1);

    e_cmp_1: ALEB2
        port map (A1=>fcount_3, A0=>fcount_2, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co0_1, LE=>co1_1);

    e_cmp_2: ALEB2
        port map (A1=>fcount_5, A0=>fcount_4, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co1_1, LE=>co2_1);

    e_cmp_3: ALEB2
        port map (A1=>fcount_7, A0=>fcount_6, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co2_1, LE=>co3_1);

    e_cmp_4: ALEB2
        port map (A1=>fcount_9, A0=>fcount_8, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co3_1, LE=>co4_1);

    e_cmp_5: ALEB2
        port map (A1=>fcount_11, A0=>fcount_10, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co4_1, LE=>co5_1);

    e_cmp_6: ALEB2
        port map (A1=>fcount_13, A0=>fcount_12, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co5_1, LE=>co6_1);

    e_cmp_7: ALEB2
        port map (A1=>scuba_vlo, A0=>fcount_14, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co6_1, LE=>cmp_le_1);

    g_cmp_0: AGEB2
        port map (A1=>fcount_1, A0=>fcount_0, B1=>wren_i, B0=>wren_i, 
            CI=>scuba_vhi, GE=>co0_2);

    g_cmp_1: AGEB2
        port map (A1=>fcount_3, A0=>fcount_2, B1=>wren_i, B0=>wren_i, 
            CI=>co0_2, GE=>co1_2);

    g_cmp_2: AGEB2
        port map (A1=>fcount_5, A0=>fcount_4, B1=>wren_i, B0=>wren_i, 
            CI=>co1_2, GE=>co2_2);

    g_cmp_3: AGEB2
        port map (A1=>fcount_7, A0=>fcount_6, B1=>wren_i, B0=>wren_i, 
            CI=>co2_2, GE=>co3_2);

    g_cmp_4: AGEB2
        port map (A1=>fcount_9, A0=>fcount_8, B1=>wren_i, B0=>wren_i, 
            CI=>co3_2, GE=>co4_2);

    g_cmp_5: AGEB2
        port map (A1=>fcount_11, A0=>fcount_10, B1=>wren_i, B0=>wren_i, 
            CI=>co4_2, GE=>co5_2);

    g_cmp_6: AGEB2
        port map (A1=>fcount_13, A0=>fcount_12, B1=>wren_i, B0=>wren_i, 
            CI=>co5_2, GE=>co6_2);

    g_cmp_7: AGEB2
        port map (A1=>scuba_vlo, A0=>fcount_14, B1=>scuba_vlo, 
            B0=>wren_i_inv, CI=>co6_2, GE=>cmp_ge_d1);

    w_ctr_0: CU2
        port map (CI=>scuba_vhi, PC1=>wcount_1, PC0=>wcount_0, CO=>co0_3, 
            NC1=>iwcount_1, NC0=>iwcount_0);

    w_ctr_1: CU2
        port map (CI=>co0_3, PC1=>wcount_3, PC0=>wcount_2, CO=>co1_3, 
            NC1=>iwcount_3, NC0=>iwcount_2);

    w_ctr_2: CU2
        port map (CI=>co1_3, PC1=>wcount_5, PC0=>wcount_4, CO=>co2_3, 
            NC1=>iwcount_5, NC0=>iwcount_4);

    w_ctr_3: CU2
        port map (CI=>co2_3, PC1=>wcount_7, PC0=>wcount_6, CO=>co3_3, 
            NC1=>iwcount_7, NC0=>iwcount_6);

    w_ctr_4: CU2
        port map (CI=>co3_3, PC1=>wcount_9, PC0=>wcount_8, CO=>co4_3, 
            NC1=>iwcount_9, NC0=>iwcount_8);

    w_ctr_5: CU2
        port map (CI=>co4_3, PC1=>wcount_11, PC0=>wcount_10, CO=>co5_3, 
            NC1=>iwcount_11, NC0=>iwcount_10);

    w_ctr_6: CU2
        port map (CI=>co5_3, PC1=>wcount_13, PC0=>wcount_12, CO=>co6_3, 
            NC1=>iwcount_13, NC0=>iwcount_12);

    w_ctr_7: CU2
        port map (CI=>co6_3, PC1=>scuba_vlo, PC0=>wcount_14, CO=>co7_1, 
            NC1=>open, NC0=>iwcount_14);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    r_ctr_0: CU2
        port map (CI=>scuba_vhi, PC1=>rcount_1, PC0=>rcount_0, CO=>co0_4, 
            NC1=>ircount_1, NC0=>ircount_0);

    r_ctr_1: CU2
        port map (CI=>co0_4, PC1=>rcount_3, PC0=>rcount_2, CO=>co1_4, 
            NC1=>ircount_3, NC0=>ircount_2);

    r_ctr_2: CU2
        port map (CI=>co1_4, PC1=>rcount_5, PC0=>rcount_4, CO=>co2_4, 
            NC1=>ircount_5, NC0=>ircount_4);

    r_ctr_3: CU2
        port map (CI=>co2_4, PC1=>rcount_7, PC0=>rcount_6, CO=>co3_4, 
            NC1=>ircount_7, NC0=>ircount_6);

    r_ctr_4: CU2
        port map (CI=>co3_4, PC1=>rcount_9, PC0=>rcount_8, CO=>co4_4, 
            NC1=>ircount_9, NC0=>ircount_8);

    r_ctr_5: CU2
        port map (CI=>co4_4, PC1=>rcount_11, PC0=>rcount_10, CO=>co5_4, 
            NC1=>ircount_11, NC0=>ircount_10);

    r_ctr_6: CU2
        port map (CI=>co5_4, PC1=>rcount_13, PC0=>rcount_12, CO=>co6_4, 
            NC1=>ircount_13, NC0=>ircount_12);

    r_ctr_7: CU2
        port map (CI=>co6_4, PC1=>scuba_vlo, PC0=>rcount_14, CO=>co7_2, 
            NC1=>open, NC0=>ircount_14);

    mux_35: MUX81
        port map (D0=>mdout1_0_0, D1=>mdout1_1_0, D2=>mdout1_2_0, 
            D3=>mdout1_3_0, D4=>mdout1_4_0, D5=>mdout1_5_0, 
            D6=>mdout1_6_0, D7=>mdout1_7_0, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(0));

    mux_34: MUX81
        port map (D0=>mdout1_0_1, D1=>mdout1_1_1, D2=>mdout1_2_1, 
            D3=>mdout1_3_1, D4=>mdout1_4_1, D5=>mdout1_5_1, 
            D6=>mdout1_6_1, D7=>mdout1_7_1, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(1));

    mux_33: MUX81
        port map (D0=>mdout1_0_2, D1=>mdout1_1_2, D2=>mdout1_2_2, 
            D3=>mdout1_3_2, D4=>mdout1_4_2, D5=>mdout1_5_2, 
            D6=>mdout1_6_2, D7=>mdout1_7_2, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(2));

    mux_32: MUX81
        port map (D0=>mdout1_0_3, D1=>mdout1_1_3, D2=>mdout1_2_3, 
            D3=>mdout1_3_3, D4=>mdout1_4_3, D5=>mdout1_5_3, 
            D6=>mdout1_6_3, D7=>mdout1_7_3, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(3));

    mux_31: MUX81
        port map (D0=>mdout1_0_4, D1=>mdout1_1_4, D2=>mdout1_2_4, 
            D3=>mdout1_3_4, D4=>mdout1_4_4, D5=>mdout1_5_4, 
            D6=>mdout1_6_4, D7=>mdout1_7_4, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(4));

    mux_30: MUX81
        port map (D0=>mdout1_0_5, D1=>mdout1_1_5, D2=>mdout1_2_5, 
            D3=>mdout1_3_5, D4=>mdout1_4_5, D5=>mdout1_5_5, 
            D6=>mdout1_6_5, D7=>mdout1_7_5, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(5));

    mux_29: MUX81
        port map (D0=>mdout1_0_6, D1=>mdout1_1_6, D2=>mdout1_2_6, 
            D3=>mdout1_3_6, D4=>mdout1_4_6, D5=>mdout1_5_6, 
            D6=>mdout1_6_6, D7=>mdout1_7_6, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(6));

    mux_28: MUX81
        port map (D0=>mdout1_0_7, D1=>mdout1_1_7, D2=>mdout1_2_7, 
            D3=>mdout1_3_7, D4=>mdout1_4_7, D5=>mdout1_5_7, 
            D6=>mdout1_6_7, D7=>mdout1_7_7, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(7));

    mux_27: MUX81
        port map (D0=>mdout1_0_8, D1=>mdout1_1_8, D2=>mdout1_2_8, 
            D3=>mdout1_3_8, D4=>mdout1_4_8, D5=>mdout1_5_8, 
            D6=>mdout1_6_8, D7=>mdout1_7_8, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(8));

    mux_26: MUX81
        port map (D0=>mdout1_0_9, D1=>mdout1_1_9, D2=>mdout1_2_9, 
            D3=>mdout1_3_9, D4=>mdout1_4_9, D5=>mdout1_5_9, 
            D6=>mdout1_6_9, D7=>mdout1_7_9, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(9));

    mux_25: MUX81
        port map (D0=>mdout1_0_10, D1=>mdout1_1_10, D2=>mdout1_2_10, 
            D3=>mdout1_3_10, D4=>mdout1_4_10, D5=>mdout1_5_10, 
            D6=>mdout1_6_10, D7=>mdout1_7_10, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(10));

    mux_24: MUX81
        port map (D0=>mdout1_0_11, D1=>mdout1_1_11, D2=>mdout1_2_11, 
            D3=>mdout1_3_11, D4=>mdout1_4_11, D5=>mdout1_5_11, 
            D6=>mdout1_6_11, D7=>mdout1_7_11, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(11));

    mux_23: MUX81
        port map (D0=>mdout1_0_12, D1=>mdout1_1_12, D2=>mdout1_2_12, 
            D3=>mdout1_3_12, D4=>mdout1_4_12, D5=>mdout1_5_12, 
            D6=>mdout1_6_12, D7=>mdout1_7_12, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(12));

    mux_22: MUX81
        port map (D0=>mdout1_0_13, D1=>mdout1_1_13, D2=>mdout1_2_13, 
            D3=>mdout1_3_13, D4=>mdout1_4_13, D5=>mdout1_5_13, 
            D6=>mdout1_6_13, D7=>mdout1_7_13, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(13));

    mux_21: MUX81
        port map (D0=>mdout1_0_14, D1=>mdout1_1_14, D2=>mdout1_2_14, 
            D3=>mdout1_3_14, D4=>mdout1_4_14, D5=>mdout1_5_14, 
            D6=>mdout1_6_14, D7=>mdout1_7_14, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(14));

    mux_20: MUX81
        port map (D0=>mdout1_0_15, D1=>mdout1_1_15, D2=>mdout1_2_15, 
            D3=>mdout1_3_15, D4=>mdout1_4_15, D5=>mdout1_5_15, 
            D6=>mdout1_6_15, D7=>mdout1_7_15, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(15));

    mux_19: MUX81
        port map (D0=>mdout1_0_16, D1=>mdout1_1_16, D2=>mdout1_2_16, 
            D3=>mdout1_3_16, D4=>mdout1_4_16, D5=>mdout1_5_16, 
            D6=>mdout1_6_16, D7=>mdout1_7_16, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(16));

    mux_18: MUX81
        port map (D0=>mdout1_0_17, D1=>mdout1_1_17, D2=>mdout1_2_17, 
            D3=>mdout1_3_17, D4=>mdout1_4_17, D5=>mdout1_5_17, 
            D6=>mdout1_6_17, D7=>mdout1_7_17, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(17));

    mux_17: MUX81
        port map (D0=>mdout1_0_18, D1=>mdout1_1_18, D2=>mdout1_2_18, 
            D3=>mdout1_3_18, D4=>mdout1_4_18, D5=>mdout1_5_18, 
            D6=>mdout1_6_18, D7=>mdout1_7_18, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(18));

    mux_16: MUX81
        port map (D0=>mdout1_0_19, D1=>mdout1_1_19, D2=>mdout1_2_19, 
            D3=>mdout1_3_19, D4=>mdout1_4_19, D5=>mdout1_5_19, 
            D6=>mdout1_6_19, D7=>mdout1_7_19, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(19));

    mux_15: MUX81
        port map (D0=>mdout1_0_20, D1=>mdout1_1_20, D2=>mdout1_2_20, 
            D3=>mdout1_3_20, D4=>mdout1_4_20, D5=>mdout1_5_20, 
            D6=>mdout1_6_20, D7=>mdout1_7_20, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(20));

    mux_14: MUX81
        port map (D0=>mdout1_0_21, D1=>mdout1_1_21, D2=>mdout1_2_21, 
            D3=>mdout1_3_21, D4=>mdout1_4_21, D5=>mdout1_5_21, 
            D6=>mdout1_6_21, D7=>mdout1_7_21, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(21));

    mux_13: MUX81
        port map (D0=>mdout1_0_22, D1=>mdout1_1_22, D2=>mdout1_2_22, 
            D3=>mdout1_3_22, D4=>mdout1_4_22, D5=>mdout1_5_22, 
            D6=>mdout1_6_22, D7=>mdout1_7_22, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(22));

    mux_12: MUX81
        port map (D0=>mdout1_0_23, D1=>mdout1_1_23, D2=>mdout1_2_23, 
            D3=>mdout1_3_23, D4=>mdout1_4_23, D5=>mdout1_5_23, 
            D6=>mdout1_6_23, D7=>mdout1_7_23, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(23));

    mux_11: MUX81
        port map (D0=>mdout1_0_24, D1=>mdout1_1_24, D2=>mdout1_2_24, 
            D3=>mdout1_3_24, D4=>mdout1_4_24, D5=>mdout1_5_24, 
            D6=>mdout1_6_24, D7=>mdout1_7_24, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(24));

    mux_10: MUX81
        port map (D0=>mdout1_0_25, D1=>mdout1_1_25, D2=>mdout1_2_25, 
            D3=>mdout1_3_25, D4=>mdout1_4_25, D5=>mdout1_5_25, 
            D6=>mdout1_6_25, D7=>mdout1_7_25, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(25));

    mux_9: MUX81
        port map (D0=>mdout1_0_26, D1=>mdout1_1_26, D2=>mdout1_2_26, 
            D3=>mdout1_3_26, D4=>mdout1_4_26, D5=>mdout1_5_26, 
            D6=>mdout1_6_26, D7=>mdout1_7_26, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(26));

    mux_8: MUX81
        port map (D0=>mdout1_0_27, D1=>mdout1_1_27, D2=>mdout1_2_27, 
            D3=>mdout1_3_27, D4=>mdout1_4_27, D5=>mdout1_5_27, 
            D6=>mdout1_6_27, D7=>mdout1_7_27, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(27));

    mux_7: MUX81
        port map (D0=>mdout1_0_28, D1=>mdout1_1_28, D2=>mdout1_2_28, 
            D3=>mdout1_3_28, D4=>mdout1_4_28, D5=>mdout1_5_28, 
            D6=>mdout1_6_28, D7=>mdout1_7_28, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(28));

    mux_6: MUX81
        port map (D0=>mdout1_0_29, D1=>mdout1_1_29, D2=>mdout1_2_29, 
            D3=>mdout1_3_29, D4=>mdout1_4_29, D5=>mdout1_5_29, 
            D6=>mdout1_6_29, D7=>mdout1_7_29, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(29));

    mux_5: MUX81
        port map (D0=>mdout1_0_30, D1=>mdout1_1_30, D2=>mdout1_2_30, 
            D3=>mdout1_3_30, D4=>mdout1_4_30, D5=>mdout1_5_30, 
            D6=>mdout1_6_30, D7=>mdout1_7_30, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(30));

    mux_4: MUX81
        port map (D0=>mdout1_0_31, D1=>mdout1_1_31, D2=>mdout1_2_31, 
            D3=>mdout1_3_31, D4=>mdout1_4_31, D5=>mdout1_5_31, 
            D6=>mdout1_6_31, D7=>mdout1_7_31, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(31));

    mux_3: MUX81
        port map (D0=>mdout1_0_32, D1=>mdout1_1_32, D2=>mdout1_2_32, 
            D3=>mdout1_3_32, D4=>mdout1_4_32, D5=>mdout1_5_32, 
            D6=>mdout1_6_32, D7=>mdout1_7_32, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(32));

    mux_2: MUX81
        port map (D0=>mdout1_0_33, D1=>mdout1_1_33, D2=>mdout1_2_33, 
            D3=>mdout1_3_33, D4=>mdout1_4_33, D5=>mdout1_5_33, 
            D6=>mdout1_6_33, D7=>mdout1_7_33, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(33));

    mux_1: MUX81
        port map (D0=>mdout1_0_34, D1=>mdout1_1_34, D2=>mdout1_2_34, 
            D3=>mdout1_3_34, D4=>mdout1_4_34, D5=>mdout1_5_34, 
            D6=>mdout1_6_34, D7=>mdout1_7_34, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(34));

    mux_0: MUX81
        port map (D0=>mdout1_0_35, D1=>mdout1_1_35, D2=>mdout1_2_35, 
            D3=>mdout1_3_35, D4=>mdout1_4_35, D5=>mdout1_5_35, 
            D6=>mdout1_6_35, D7=>mdout1_7_35, SD1=>rptr_11_ff2, 
            SD2=>rptr_12_ff2, SD3=>rptr_13_ff2, Z=>Q(35));

    wcnt_0: FSUB2
        port map (A1=>wcount_1, A0=>wcount_0, B1=>rptr_1, B0=>rptr_0, 
            BI=>cnt_con, BOUT1=>co0_5, BOUT0=>open, S1=>wcnt_sub_1, 
            S0=>wcnt_sub_0);

    wcnt_1: FSUB2
        port map (A1=>wcount_3, A0=>wcount_2, B1=>rptr_3, B0=>rptr_2, 
            BI=>co0_5, BOUT1=>co1_5, BOUT0=>open, S1=>wcnt_sub_3, 
            S0=>wcnt_sub_2);

    wcnt_2: FSUB2
        port map (A1=>wcount_5, A0=>wcount_4, B1=>rptr_5, B0=>rptr_4, 
            BI=>co1_5, BOUT1=>co2_5, BOUT0=>open, S1=>wcnt_sub_5, 
            S0=>wcnt_sub_4);

    wcnt_3: FSUB2
        port map (A1=>wcount_7, A0=>wcount_6, B1=>rptr_7, B0=>rptr_6, 
            BI=>co2_5, BOUT1=>co3_5, BOUT0=>open, S1=>wcnt_sub_7, 
            S0=>wcnt_sub_6);

    wcnt_4: FSUB2
        port map (A1=>wcount_9, A0=>wcount_8, B1=>rptr_9, B0=>rptr_8, 
            BI=>co3_5, BOUT1=>co4_5, BOUT0=>open, S1=>wcnt_sub_9, 
            S0=>wcnt_sub_8);

    wcnt_5: FSUB2
        port map (A1=>wcount_11, A0=>wcount_10, B1=>rptr_11, B0=>rptr_10, 
            BI=>co4_5, BOUT1=>co5_5, BOUT0=>open, S1=>wcnt_sub_11, 
            S0=>wcnt_sub_10);

    wcnt_6: FSUB2
        port map (A1=>wcount_13, A0=>wcount_12, B1=>rptr_13, B0=>rptr_12, 
            BI=>co5_5, BOUT1=>co6_5, BOUT0=>open, S1=>wcnt_sub_13, 
            S0=>wcnt_sub_12);

    wcnt_7: FSUB2
        port map (A1=>scuba_vlo, A0=>wcnt_sub_msb, B1=>scuba_vlo, 
            B0=>scuba_vlo, BI=>co6_5, BOUT1=>open, BOUT0=>open, S1=>open, 
            S0=>wcnt_sub_14);

    af_set_cmp_0: AGEB2
        port map (A1=>wcnt_reg_1, A0=>wcnt_reg_0, B1=>AmFullThresh(1), 
            B0=>AmFullThresh(0), CI=>wren_i, GE=>co0_6);

    af_set_cmp_1: AGEB2
        port map (A1=>wcnt_reg_3, A0=>wcnt_reg_2, B1=>AmFullThresh(3), 
            B0=>AmFullThresh(2), CI=>co0_6, GE=>co1_6);

    af_set_cmp_2: AGEB2
        port map (A1=>wcnt_reg_5, A0=>wcnt_reg_4, B1=>AmFullThresh(5), 
            B0=>AmFullThresh(4), CI=>co1_6, GE=>co2_6);

    af_set_cmp_3: AGEB2
        port map (A1=>wcnt_reg_7, A0=>wcnt_reg_6, B1=>AmFullThresh(7), 
            B0=>AmFullThresh(6), CI=>co2_6, GE=>co3_6);

    af_set_cmp_4: AGEB2
        port map (A1=>wcnt_reg_9, A0=>wcnt_reg_8, B1=>AmFullThresh(9), 
            B0=>AmFullThresh(8), CI=>co3_6, GE=>co4_6);

    af_set_cmp_5: AGEB2
        port map (A1=>wcnt_reg_11, A0=>wcnt_reg_10, B1=>AmFullThresh(11), 
            B0=>AmFullThresh(10), CI=>co4_6, GE=>co5_6);

    af_set_cmp_6: AGEB2
        port map (A1=>wcnt_reg_13, A0=>wcnt_reg_12, B1=>AmFullThresh(13), 
            B0=>AmFullThresh(12), CI=>co5_6, GE=>co6_6);

    af_set_cmp_7: AGEB2
        port map (A1=>scuba_vlo, A0=>wcnt_reg_14, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>co6_6, GE=>af_set_c);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    a0: FADD2
        port map (A1=>scuba_vlo, A0=>scuba_vlo, B1=>scuba_vlo, 
            B0=>scuba_vlo, CI=>af_set_c, COUT1=>open, COUT0=>open, 
            S1=>open, S0=>af_set);

    WCNT(0) <= fcount_0;
    WCNT(1) <= fcount_1;
    WCNT(2) <= fcount_2;
    WCNT(3) <= fcount_3;
    WCNT(4) <= fcount_4;
    WCNT(5) <= fcount_5;
    WCNT(6) <= fcount_6;
    WCNT(7) <= fcount_7;
    WCNT(8) <= fcount_8;
    WCNT(9) <= fcount_9;
    WCNT(10) <= fcount_10;
    WCNT(11) <= fcount_11;
    WCNT(12) <= fcount_12;
    WCNT(13) <= fcount_13;
    WCNT(14) <= fcount_14;
    Empty <= empty_i;
    Full <= full_i;
end Structure;

-- synopsys translate_off
library SCM;
configuration Structure_CON of fifo_36x16k_oreg is
    for Structure
        for all:ROM16X1 use entity SCM.ROM16X1(V); end for;
        for all:MUX81 use entity SCM.MUX81(V); end for;
        for all:AND2 use entity SCM.AND2(V); end for;
        for all:XOR2 use entity SCM.XOR2(V); end for;
        for all:INV use entity SCM.INV(V); end for;
        for all:VHI use entity SCM.VHI(V); end for;
        for all:VLO use entity SCM.VLO(V); end for;
        for all:FADD2 use entity SCM.FADD2(V); end for;
        for all:FSUB2 use entity SCM.FSUB2(V); end for;
        for all:CU2 use entity SCM.CU2(V); end for;
        for all:CB2 use entity SCM.CB2(V); end for;
        for all:AGEB2 use entity SCM.AGEB2(V); end for;
        for all:ALEB2 use entity SCM.ALEB2(V); end for;
        for all:FD1P3BX use entity SCM.FD1P3BX(V); end for;
        for all:FD1P3DX use entity SCM.FD1P3DX(V); end for;
        for all:FD1S3BX use entity SCM.FD1S3BX(V); end for;
        for all:FD1S3DX use entity SCM.FD1S3DX(V); end for;
        for all:PDP16KA use entity SCM.PDP16KA(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
