# Abdelrahman El-Taher

> **Digital Design & Verification Engineer â€” Intern**

<div align="center">

<img src="https://github.com/your-github-username/your-repo/raw/main/images/hellocoders_rounded.gif" alt="Hello Coders" width="60%" />
<br>
<img src="https://github.com/your-github-username/your-repo/raw/main/images/dev-working_rounded.gif" alt="Workspace" width="40%" />

</div>

---

## ğŸ‘‹ About Me

Iâ€™m **Abdelrahman El-Taher** â€” a Digital Design & Verification Engineer in training. My passion is in RTL design, writing testbenches, and ensuring the functional correctness of digital systems on FPGA/ASIC.

- ğŸ”­ Currently working on Verilog / SystemVerilog projects and testbenches (QuestaSim / ModelSim).
- ğŸŒ± Learning synthesis, timing closure, and UVM.
- ğŸ’¬ Can communicate in both Arabic and English.

---

## ğŸ› ï¸ Skills

- **RTL Languages:** Verilog, SystemVerilog
- **Verification:** UVM, SVA, functional verification, testbench development
- **EDA Tools:** Vivado, QuestaSim, ModelSim
- **Support:** Python (scripts, automation), Bash, Git
- **FPGA/ASIC Design:** constraints (XDC), synthesis, floorplanning, timing analysis

---

## ğŸ§° Tools (Badges)

![Verilog](https://img.shields.io/badge/Verilog-%23f0db4f.svg?style=flat)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-%23007ACC.svg?style=flat)
![Vivado](https://img.shields.io/badge/Vivado-%234C4CFF.svg?style=flat)
![QuestaSim](https://img.shields.io/badge/QuestaSim-%23000000.svg?style=flat)
![Python](https://img.shields.io/badge/Python-FFD43B?style=flat)
![Git](https://img.shields.io/badge/Git-E44C30?style=flat)

---

## ğŸ“‚ Projects

### ALSN â€” Arithmetic & Logic Shift Network
- Verilog module implementing arithmetic and logic operations with shift/rotate support.
- Full testbench verification using QuestaSim.
- Status: In progress.

### DSP48A1-like
- Custom module emulating DSP48A1 features: MAC operations, muxing, and pipelining.
- Includes thorough timing and behavioral tests.

### SPI-FSM Wrapper
- Simple SPI interface with FSM for board-level read/write operations.

---

## ğŸ“« Contact

- GitHub: `https://github.com/your-github-username`
- Telegram: `https://t.me/your-telegram`
- Email: `your.email@example.com`

---

## âœ… Before Uploading to GitHub

1. Replace `your-github-username`, `your-repo`, and contact details.
2. Upload your GIFs/images to an `images` folder in the repo.
3. Save as `README.md` in the root of your repository.
