

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8'
================================================================
* Date:           Tue Oct 28 14:00:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_7_VITIS_LOOP_193_8  |      153|      153|        10|          6|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 6, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.95>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc3_2 = alloca i32 1"   --->   Operation 13 'alloca' 'acc3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 14 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ky_1 = alloca i32 1"   --->   Operation 15 'alloca' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_487236_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_487236_reload"   --->   Operation 17 'read' 'mux_case_487236_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_385230_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_385230_reload"   --->   Operation 18 'read' 'mux_case_385230_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_283224_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_283224_reload"   --->   Operation 19 'read' 'mux_case_283224_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_181218_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_181218_reload"   --->   Operation 20 'read' 'mux_case_181218_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_079212_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_079212_reload"   --->   Operation 21 'read' 'mux_case_079212_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_476206_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_476206_reload"   --->   Operation 22 'read' 'mux_case_476206_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_374200_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_374200_reload"   --->   Operation 23 'read' 'mux_case_374200_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_272194_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_272194_reload"   --->   Operation 24 'read' 'mux_case_272194_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_170188_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_170188_reload"   --->   Operation 25 'read' 'mux_case_170188_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_068182_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_068182_reload"   --->   Operation 26 'read' 'mux_case_068182_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_465176_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_465176_reload"   --->   Operation 27 'read' 'mux_case_465176_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_363170_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_363170_reload"   --->   Operation 28 'read' 'mux_case_363170_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_261164_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_261164_reload"   --->   Operation 29 'read' 'mux_case_261164_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_159158_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_159158_reload"   --->   Operation 30 'read' 'mux_case_159158_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_057152_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_057152_reload"   --->   Operation 31 'read' 'mux_case_057152_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_454146_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_454146_reload"   --->   Operation 32 'read' 'mux_case_454146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_352140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_352140_reload"   --->   Operation 33 'read' 'mux_case_352140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_250134_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_250134_reload"   --->   Operation 34 'read' 'mux_case_250134_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_148128_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_148128_reload"   --->   Operation 35 'read' 'mux_case_148128_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_046122_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_046122_reload"   --->   Operation 36 'read' 'mux_case_046122_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_4115_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4115_reload"   --->   Operation 37 'read' 'mux_case_4115_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_3109_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_3109_reload"   --->   Operation 38 'read' 'mux_case_3109_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2103_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2103_reload"   --->   Operation 39 'read' 'mux_case_2103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_197_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_197_reload"   --->   Operation 40 'read' 'mux_case_197_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_091_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_091_reload"   --->   Operation 41 'read' 'mux_case_091_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln176_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176"   --->   Operation 42 'read' 'zext_ln176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln174_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln174"   --->   Operation 43 'read' 'zext_ln174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w0_cast5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast5"   --->   Operation 44 'read' 'w0_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln180_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln180_1"   --->   Operation 45 'read' 'zext_ln180_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln204_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln204"   --->   Operation 46 'read' 'add_ln204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub60_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub60_cast"   --->   Operation 47 'read' 'sub60_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln173_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln173"   --->   Operation 48 'read' 'zext_ln173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%h0_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0_cast"   --->   Operation 49 'read' 'h0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln176_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln176_3"   --->   Operation 50 'read' 'zext_ln176_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc3"   --->   Operation 51 'read' 'acc3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln176_cast = zext i9 %zext_ln176_read"   --->   Operation 52 'zext' 'zext_ln176_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174_cast = zext i9 %zext_ln174_read"   --->   Operation 53 'zext' 'zext_ln174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%w0_cast5_cast = zext i8 %w0_cast5_read"   --->   Operation 54 'zext' 'w0_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln180_1_cast = zext i9 %zext_ln180_1_read"   --->   Operation 55 'zext' 'zext_ln180_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sub60_cast_cast = zext i9 %sub60_cast_read"   --->   Operation 56 'zext' 'sub60_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln173_cast = zext i9 %zext_ln173_read"   --->   Operation 57 'zext' 'zext_ln173_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%h0_cast_cast = zext i9 %h0_cast_read"   --->   Operation 58 'zext' 'h0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln176_3_cast = zext i9 %zext_ln176_3_read"   --->   Operation 59 'zext' 'zext_ln176_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln204_cast = zext i13 %add_ln204_read"   --->   Operation 60 'zext' 'add_ln204_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_2 = alloca i64 1"   --->   Operation 61 'alloca' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten24"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc3_read, i32 %acc3_2"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body46"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ky = load i3 %ky_1" [src/srcnn.cpp:192]   --->   Operation 67 'load' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i5 %indvar_flatten24" [src/srcnn.cpp:192]   --->   Operation 68 'load' 'indvar_flatten24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%tmp2 = add i3 %ky, i3 6" [src/srcnn.cpp:192]   --->   Operation 69 'add' 'tmp2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i3 %tmp2" [src/srcnn.cpp:192]   --->   Operation 70 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.77ns)   --->   "%empty = add i11 %tmp2_cast, i11 %zext_ln176_3_cast" [src/srcnn.cpp:192]   --->   Operation 71 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [src/srcnn.cpp:192]   --->   Operation 72 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%cmp1_i = icmp_sgt  i11 %empty, i11 254" [src/srcnn.cpp:192]   --->   Operation 73 'icmp' 'cmp1_i' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [src/srcnn.cpp:192]   --->   Operation 74 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%p_cast_cast = select i1 %tmp_13, i11 0, i11 254" [src/srcnn.cpp:192]   --->   Operation 75 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%empty_23 = or i1 %tmp_12, i1 %cmp1_i" [src/srcnn.cpp:192]   --->   Operation 76 'or' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub53)   --->   "%gy = select i1 %empty_23, i11 %p_cast_cast, i11 %empty" [src/srcnn.cpp:192]   --->   Operation 77 'select' 'gy' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub53 = sub i11 %gy, i11 %h0_cast_cast" [src/srcnn.cpp:192]   --->   Operation 78 'sub' 'sub53' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_24 = trunc i11 %sub53" [src/srcnn.cpp:192]   --->   Operation 79 'trunc' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%yi = add i11 %sub53, i11 2" [src/srcnn.cpp:192]   --->   Operation 80 'add' 'yi' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%yi_cast = add i10 %empty_24, i10 2" [src/srcnn.cpp:192]   --->   Operation 81 'add' 'yi_cast' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi, i32 10" [src/srcnn.cpp:192]   --->   Operation 82 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%slt = icmp_slt  i11 %yi, i11 %zext_ln173_cast" [src/srcnn.cpp:192]   --->   Operation 83 'icmp' 'slt' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%rev72 = xor i1 %slt, i1 1" [src/srcnn.cpp:192]   --->   Operation 84 'xor' 'rev72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node yi_1)   --->   "%yi_2 = select i1 %rev72, i10 %sub60_cast_cast, i10 %yi_cast" [src/srcnn.cpp:192]   --->   Operation 85 'select' 'yi_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.40ns) (out node of the LUT)   --->   "%yi_1 = select i1 %tmp_14, i10 0, i10 %yi_2" [src/srcnn.cpp:192]   --->   Operation 86 'select' 'yi_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.78ns)   --->   "%icmp_ln192 = icmp_eq  i5 %indvar_flatten24_load, i5 25" [src/srcnn.cpp:192]   --->   Operation 87 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln192_1 = add i5 %indvar_flatten24_load, i5 1" [src/srcnn.cpp:192]   --->   Operation 88 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.inc84, void %for.inc87.exitStub" [src/srcnn.cpp:192]   --->   Operation 89 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:193]   --->   Operation 90 'load' 'kx_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.67ns)   --->   "%add_ln192 = add i3 %ky, i3 1" [src/srcnn.cpp:192]   --->   Operation 91 'add' 'add_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.67ns)   --->   "%icmp_ln193 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:193]   --->   Operation 92 'icmp' 'icmp_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.20ns)   --->   "%select_ln180 = select i1 %icmp_ln193, i3 0, i3 %kx_load" [src/srcnn.cpp:180]   --->   Operation 93 'select' 'select_ln180' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%tmp2_mid1 = add i3 %ky, i3 7" [src/srcnn.cpp:192]   --->   Operation 94 'add' 'tmp2_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp2_cast_mid1 = sext i3 %tmp2_mid1" [src/srcnn.cpp:192]   --->   Operation 95 'sext' 'tmp2_cast_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.77ns)   --->   "%p_mid1 = add i11 %tmp2_cast_mid1, i11 %zext_ln176_3_cast" [src/srcnn.cpp:192]   --->   Operation 96 'add' 'p_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 97 'bitselect' 'tmp_15' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%cmp1_i_mid1 = icmp_sgt  i11 %p_mid1, i11 254" [src/srcnn.cpp:192]   --->   Operation 98 'icmp' 'cmp1_i_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 99 'bitselect' 'tmp_16' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%p_mid118_cast_cast = select i1 %tmp_16, i11 0, i11 254" [src/srcnn.cpp:192]   --->   Operation 100 'select' 'p_mid118_cast_cast' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%p_mid120 = or i1 %tmp_15, i1 %cmp1_i_mid1" [src/srcnn.cpp:192]   --->   Operation 101 'or' 'p_mid120' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node sub53_mid1)   --->   "%gy_mid1 = select i1 %p_mid120, i11 %p_mid118_cast_cast, i11 %p_mid1" [src/srcnn.cpp:192]   --->   Operation 102 'select' 'gy_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub53_mid1 = sub i11 %gy_mid1, i11 %h0_cast_cast" [src/srcnn.cpp:192]   --->   Operation 103 'sub' 'sub53_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_25 = trunc i11 %sub53_mid1" [src/srcnn.cpp:192]   --->   Operation 104 'trunc' 'empty_25' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%yi_mid1 = add i11 %sub53_mid1, i11 2" [src/srcnn.cpp:192]   --->   Operation 105 'add' 'yi_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.78ns)   --->   "%yi_cast_mid1 = add i10 %empty_25, i10 2" [src/srcnn.cpp:192]   --->   Operation 106 'add' 'yi_cast_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %yi_mid1, i32 10" [src/srcnn.cpp:192]   --->   Operation 107 'bitselect' 'tmp_17' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%slt73 = icmp_slt  i11 %yi_mid1, i11 %zext_ln173_cast" [src/srcnn.cpp:192]   --->   Operation 108 'icmp' 'slt73' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%rev74 = xor i1 %slt73, i1 1" [src/srcnn.cpp:192]   --->   Operation 109 'xor' 'rev74' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%yi_2_mid1 = select i1 %rev74, i10 %sub60_cast_cast, i10 %yi_cast_mid1" [src/srcnn.cpp:192]   --->   Operation 110 'select' 'yi_2_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln180_1)   --->   "%yi_1_mid1 = select i1 %tmp_17, i10 0, i10 %yi_2_mid1" [src/srcnn.cpp:192]   --->   Operation 111 'select' 'yi_1_mid1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln180_1 = select i1 %icmp_ln193, i10 %yi_1_mid1, i10 %yi_1" [src/srcnn.cpp:180]   --->   Operation 112 'select' 'select_ln180_1' <Predicate = (!icmp_ln192)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln204_1)   --->   "%sext_ln204 = sext i10 %select_ln180_1" [src/srcnn.cpp:204]   --->   Operation 113 'sext' 'sext_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.82ns) (out node of the LUT)   --->   "%add_ln204_1 = add i14 %add_ln204_cast, i14 %sext_ln204" [src/srcnn.cpp:204]   --->   Operation 114 'add' 'add_ln204_1' <Predicate = (!icmp_ln192)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i14 %add_ln204_1" [src/srcnn.cpp:204]   --->   Operation 115 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %trunc_ln204, i6 0" [src/srcnn.cpp:204]   --->   Operation 116 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln204_1, i2 0" [src/srcnn.cpp:204]   --->   Operation 117 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln204_1 = sext i16 %tmp_18" [src/srcnn.cpp:204]   --->   Operation 118 'sext' 'sext_ln204_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln204_2 = add i18 %p_shl5, i18 %sext_ln204_1" [src/srcnn.cpp:204]   --->   Operation 119 'add' 'add_ln204_2' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (0.20ns)   --->   "%select_ln192 = select i1 %icmp_ln193, i3 %add_ln192, i3 %ky" [src/srcnn.cpp:192]   --->   Operation 120 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.67ns)   --->   "%add_ln197 = add i3 %select_ln180, i3 6" [src/srcnn.cpp:197]   --->   Operation 121 'add' 'add_ln197' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i3 %add_ln197" [src/srcnn.cpp:197]   --->   Operation 122 'sext' 'sext_ln197' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.77ns)   --->   "%add_ln197_1 = add i10 %sext_ln197, i10 %zext_ln180_1_cast" [src/srcnn.cpp:197]   --->   Operation 123 'add' 'add_ln197_1' <Predicate = (!icmp_ln192)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 124 'bitselect' 'tmp_19' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%icmp_ln26 = icmp_sgt  i10 %add_ln197_1, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 125 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln197_1, i32 9" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 126 'bitselect' 'tmp_20' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%select_ln26 = select i1 %tmp_20, i10 0, i10 254" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 127 'select' 'select_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%or_ln26 = or i1 %tmp_19, i1 %icmp_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 128 'or' 'or_ln26' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node sub_ln200)   --->   "%gx = select i1 %or_ln26, i10 %select_ln26, i10 %add_ln197_1" [src/srcnn.cpp:26->src/srcnn.cpp:197]   --->   Operation 129 'select' 'gx' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln200 = sub i10 %gx, i10 %w0_cast5_cast" [src/srcnn.cpp:200]   --->   Operation 130 'sub' 'sub_ln200' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i10 %sub_ln200" [src/srcnn.cpp:200]   --->   Operation 131 'sext' 'sext_ln200' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.78ns)   --->   "%xi = add i11 %sext_ln200, i11 2" [src/srcnn.cpp:200]   --->   Operation 132 'add' 'xi' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.78ns)   --->   "%add_ln200_1 = add i10 %sub_ln200, i10 2" [src/srcnn.cpp:200]   --->   Operation 133 'add' 'add_ln200_1' <Predicate = (!icmp_ln192)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xi, i32 10" [src/srcnn.cpp:202]   --->   Operation 134 'bitselect' 'tmp_21' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.79ns)   --->   "%icmp_ln202 = icmp_slt  i11 %xi, i11 %zext_ln174_cast" [src/srcnn.cpp:202]   --->   Operation 135 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln192)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%xor_ln202 = xor i1 %icmp_ln202, i1 1" [src/srcnn.cpp:202]   --->   Operation 136 'xor' 'xor_ln202' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xi_2)   --->   "%xi_1 = select i1 %xor_ln202, i10 %zext_ln176_cast, i10 %add_ln200_1" [src/srcnn.cpp:202]   --->   Operation 137 'select' 'xi_1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.40ns) (out node of the LUT)   --->   "%xi_2 = select i1 %tmp_21, i10 0, i10 %xi_1" [src/srcnn.cpp:202]   --->   Operation 138 'select' 'xi_2' <Predicate = (!icmp_ln192)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln204_2 = sext i10 %xi_2" [src/srcnn.cpp:204]   --->   Operation 139 'sext' 'sext_ln204_2' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln204_3 = add i18 %add_ln204_2, i18 %sext_ln204_2" [src/srcnn.cpp:204]   --->   Operation 140 'add' 'add_ln204_3' <Predicate = (!icmp_ln192)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.57ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_091_reload_read, i32 %mux_case_197_reload_read, i32 %mux_case_2103_reload_read, i32 %mux_case_3109_reload_read, i32 %mux_case_4115_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 141 'mux' 'tmp' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.57ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_046122_reload_read, i32 %mux_case_148128_reload_read, i32 %mux_case_250134_reload_read, i32 %mux_case_352140_reload_read, i32 %mux_case_454146_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 142 'mux' 'tmp_4' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.57ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_057152_reload_read, i32 %mux_case_159158_reload_read, i32 %mux_case_261164_reload_read, i32 %mux_case_363170_reload_read, i32 %mux_case_465176_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 143 'mux' 'tmp_5' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.57ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_068182_reload_read, i32 %mux_case_170188_reload_read, i32 %mux_case_272194_reload_read, i32 %mux_case_374200_reload_read, i32 %mux_case_476206_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 144 'mux' 'tmp_6' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.57ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %mux_case_079212_reload_read, i32 %mux_case_181218_reload_read, i32 %mux_case_283224_reload_read, i32 %mux_case_385230_reload_read, i32 %mux_case_487236_reload_read, i3 %select_ln180" [src/srcnn.cpp:205]   --->   Operation 145 'mux' 'tmp_7' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.57ns)   --->   "%a_assign = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp, i32 %tmp_4, i32 %tmp_5, i32 %tmp_6, i32 %tmp_7, i3 %select_ln192" [src/srcnn.cpp:205]   --->   Operation 146 'mux' 'a_assign' <Predicate = (!icmp_ln192)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.67ns)   --->   "%add_ln193 = add i3 %select_ln180, i3 1" [src/srcnn.cpp:193]   --->   Operation 147 'add' 'add_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln193 = store i5 %add_ln192_1, i5 %indvar_flatten24" [src/srcnn.cpp:193]   --->   Operation 148 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 %select_ln192, i3 %ky_1" [src/srcnn.cpp:193]   --->   Operation 149 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln193 = store i3 %add_ln193, i3 %kx" [src/srcnn.cpp:193]   --->   Operation 150 'store' 'store_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i18 %add_ln204_3" [src/srcnn.cpp:204]   --->   Operation 151 'zext' 'zext_ln204' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%conv2_buf_addr = getelementptr i32 %conv2_buf, i64 0, i64 %zext_ln204" [src/srcnn.cpp:204]   --->   Operation 152 'getelementptr' 'conv2_buf_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (1.23ns)   --->   "%c2 = load i18 %conv2_buf_addr" [src/srcnn.cpp:204]   --->   Operation 153 'load' 'c2' <Predicate = (!icmp_ln192)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 147968> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%c2 = load i18 %conv2_buf_addr" [src/srcnn.cpp:204]   --->   Operation 154 'load' 'c2' <Predicate = (!icmp_ln192)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 147968> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : [1/1] (0.47ns)   --->   Input mux for Operation 155 '%p = fmul i32 %a_assign, i32 %c2'
ST_4 : Operation 155 [3/3] (6.54ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 155 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%acc3_2_load_1 = load i32 %acc3_2"   --->   Operation 171 'load' 'acc3_2_load_1' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc3_2_out, i32 %acc3_2_load_1"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 156 [2/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 156 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 157 [1/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 157 'fmul' 'p' <Predicate = (!icmp_ln192)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %p, i32 %p_2" [src/srcnn.cpp:31->src/srcnn.cpp:205]   --->   Operation 158 'store' 'store_ln31' <Predicate = (!icmp_ln192)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%acc3_2_load = load i32 %acc3_2" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 159 'load' 'acc3_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%p_2_load = load i32 %p_2" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 160 'load' 'p_2_load' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.47ns)   --->   Input mux for Operation 161 '%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load'
ST_7 : Operation 161 [4/4] (5.96ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 161 'fadd' 'acc3_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 162 [3/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 162 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 163 [2/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 163 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_7_VITIS_LOOP_193_8_str"   --->   Operation 164 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:194]   --->   Operation 166 'specpipeline' 'specpipeline_ln194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/srcnn.cpp:193]   --->   Operation 167 'specloopname' 'specloopname_ln193' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/4] (6.43ns)   --->   "%acc3_1 = fadd i32 %acc3_2_load, i32 %p_2_load" [src/srcnn.cpp:32->src/srcnn.cpp:205]   --->   Operation 168 'fadd' 'acc3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln193 = store i32 %acc3_1, i32 %acc3_2" [src/srcnn.cpp:193]   --->   Operation 169 'store' 'store_ln193' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body46" [src/srcnn.cpp:193]   --->   Operation 170 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.959ns
The critical path consists of the following:
	'alloca' operation ('ky') [40]  (0.000 ns)
	'load' operation ('ky', src/srcnn.cpp:192) on local variable 'ky' [93]  (0.000 ns)
	'add' operation ('tmp2', src/srcnn.cpp:192) [95]  (0.673 ns)
	'add' operation ('empty', src/srcnn.cpp:192) [97]  (0.776 ns)
	'icmp' operation ('cmp1_i', src/srcnn.cpp:192) [99]  (0.798 ns)
	'or' operation ('empty_23', src/srcnn.cpp:192) [102]  (0.000 ns)
	'select' operation ('gy', src/srcnn.cpp:192) [103]  (0.000 ns)
	'sub' operation ('sub53', src/srcnn.cpp:192) [104]  (0.798 ns)
	'add' operation ('yi', src/srcnn.cpp:192) [106]  (0.798 ns)
	'icmp' operation ('slt', src/srcnn.cpp:192) [109]  (0.798 ns)
	'xor' operation ('rev72', src/srcnn.cpp:192) [110]  (0.000 ns)
	'select' operation ('yi', src/srcnn.cpp:192) [111]  (0.000 ns)
	'select' operation ('yi', src/srcnn.cpp:192) [112]  (0.403 ns)
	'select' operation ('select_ln180_1', src/srcnn.cpp:180) [142]  (0.403 ns)
	'add' operation ('add_ln204_1', src/srcnn.cpp:204) [144]  (0.820 ns)
	'add' operation ('add_ln204_2', src/srcnn.cpp:204) [149]  (0.000 ns)
	'add' operation ('add_ln204_3', src/srcnn.cpp:204) [172]  (0.693 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv2_buf_addr', src/srcnn.cpp:204) [174]  (0.000 ns)
	'load' operation ('c2', src/srcnn.cpp:204) on array 'conv2_buf' [175]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('c2', src/srcnn.cpp:204) on array 'conv2_buf' [175]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:205) [182]  (6.540 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:205) [182]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:205) [182]  (7.016 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'load' operation ('acc3_2_load', src/srcnn.cpp:32->src/srcnn.cpp:205) on local variable 's' [117]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc3_1', src/srcnn.cpp:32->src/srcnn.cpp:205) [185]  (5.961 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc3_1', src/srcnn.cpp:32->src/srcnn.cpp:205) [185]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc3_1', src/srcnn.cpp:32->src/srcnn.cpp:205) [185]  (6.437 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('acc3_1', src/srcnn.cpp:32->src/srcnn.cpp:205) [185]  (6.437 ns)
	'store' operation ('store_ln193', src/srcnn.cpp:193) of variable 'acc3_1', src/srcnn.cpp:32->src/srcnn.cpp:205 on local variable 's' [190]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
