Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 15:22:43 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/mmul_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.765%)  route 0.437ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=3, routed)           0.437     1.197    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[4]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[4])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.765%)  route 0.437ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/icmp_ln14_reg_393_reg[0]/Q
                         net (fo=3, routed)           0.437     1.197    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_0
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/OPMODE[5]  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y48          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    DSP48_X1Y48          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -1.568     2.907    bd_0_i/hls_inst/inst/mac_muladd_16s_16s_16ns_16_4_1_U1/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.345ns (23.431%)  route 1.127ns (76.569%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=18, routed)          0.699     1.495    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X16Y126        LUT6 (Prop_lut6_I0_O)        0.043     1.538 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3/O
                         net (fo=1, routed)           0.428     1.966    bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_3_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I3_O)        0.043     2.009 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     2.009    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y124        FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X18Y124        FDSE (Setup_fdse_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -2.009    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.405ns (28.183%)  route 1.032ns (71.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.377     1.931    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.974 r  bd_0_i/hls_inst/inst/j_reg_114[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    bd_0_i/hls_inst/inst/j_reg_114[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.033     4.508    bd_0_i/hls_inst/inst/j_reg_114_reg[0]
  -------------------------------------------------------------------
                         required time                          4.508    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.309ns (21.560%)  route 1.124ns (78.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT3 (Prop_lut3_I0_O)        0.043     1.393 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, routed)           0.534     1.927    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.970 r  bd_0_i/hls_inst/inst/i_fu_70[1]_i_1/O
                         net (fo=1, routed)           0.000     1.970    bd_0_i/hls_inst/inst/i_fu_70[1]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X16Y125        FDRE (Setup_fdre_C_D)        0.064     4.539    bd_0_i/hls_inst/inst/i_fu_70_reg[1]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -1.970    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.371ns (29.764%)  route 0.875ns (70.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT5 (Prop_lut5_I3_O)        0.135     1.563 r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398[0]_i_1/O
                         net (fo=1, routed)           0.220     1.783    bd_0_i/hls_inst/inst/icmp_ln16_reg_398[0]_i_1_n_0
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y125        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X19Y125        FDRE (Setup_fdre_C_D)       -0.112     4.363    bd_0_i/hls_inst/inst/icmp_ln16_reg_398_reg[0]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.270ns (22.217%)  route 0.945ns (77.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT5 (Prop_lut5_I1_O)        0.047     1.397 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.355     1.752    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X18Y125        FDRE (Setup_fdre_C_D)       -0.087     4.388    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.388    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.309ns (23.566%)  route 1.002ns (76.434%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/Q
                         net (fo=9, routed)           0.590     1.350    bd_0_i/hls_inst/inst/j_reg_114[2]
    SLICE_X18Y125        LUT3 (Prop_lut3_I0_O)        0.043     1.393 r  bd_0_i/hls_inst/inst/k_reg_125[2]_i_2/O
                         net (fo=5, routed)           0.412     1.805    bd_0_i/hls_inst/inst/k_reg_125[2]_i_2_n_0
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.848 r  bd_0_i/hls_inst/inst/i_fu_70[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    bd_0_i/hls_inst/inst/i_fu_70[0]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_70_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/i_fu_70_reg[0]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.405ns (32.240%)  route 0.851ns (67.760%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.196     1.750    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.793 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    bd_0_i/hls_inst/inst/j_reg_114[2]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[2]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/j_reg_114_reg[2]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.405ns (32.317%)  route 0.848ns (67.683%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y125        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.236     0.773 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=18, routed)          0.655     1.428    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X19Y125        LUT4 (Prop_lut4_I0_O)        0.126     1.554 r  bd_0_i/hls_inst/inst/j_reg_114[2]_i_2/O
                         net (fo=3, routed)           0.193     1.747    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y125        LUT6 (Prop_lut6_I1_O)        0.043     1.790 r  bd_0_i/hls_inst/inst/j_reg_114[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    bd_0_i/hls_inst/inst/j_reg_114[1]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.510     4.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y125        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_114_reg[1]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
    SLICE_X17Y125        FDRE (Setup_fdre_C_D)        0.034     4.509    bd_0_i/hls_inst/inst/j_reg_114_reg[1]
  -------------------------------------------------------------------
                         required time                          4.509    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                  2.719    




