<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ibex/rtl/ibex_if_stage.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a>
<a href="#l-559">559</a>
<a href="#l-560">560</a>
<a href="#l-561">561</a>
<a href="#l-562">562</a>
<a href="#l-563">563</a>
<a href="#l-564">564</a>
<a href="#l-565">565</a>
<a href="#l-566">566</a>
<a href="#l-567">567</a>
<a href="#l-568">568</a>
<a href="#l-569">569</a>
<a href="#l-570">570</a>
<a href="#l-571">571</a>
<a href="#l-572">572</a>
<a href="#l-573">573</a>
<a href="#l-574">574</a>
<a href="#l-575">575</a>
<a href="#l-576">576</a>
<a href="#l-577">577</a>
<a href="#l-578">578</a>
<a href="#l-579">579</a>
<a href="#l-580">580</a>
<a href="#l-581">581</a>
<a href="#l-582">582</a>
<a href="#l-583">583</a>
<a href="#l-584">584</a>
<a href="#l-585">585</a>
<a href="#l-586">586</a>
<a href="#l-587">587</a>
<a href="#l-588">588</a>
<a href="#l-589">589</a>
<a href="#l-590">590</a>
<a href="#l-591">591</a>
<a href="#l-592">592</a>
<a href="#l-593">593</a>
<a href="#l-594">594</a>
<a href="#l-595">595</a>
<a href="#l-596">596</a>
<a href="#l-597">597</a>
<a href="#l-598">598</a>
<a href="#l-599">599</a>
<a href="#l-600">600</a>
<a href="#l-601">601</a>
<a href="#l-602">602</a>
<a href="#l-603">603</a>
<a href="#l-604">604</a>
<a href="#l-605">605</a>
<a href="#l-606">606</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</span>
<a name="l-3"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-4"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="cm">/**</span>
<a name="l-7"></a><span class="cm"> * Instruction Fetch Stage</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Instruction fetch unit: Selection of the next PC, and buffering (sampling) of</span>
<a name="l-10"></a><span class="cm"> * the read instruction.</span>
<a name="l-11"></a><span class="cm"> */</span>
<a name="l-12"></a>
<a name="l-13"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="k">module</span> <span class="n">ibex_if_stage</span> <span class="p">#(</span>
<a name="l-16"></a>    <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">DmHaltAddr</span>        <span class="o">=</span> <span class="mh">32&#39;h1A110800</span><span class="p">,</span>
<a name="l-17"></a>    <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">DmExceptionAddr</span>   <span class="o">=</span> <span class="mh">32&#39;h1A110808</span><span class="p">,</span>
<a name="l-18"></a>    <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">DummyInstructions</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span>
<a name="l-19"></a>    <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">ICache</span>            <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span>
<a name="l-20"></a>    <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">ICacheECC</span>         <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span>
<a name="l-21"></a>    <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">PCIncrCheck</span>       <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span>
<a name="l-22"></a>    <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">BranchPredictor</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span>
<a name="l-23"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="kt">logic</span>                   <span class="n">clk_i</span><span class="p">,</span>
<a name="l-25"></a>    <span class="k">input</span>  <span class="kt">logic</span>                   <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-26"></a>
<a name="l-27"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">boot_addr_i</span><span class="p">,</span>              <span class="c1">// also used for mtvec</span>
<a name="l-28"></a>    <span class="k">input</span>  <span class="kt">logic</span>                   <span class="n">req_i</span><span class="p">,</span>                    <span class="c1">// instruction request control</span>
<a name="l-29"></a>
<a name="l-30"></a>    <span class="c1">// instruction cache interface</span>
<a name="l-31"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_req_o</span><span class="p">,</span>
<a name="l-32"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">instr_addr_o</span><span class="p">,</span>
<a name="l-33"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">instr_gnt_i</span><span class="p">,</span>
<a name="l-34"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">instr_rvalid_i</span><span class="p">,</span>
<a name="l-35"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">instr_rdata_i</span><span class="p">,</span>
<a name="l-36"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">instr_err_i</span><span class="p">,</span>
<a name="l-37"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">instr_pmp_err_i</span><span class="p">,</span>
<a name="l-38"></a>
<a name="l-39"></a>    <span class="c1">// output of ID stage</span>
<a name="l-40"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_valid_id_o</span><span class="p">,</span>         <span class="c1">// instr in IF-ID is valid</span>
<a name="l-41"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_new_id_o</span><span class="p">,</span>           <span class="c1">// instr in IF-ID is new</span>
<a name="l-42"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">instr_rdata_id_o</span><span class="p">,</span>         <span class="c1">// instr for ID stage</span>
<a name="l-43"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">instr_rdata_alu_id_o</span><span class="p">,</span>     <span class="c1">// replicated instr for ID stage</span>
<a name="l-44"></a>                                                            <span class="c1">// to reduce fan-out</span>
<a name="l-45"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">instr_rdata_c_id_o</span><span class="p">,</span>       <span class="c1">// compressed instr for ID stage</span>
<a name="l-46"></a>                                                            <span class="c1">// (mtval), meaningful only if</span>
<a name="l-47"></a>                                                            <span class="c1">// instr_is_compressed_id_o = 1&#39;b1</span>
<a name="l-48"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_is_compressed_id_o</span><span class="p">,</span> <span class="c1">// compressed decoder thinks this</span>
<a name="l-49"></a>                                                            <span class="c1">// is a compressed instr</span>
<a name="l-50"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_bp_taken_o</span><span class="p">,</span>         <span class="c1">// instruction was predicted to be</span>
<a name="l-51"></a>                                                            <span class="c1">// a taken branch</span>
<a name="l-52"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_fetch_err_o</span><span class="p">,</span>        <span class="c1">// bus error on fetch</span>
<a name="l-53"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">instr_fetch_err_plus2_o</span><span class="p">,</span>  <span class="c1">// bus error misaligned</span>
<a name="l-54"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">illegal_c_insn_id_o</span><span class="p">,</span>      <span class="c1">// compressed decoder thinks this</span>
<a name="l-55"></a>                                                            <span class="c1">// is an invalid instr</span>
<a name="l-56"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">dummy_instr_id_o</span><span class="p">,</span>         <span class="c1">// Instruction is a dummy</span>
<a name="l-57"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">pc_if_o</span><span class="p">,</span>
<a name="l-58"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">pc_id_o</span><span class="p">,</span>
<a name="l-59"></a>
<a name="l-60"></a>    <span class="c1">// control signals</span>
<a name="l-61"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">instr_valid_clear_i</span><span class="p">,</span>      <span class="c1">// clear instr valid bit in IF-ID</span>
<a name="l-62"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">pc_set_i</span><span class="p">,</span>                 <span class="c1">// set the PC to a new value</span>
<a name="l-63"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">pc_set_spec_i</span><span class="p">,</span>
<a name="l-64"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">pc_sel_e</span>     <span class="n">pc_mux_i</span><span class="p">,</span>                 <span class="c1">// selector for PC multiplexer</span>
<a name="l-65"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">nt_branch_mispredict_i</span><span class="p">,</span>   <span class="c1">// Not-taken branch in ID/EX was</span>
<a name="l-66"></a>                                                            <span class="c1">// mispredicted (predicted taken)</span>
<a name="l-67"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">exc_pc_sel_e</span> <span class="n">exc_pc_mux_i</span><span class="p">,</span>             <span class="c1">// selects ISR address</span>
<a name="l-68"></a>    <span class="k">input</span>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">exc_cause_e</span>  <span class="n">exc_cause</span><span class="p">,</span>                <span class="c1">// selects ISR address for</span>
<a name="l-69"></a>                                                            <span class="c1">// vectorized interrupt lines</span>
<a name="l-70"></a>    <span class="k">input</span> <span class="kt">logic</span>                   <span class="n">dummy_instr_en_i</span><span class="p">,</span>
<a name="l-71"></a>    <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>             <span class="n">dummy_instr_mask_i</span><span class="p">,</span>
<a name="l-72"></a>    <span class="k">input</span> <span class="kt">logic</span>                   <span class="n">dummy_instr_seed_en_i</span><span class="p">,</span>
<a name="l-73"></a>    <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">dummy_instr_seed_i</span><span class="p">,</span>
<a name="l-74"></a>    <span class="k">input</span> <span class="kt">logic</span>                   <span class="n">icache_enable_i</span><span class="p">,</span>
<a name="l-75"></a>    <span class="k">input</span> <span class="kt">logic</span>                   <span class="n">icache_inval_i</span><span class="p">,</span>
<a name="l-76"></a>
<a name="l-77"></a>    <span class="c1">// jump and branch target</span>
<a name="l-78"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">branch_target_ex_i</span><span class="p">,</span>       <span class="c1">// branch/jump target address</span>
<a name="l-79"></a>
<a name="l-80"></a>    <span class="c1">// CSRs</span>
<a name="l-81"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">csr_mepc_i</span><span class="p">,</span>               <span class="c1">// PC to restore after handling</span>
<a name="l-82"></a>                                                            <span class="c1">// the interrupt/exception</span>
<a name="l-83"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">csr_depc_i</span><span class="p">,</span>               <span class="c1">// PC to restore after handling</span>
<a name="l-84"></a>                                                            <span class="c1">// the debug request</span>
<a name="l-85"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>           <span class="n">csr_mtvec_i</span><span class="p">,</span>              <span class="c1">// base PC to jump to on exception</span>
<a name="l-86"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">csr_mtvec_init_o</span><span class="p">,</span>         <span class="c1">// tell CS regfile to init mtvec</span>
<a name="l-87"></a>
<a name="l-88"></a>    <span class="c1">// pipeline stall</span>
<a name="l-89"></a>    <span class="k">input</span>  <span class="kt">logic</span>                  <span class="n">id_in_ready_i</span><span class="p">,</span>            <span class="c1">// ID stage is ready for new instr</span>
<a name="l-90"></a>
<a name="l-91"></a>    <span class="c1">// misc signals</span>
<a name="l-92"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">pc_mismatch_alert_o</span><span class="p">,</span>
<a name="l-93"></a>    <span class="k">output</span> <span class="kt">logic</span>                  <span class="n">if_busy_o</span>                 <span class="c1">// IF stage is busy fetching instr</span>
<a name="l-94"></a><span class="p">);</span>
<a name="l-95"></a>
<a name="l-96"></a>  <span class="kn">import</span> <span class="nn">ibex_pkg::*</span><span class="p">;</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="kt">logic</span>              <span class="n">instr_valid_id_d</span><span class="p">,</span> <span class="n">instr_valid_id_q</span><span class="p">;</span>
<a name="l-99"></a>  <span class="kt">logic</span>              <span class="n">instr_new_id_d</span><span class="p">,</span> <span class="n">instr_new_id_q</span><span class="p">;</span>
<a name="l-100"></a>
<a name="l-101"></a>  <span class="c1">// prefetch buffer related signals</span>
<a name="l-102"></a>  <span class="kt">logic</span>              <span class="n">prefetch_busy</span><span class="p">;</span>
<a name="l-103"></a>  <span class="kt">logic</span>              <span class="n">branch_req</span><span class="p">;</span>
<a name="l-104"></a>  <span class="kt">logic</span>              <span class="n">branch_spec</span><span class="p">;</span>
<a name="l-105"></a>  <span class="kt">logic</span>              <span class="n">predicted_branch</span><span class="p">;</span>
<a name="l-106"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fetch_addr_n</span><span class="p">;</span>
<a name="l-107"></a>
<a name="l-108"></a>  <span class="kt">logic</span>              <span class="n">fetch_valid</span><span class="p">;</span>
<a name="l-109"></a>  <span class="kt">logic</span>              <span class="n">fetch_ready</span><span class="p">;</span>
<a name="l-110"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fetch_rdata</span><span class="p">;</span>
<a name="l-111"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-112"></a>  <span class="kt">logic</span>              <span class="n">fetch_err</span><span class="p">;</span>
<a name="l-113"></a>  <span class="kt">logic</span>              <span class="n">fetch_err_plus2</span><span class="p">;</span>
<a name="l-114"></a>
<a name="l-115"></a>  <span class="kt">logic</span>              <span class="n">if_instr_valid</span><span class="p">;</span>
<a name="l-116"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">if_instr_rdata</span><span class="p">;</span>
<a name="l-117"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">if_instr_addr</span><span class="p">;</span>
<a name="l-118"></a>  <span class="kt">logic</span>              <span class="n">if_instr_err</span><span class="p">;</span>
<a name="l-119"></a>
<a name="l-120"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">exc_pc</span><span class="p">;</span>
<a name="l-121"></a>
<a name="l-122"></a>  <span class="kt">logic</span>        <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">irq_id</span><span class="p">;</span>
<a name="l-123"></a>  <span class="kt">logic</span>              <span class="n">unused_irq_bit</span><span class="p">;</span>
<a name="l-124"></a>
<a name="l-125"></a>  <span class="kt">logic</span>              <span class="n">if_id_pipe_reg_we</span><span class="p">;</span> <span class="c1">// IF-ID pipeline reg write enable</span>
<a name="l-126"></a>
<a name="l-127"></a>  <span class="c1">// Dummy instruction signals</span>
<a name="l-128"></a>  <span class="kt">logic</span>              <span class="n">stall_dummy_instr</span><span class="p">;</span>
<a name="l-129"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">instr_out</span><span class="p">;</span>
<a name="l-130"></a>  <span class="kt">logic</span>              <span class="n">instr_is_compressed_out</span><span class="p">;</span>
<a name="l-131"></a>  <span class="kt">logic</span>              <span class="n">illegal_c_instr_out</span><span class="p">;</span>
<a name="l-132"></a>  <span class="kt">logic</span>              <span class="n">instr_err_out</span><span class="p">;</span>
<a name="l-133"></a>
<a name="l-134"></a>  <span class="kt">logic</span>              <span class="n">predict_branch_taken</span><span class="p">;</span>
<a name="l-135"></a>  <span class="kt">logic</span>       <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">predict_branch_pc</span><span class="p">;</span>
<a name="l-136"></a>
<a name="l-137"></a>  <span class="n">ibex_pkg</span><span class="o">::</span><span class="n">pc_sel_e</span> <span class="n">pc_mux_internal</span><span class="p">;</span>
<a name="l-138"></a>
<a name="l-139"></a>  <span class="kt">logic</span>        <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_boot_addr</span><span class="p">;</span>
<a name="l-140"></a>  <span class="kt">logic</span>        <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_csr_mtvec</span><span class="p">;</span>
<a name="l-141"></a>
<a name="l-142"></a>  <span class="k">assign</span> <span class="n">unused_boot_addr</span> <span class="o">=</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-143"></a>  <span class="k">assign</span> <span class="n">unused_csr_mtvec</span> <span class="o">=</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-144"></a>
<a name="l-145"></a>  <span class="c1">// extract interrupt ID from exception cause</span>
<a name="l-146"></a>  <span class="k">assign</span> <span class="n">irq_id</span>         <span class="o">=</span> <span class="p">{</span><span class="n">exc_cause</span><span class="p">};</span>
<a name="l-147"></a>  <span class="k">assign</span> <span class="n">unused_irq_bit</span> <span class="o">=</span> <span class="n">irq_id</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>   <span class="c1">// MSB distinguishes interrupts from exceptions</span>
<a name="l-148"></a>
<a name="l-149"></a>  <span class="c1">// exception PC selection mux</span>
<a name="l-150"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">exc_pc_mux</span>
<a name="l-151"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">exc_pc_mux_i</span><span class="p">)</span>
<a name="l-152"></a>      <span class="nl">EXC_PC_EXC:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">{</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mh">8&#39;h00</span>                    <span class="p">};</span>
<a name="l-153"></a>      <span class="nl">EXC_PC_IRQ:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">{</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">irq_id</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="mb">2&#39;b00</span> <span class="p">};</span>
<a name="l-154"></a>      <span class="nl">EXC_PC_DBD:</span>     <span class="n">exc_pc</span> <span class="o">=</span> <span class="n">DmHaltAddr</span><span class="p">;</span>
<a name="l-155"></a>      <span class="nl">EXC_PC_DBG_EXC:</span> <span class="n">exc_pc</span> <span class="o">=</span> <span class="n">DmExceptionAddr</span><span class="p">;</span>
<a name="l-156"></a>      <span class="k">default</span><span class="o">:</span>        <span class="n">exc_pc</span> <span class="o">=</span> <span class="p">{</span> <span class="n">csr_mtvec_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mh">8&#39;h00</span>                    <span class="p">};</span>
<a name="l-157"></a>    <span class="k">endcase</span>
<a name="l-158"></a>  <span class="k">end</span>
<a name="l-159"></a>
<a name="l-160"></a>  <span class="c1">// The Branch predictor can provide a new PC which is internal to if_stage. Only override the mux</span>
<a name="l-161"></a>  <span class="c1">// select to choose this if the core isn&#39;t already trying to set a PC.</span>
<a name="l-162"></a>  <span class="k">assign</span> <span class="n">pc_mux_internal</span> <span class="o">=</span>
<a name="l-163"></a>    <span class="p">(</span><span class="n">BranchPredictor</span> <span class="o">&amp;&amp;</span> <span class="n">predict_branch_taken</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pc_set_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">PC_BP</span> <span class="o">:</span> <span class="n">pc_mux_i</span><span class="p">;</span>
<a name="l-164"></a>
<a name="l-165"></a>  <span class="c1">// fetch address selection mux</span>
<a name="l-166"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">fetch_addr_mux</span>
<a name="l-167"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">pc_mux_internal</span><span class="p">)</span>
<a name="l-168"></a>      <span class="nl">PC_BOOT:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="p">{</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mh">8&#39;h80</span> <span class="p">};</span>
<a name="l-169"></a>      <span class="nl">PC_JUMP:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">branch_target_ex_i</span><span class="p">;</span>
<a name="l-170"></a>      <span class="nl">PC_EXC:</span>  <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">exc_pc</span><span class="p">;</span>                       <span class="c1">// set PC to exception handler</span>
<a name="l-171"></a>      <span class="nl">PC_ERET:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">csr_mepc_i</span><span class="p">;</span>                   <span class="c1">// restore PC when returning from EXC</span>
<a name="l-172"></a>      <span class="nl">PC_DRET:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">csr_depc_i</span><span class="p">;</span>
<a name="l-173"></a>      <span class="c1">// Without branch predictor will never get pc_mux_internal == PC_BP. We still handle no branch</span>
<a name="l-174"></a>      <span class="c1">// predictor case here to ensure redundant mux logic isn&#39;t synthesised.</span>
<a name="l-175"></a>      <span class="nl">PC_BP:</span>   <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="n">BranchPredictor</span> <span class="o">?</span> <span class="n">predict_branch_pc</span> <span class="o">:</span> <span class="p">{</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mh">8&#39;h80</span> <span class="p">};</span>
<a name="l-176"></a>      <span class="k">default</span><span class="o">:</span> <span class="n">fetch_addr_n</span> <span class="o">=</span> <span class="p">{</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">8</span><span class="p">],</span> <span class="mh">8&#39;h80</span> <span class="p">};</span>
<a name="l-177"></a>    <span class="k">endcase</span>
<a name="l-178"></a>  <span class="k">end</span>
<a name="l-179"></a>
<a name="l-180"></a>  <span class="c1">// tell CS register file to initialize mtvec on boot</span>
<a name="l-181"></a>  <span class="k">assign</span> <span class="n">csr_mtvec_init_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">pc_mux_i</span> <span class="o">==</span> <span class="n">PC_BOOT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pc_set_i</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">ICache</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_icache</span>
<a name="l-184"></a>    <span class="c1">// Full I-Cache option</span>
<a name="l-185"></a>    <span class="n">ibex_icache</span> <span class="p">#(</span>
<a name="l-186"></a>      <span class="p">.</span><span class="n">ICacheECC</span> <span class="p">(</span><span class="n">ICacheECC</span><span class="p">)</span>
<a name="l-187"></a>    <span class="p">)</span> <span class="n">icache_i</span> <span class="p">(</span>
<a name="l-188"></a>        <span class="p">.</span><span class="n">clk_i</span>             <span class="p">(</span> <span class="n">clk_i</span>                       <span class="p">),</span>
<a name="l-189"></a>        <span class="p">.</span><span class="n">rst_ni</span>            <span class="p">(</span> <span class="n">rst_ni</span>                      <span class="p">),</span>
<a name="l-190"></a>
<a name="l-191"></a>        <span class="p">.</span><span class="n">req_i</span>             <span class="p">(</span> <span class="n">req_i</span>                       <span class="p">),</span>
<a name="l-192"></a>
<a name="l-193"></a>        <span class="p">.</span><span class="n">branch_i</span>          <span class="p">(</span> <span class="n">branch_req</span>                  <span class="p">),</span>
<a name="l-194"></a>        <span class="p">.</span><span class="n">branch_spec_i</span>     <span class="p">(</span> <span class="n">branch_spec</span>                 <span class="p">),</span>
<a name="l-195"></a>        <span class="p">.</span><span class="n">addr_i</span>            <span class="p">(</span> <span class="p">{</span><span class="n">fetch_addr_n</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">}</span>  <span class="p">),</span>
<a name="l-196"></a>
<a name="l-197"></a>        <span class="p">.</span><span class="n">ready_i</span>           <span class="p">(</span> <span class="n">fetch_ready</span>                 <span class="p">),</span>
<a name="l-198"></a>        <span class="p">.</span><span class="n">valid_o</span>           <span class="p">(</span> <span class="n">fetch_valid</span>                 <span class="p">),</span>
<a name="l-199"></a>        <span class="p">.</span><span class="n">rdata_o</span>           <span class="p">(</span> <span class="n">fetch_rdata</span>                 <span class="p">),</span>
<a name="l-200"></a>        <span class="p">.</span><span class="n">addr_o</span>            <span class="p">(</span> <span class="n">fetch_addr</span>                  <span class="p">),</span>
<a name="l-201"></a>        <span class="p">.</span><span class="n">err_o</span>             <span class="p">(</span> <span class="n">fetch_err</span>                   <span class="p">),</span>
<a name="l-202"></a>        <span class="p">.</span><span class="n">err_plus2_o</span>       <span class="p">(</span> <span class="n">fetch_err_plus2</span>             <span class="p">),</span>
<a name="l-203"></a>
<a name="l-204"></a>        <span class="p">.</span><span class="n">instr_req_o</span>       <span class="p">(</span> <span class="n">instr_req_o</span>                 <span class="p">),</span>
<a name="l-205"></a>        <span class="p">.</span><span class="n">instr_addr_o</span>      <span class="p">(</span> <span class="n">instr_addr_o</span>                <span class="p">),</span>
<a name="l-206"></a>        <span class="p">.</span><span class="n">instr_gnt_i</span>       <span class="p">(</span> <span class="n">instr_gnt_i</span>                 <span class="p">),</span>
<a name="l-207"></a>        <span class="p">.</span><span class="n">instr_rvalid_i</span>    <span class="p">(</span> <span class="n">instr_rvalid_i</span>              <span class="p">),</span>
<a name="l-208"></a>        <span class="p">.</span><span class="n">instr_rdata_i</span>     <span class="p">(</span> <span class="n">instr_rdata_i</span>               <span class="p">),</span>
<a name="l-209"></a>        <span class="p">.</span><span class="n">instr_err_i</span>       <span class="p">(</span> <span class="n">instr_err_i</span>                 <span class="p">),</span>
<a name="l-210"></a>        <span class="p">.</span><span class="n">instr_pmp_err_i</span>   <span class="p">(</span> <span class="n">instr_pmp_err_i</span>             <span class="p">),</span>
<a name="l-211"></a>
<a name="l-212"></a>        <span class="p">.</span><span class="n">icache_enable_i</span>   <span class="p">(</span> <span class="n">icache_enable_i</span>             <span class="p">),</span>
<a name="l-213"></a>        <span class="p">.</span><span class="n">icache_inval_i</span>    <span class="p">(</span> <span class="n">icache_inval_i</span>              <span class="p">),</span>
<a name="l-214"></a>        <span class="p">.</span><span class="n">busy_o</span>            <span class="p">(</span> <span class="n">prefetch_busy</span>               <span class="p">)</span>
<a name="l-215"></a>    <span class="p">);</span>
<a name="l-216"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_prefetch_buffer</span>
<a name="l-217"></a>    <span class="c1">// prefetch buffer, caches a fixed number of instructions</span>
<a name="l-218"></a>    <span class="n">ibex_prefetch_buffer</span> <span class="p">#(</span>
<a name="l-219"></a>      <span class="p">.</span><span class="n">BranchPredictor</span> <span class="p">(</span><span class="n">BranchPredictor</span><span class="p">)</span>
<a name="l-220"></a>    <span class="p">)</span> <span class="n">prefetch_buffer_i</span> <span class="p">(</span>
<a name="l-221"></a>        <span class="p">.</span><span class="n">clk_i</span>               <span class="p">(</span> <span class="n">clk_i</span>                      <span class="p">),</span>
<a name="l-222"></a>        <span class="p">.</span><span class="n">rst_ni</span>              <span class="p">(</span> <span class="n">rst_ni</span>                     <span class="p">),</span>
<a name="l-223"></a>
<a name="l-224"></a>        <span class="p">.</span><span class="n">req_i</span>               <span class="p">(</span> <span class="n">req_i</span>                      <span class="p">),</span>
<a name="l-225"></a>
<a name="l-226"></a>        <span class="p">.</span><span class="n">branch_i</span>            <span class="p">(</span> <span class="n">branch_req</span>                 <span class="p">),</span>
<a name="l-227"></a>        <span class="p">.</span><span class="n">branch_spec_i</span>       <span class="p">(</span> <span class="n">branch_spec</span>                <span class="p">),</span>
<a name="l-228"></a>        <span class="p">.</span><span class="n">predicted_branch_i</span>  <span class="p">(</span> <span class="n">predicted_branch</span>           <span class="p">),</span>
<a name="l-229"></a>        <span class="p">.</span><span class="n">branch_mispredict_i</span> <span class="p">(</span> <span class="n">nt_branch_mispredict_i</span>     <span class="p">),</span>
<a name="l-230"></a>        <span class="p">.</span><span class="n">addr_i</span>              <span class="p">(</span> <span class="p">{</span><span class="n">fetch_addr_n</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">}</span> <span class="p">),</span>
<a name="l-231"></a>
<a name="l-232"></a>        <span class="p">.</span><span class="n">ready_i</span>             <span class="p">(</span> <span class="n">fetch_ready</span>                <span class="p">),</span>
<a name="l-233"></a>        <span class="p">.</span><span class="n">valid_o</span>             <span class="p">(</span> <span class="n">fetch_valid</span>                <span class="p">),</span>
<a name="l-234"></a>        <span class="p">.</span><span class="n">rdata_o</span>             <span class="p">(</span> <span class="n">fetch_rdata</span>                <span class="p">),</span>
<a name="l-235"></a>        <span class="p">.</span><span class="n">addr_o</span>              <span class="p">(</span> <span class="n">fetch_addr</span>                 <span class="p">),</span>
<a name="l-236"></a>        <span class="p">.</span><span class="n">err_o</span>               <span class="p">(</span> <span class="n">fetch_err</span>                  <span class="p">),</span>
<a name="l-237"></a>        <span class="p">.</span><span class="n">err_plus2_o</span>         <span class="p">(</span> <span class="n">fetch_err_plus2</span>            <span class="p">),</span>
<a name="l-238"></a>
<a name="l-239"></a>        <span class="p">.</span><span class="n">instr_req_o</span>         <span class="p">(</span> <span class="n">instr_req_o</span>                <span class="p">),</span>
<a name="l-240"></a>        <span class="p">.</span><span class="n">instr_addr_o</span>        <span class="p">(</span> <span class="n">instr_addr_o</span>               <span class="p">),</span>
<a name="l-241"></a>        <span class="p">.</span><span class="n">instr_gnt_i</span>         <span class="p">(</span> <span class="n">instr_gnt_i</span>                <span class="p">),</span>
<a name="l-242"></a>        <span class="p">.</span><span class="n">instr_rvalid_i</span>      <span class="p">(</span> <span class="n">instr_rvalid_i</span>             <span class="p">),</span>
<a name="l-243"></a>        <span class="p">.</span><span class="n">instr_rdata_i</span>       <span class="p">(</span> <span class="n">instr_rdata_i</span>              <span class="p">),</span>
<a name="l-244"></a>        <span class="p">.</span><span class="n">instr_err_i</span>         <span class="p">(</span> <span class="n">instr_err_i</span>                <span class="p">),</span>
<a name="l-245"></a>        <span class="p">.</span><span class="n">instr_pmp_err_i</span>     <span class="p">(</span> <span class="n">instr_pmp_err_i</span>            <span class="p">),</span>
<a name="l-246"></a>
<a name="l-247"></a>        <span class="p">.</span><span class="n">busy_o</span>              <span class="p">(</span> <span class="n">prefetch_busy</span>              <span class="p">)</span>
<a name="l-248"></a>    <span class="p">);</span>
<a name="l-249"></a>    <span class="c1">// ICache tieoffs</span>
<a name="l-250"></a>    <span class="kt">logic</span> <span class="n">unused_icen</span><span class="p">,</span> <span class="n">unused_icinv</span><span class="p">;</span>
<a name="l-251"></a>    <span class="k">assign</span> <span class="n">unused_icen</span>  <span class="o">=</span> <span class="n">icache_enable_i</span><span class="p">;</span>
<a name="l-252"></a>    <span class="k">assign</span> <span class="n">unused_icinv</span> <span class="o">=</span> <span class="n">icache_inval_i</span><span class="p">;</span>
<a name="l-253"></a>  <span class="k">end</span>
<a name="l-254"></a>
<a name="l-255"></a>  <span class="k">assign</span> <span class="n">branch_req</span>  <span class="o">=</span> <span class="n">pc_set_i</span> <span class="o">|</span> <span class="n">predict_branch_taken</span><span class="p">;</span>
<a name="l-256"></a>  <span class="k">assign</span> <span class="n">branch_spec</span> <span class="o">=</span> <span class="n">pc_set_spec_i</span> <span class="o">|</span> <span class="n">predict_branch_taken</span><span class="p">;</span>
<a name="l-257"></a>
<a name="l-258"></a>  <span class="k">assign</span> <span class="n">pc_if_o</span>     <span class="o">=</span> <span class="n">if_instr_addr</span><span class="p">;</span>
<a name="l-259"></a>  <span class="k">assign</span> <span class="n">if_busy_o</span>   <span class="o">=</span> <span class="n">prefetch_busy</span><span class="p">;</span>
<a name="l-260"></a>
<a name="l-261"></a>  <span class="c1">// compressed instruction decoding, or more precisely compressed instruction</span>
<a name="l-262"></a>  <span class="c1">// expander</span>
<a name="l-263"></a>  <span class="c1">//</span>
<a name="l-264"></a>  <span class="c1">// since it does not matter where we decompress instructions, we do it here</span>
<a name="l-265"></a>  <span class="c1">// to ease timing closure</span>
<a name="l-266"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_decompressed</span><span class="p">;</span>
<a name="l-267"></a>  <span class="kt">logic</span>        <span class="n">illegal_c_insn</span><span class="p">;</span>
<a name="l-268"></a>  <span class="kt">logic</span>        <span class="n">instr_is_compressed</span><span class="p">;</span>
<a name="l-269"></a>
<a name="l-270"></a>  <span class="n">ibex_compressed_decoder</span> <span class="n">compressed_decoder_i</span> <span class="p">(</span>
<a name="l-271"></a>      <span class="p">.</span><span class="n">clk_i</span>           <span class="p">(</span> <span class="n">clk_i</span>                    <span class="p">),</span>
<a name="l-272"></a>      <span class="p">.</span><span class="n">rst_ni</span>          <span class="p">(</span> <span class="n">rst_ni</span>                   <span class="p">),</span>
<a name="l-273"></a>      <span class="p">.</span><span class="n">valid_i</span>         <span class="p">(</span> <span class="n">fetch_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fetch_err</span> <span class="p">),</span>
<a name="l-274"></a>      <span class="p">.</span><span class="n">instr_i</span>         <span class="p">(</span> <span class="n">if_instr_rdata</span>           <span class="p">),</span>
<a name="l-275"></a>      <span class="p">.</span><span class="n">instr_o</span>         <span class="p">(</span> <span class="n">instr_decompressed</span>       <span class="p">),</span>
<a name="l-276"></a>      <span class="p">.</span><span class="n">is_compressed_o</span> <span class="p">(</span> <span class="n">instr_is_compressed</span>      <span class="p">),</span>
<a name="l-277"></a>      <span class="p">.</span><span class="n">illegal_instr_o</span> <span class="p">(</span> <span class="n">illegal_c_insn</span>           <span class="p">)</span>
<a name="l-278"></a>  <span class="p">);</span>
<a name="l-279"></a>
<a name="l-280"></a>  <span class="c1">// Dummy instruction insertion</span>
<a name="l-281"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">DummyInstructions</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_dummy_instr</span>
<a name="l-282"></a>    <span class="kt">logic</span>        <span class="n">insert_dummy_instr</span><span class="p">;</span>
<a name="l-283"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dummy_instr_data</span><span class="p">;</span>
<a name="l-284"></a>
<a name="l-285"></a>    <span class="n">ibex_dummy_instr</span> <span class="n">dummy_instr_i</span> <span class="p">(</span>
<a name="l-286"></a>      <span class="p">.</span><span class="n">clk_i</span>                 <span class="p">(</span> <span class="n">clk_i</span>                 <span class="p">),</span>
<a name="l-287"></a>      <span class="p">.</span><span class="n">rst_ni</span>                <span class="p">(</span> <span class="n">rst_ni</span>                <span class="p">),</span>
<a name="l-288"></a>      <span class="p">.</span><span class="n">dummy_instr_en_i</span>      <span class="p">(</span> <span class="n">dummy_instr_en_i</span>      <span class="p">),</span>
<a name="l-289"></a>      <span class="p">.</span><span class="n">dummy_instr_mask_i</span>    <span class="p">(</span> <span class="n">dummy_instr_mask_i</span>    <span class="p">),</span>
<a name="l-290"></a>      <span class="p">.</span><span class="n">dummy_instr_seed_en_i</span> <span class="p">(</span> <span class="n">dummy_instr_seed_en_i</span> <span class="p">),</span>
<a name="l-291"></a>      <span class="p">.</span><span class="n">dummy_instr_seed_i</span>    <span class="p">(</span> <span class="n">dummy_instr_seed_i</span>    <span class="p">),</span>
<a name="l-292"></a>      <span class="p">.</span><span class="n">fetch_valid_i</span>         <span class="p">(</span> <span class="n">fetch_valid</span>           <span class="p">),</span>
<a name="l-293"></a>      <span class="p">.</span><span class="n">id_in_ready_i</span>         <span class="p">(</span> <span class="n">id_in_ready_i</span>         <span class="p">),</span>
<a name="l-294"></a>      <span class="p">.</span><span class="n">insert_dummy_instr_o</span>  <span class="p">(</span> <span class="n">insert_dummy_instr</span>    <span class="p">),</span>
<a name="l-295"></a>      <span class="p">.</span><span class="n">dummy_instr_data_o</span>    <span class="p">(</span> <span class="n">dummy_instr_data</span>      <span class="p">)</span>
<a name="l-296"></a>    <span class="p">);</span>
<a name="l-297"></a>
<a name="l-298"></a>    <span class="c1">// Mux between actual instructions and dummy instructions</span>
<a name="l-299"></a>    <span class="k">assign</span> <span class="n">instr_out</span>               <span class="o">=</span> <span class="n">insert_dummy_instr</span> <span class="o">?</span> <span class="n">dummy_instr_data</span> <span class="o">:</span> <span class="n">instr_decompressed</span><span class="p">;</span>
<a name="l-300"></a>    <span class="k">assign</span> <span class="n">instr_is_compressed_out</span> <span class="o">=</span> <span class="n">insert_dummy_instr</span> <span class="o">?</span> <span class="mb">1&#39;b0</span> <span class="o">:</span> <span class="n">instr_is_compressed</span><span class="p">;</span>
<a name="l-301"></a>    <span class="k">assign</span> <span class="n">illegal_c_instr_out</span>     <span class="o">=</span> <span class="n">insert_dummy_instr</span> <span class="o">?</span> <span class="mb">1&#39;b0</span> <span class="o">:</span> <span class="n">illegal_c_insn</span><span class="p">;</span>
<a name="l-302"></a>    <span class="k">assign</span> <span class="n">instr_err_out</span>           <span class="o">=</span> <span class="n">insert_dummy_instr</span> <span class="o">?</span> <span class="mb">1&#39;b0</span> <span class="o">:</span> <span class="n">if_instr_err</span><span class="p">;</span>
<a name="l-303"></a>
<a name="l-304"></a>    <span class="c1">// Stall the IF stage if we insert a dummy instruction. The dummy will execute between whatever</span>
<a name="l-305"></a>    <span class="c1">// is currently in the ID stage and whatever is valid from the prefetch buffer this cycle. The</span>
<a name="l-306"></a>    <span class="c1">// PC of the dummy instruction will match whatever is next from the prefetch buffer.</span>
<a name="l-307"></a>    <span class="k">assign</span> <span class="n">stall_dummy_instr</span> <span class="o">=</span> <span class="n">insert_dummy_instr</span><span class="p">;</span>
<a name="l-308"></a>
<a name="l-309"></a>    <span class="c1">// Register the dummy instruction indication into the ID stage</span>
<a name="l-310"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-311"></a>      <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-312"></a>        <span class="n">dummy_instr_id_o</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-313"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">if_id_pipe_reg_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-314"></a>        <span class="n">dummy_instr_id_o</span> <span class="o">&lt;=</span> <span class="n">insert_dummy_instr</span><span class="p">;</span>
<a name="l-315"></a>      <span class="k">end</span>
<a name="l-316"></a>    <span class="k">end</span>
<a name="l-317"></a>
<a name="l-318"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_no_dummy_instr</span>
<a name="l-319"></a>    <span class="kt">logic</span>        <span class="n">unused_dummy_en</span><span class="p">;</span>
<a name="l-320"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">unused_dummy_mask</span><span class="p">;</span>
<a name="l-321"></a>    <span class="kt">logic</span>        <span class="n">unused_dummy_seed_en</span><span class="p">;</span>
<a name="l-322"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_dummy_seed</span><span class="p">;</span>
<a name="l-323"></a>
<a name="l-324"></a>    <span class="k">assign</span> <span class="n">unused_dummy_en</span>         <span class="o">=</span> <span class="n">dummy_instr_en_i</span><span class="p">;</span>
<a name="l-325"></a>    <span class="k">assign</span> <span class="n">unused_dummy_mask</span>       <span class="o">=</span> <span class="n">dummy_instr_mask_i</span><span class="p">;</span>
<a name="l-326"></a>    <span class="k">assign</span> <span class="n">unused_dummy_seed_en</span>    <span class="o">=</span> <span class="n">dummy_instr_seed_en_i</span><span class="p">;</span>
<a name="l-327"></a>    <span class="k">assign</span> <span class="n">unused_dummy_seed</span>       <span class="o">=</span> <span class="n">dummy_instr_seed_i</span><span class="p">;</span>
<a name="l-328"></a>    <span class="k">assign</span> <span class="n">instr_out</span>               <span class="o">=</span> <span class="n">instr_decompressed</span><span class="p">;</span>
<a name="l-329"></a>    <span class="k">assign</span> <span class="n">instr_is_compressed_out</span> <span class="o">=</span> <span class="n">instr_is_compressed</span><span class="p">;</span>
<a name="l-330"></a>    <span class="k">assign</span> <span class="n">illegal_c_instr_out</span>     <span class="o">=</span> <span class="n">illegal_c_insn</span><span class="p">;</span>
<a name="l-331"></a>    <span class="k">assign</span> <span class="n">instr_err_out</span>           <span class="o">=</span> <span class="n">if_instr_err</span><span class="p">;</span>
<a name="l-332"></a>    <span class="k">assign</span> <span class="n">stall_dummy_instr</span>       <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-333"></a>    <span class="k">assign</span> <span class="n">dummy_instr_id_o</span>        <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-334"></a>  <span class="k">end</span>
<a name="l-335"></a>
<a name="l-336"></a>  <span class="c1">// The ID stage becomes valid as soon as any instruction is registered in the ID stage flops.</span>
<a name="l-337"></a>  <span class="c1">// Note that the current instruction is squashed by the incoming pc_set_i signal.</span>
<a name="l-338"></a>  <span class="c1">// Valid is held until it is explicitly cleared (due to an instruction completing or an exception)</span>
<a name="l-339"></a>  <span class="k">assign</span> <span class="n">instr_valid_id_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">if_instr_valid</span> <span class="o">&amp;</span> <span class="n">id_in_ready_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pc_set_i</span><span class="p">)</span> <span class="o">|</span>
<a name="l-340"></a>                            <span class="p">(</span><span class="n">instr_valid_id_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">instr_valid_clear_i</span><span class="p">);</span>
<a name="l-341"></a>  <span class="k">assign</span> <span class="n">instr_new_id_d</span>   <span class="o">=</span> <span class="n">if_instr_valid</span> <span class="o">&amp;</span> <span class="n">id_in_ready_i</span><span class="p">;</span>
<a name="l-342"></a>
<a name="l-343"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-344"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-345"></a>      <span class="n">instr_valid_id_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-346"></a>      <span class="n">instr_new_id_q</span>   <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-347"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-348"></a>      <span class="n">instr_valid_id_q</span> <span class="o">&lt;=</span> <span class="n">instr_valid_id_d</span><span class="p">;</span>
<a name="l-349"></a>      <span class="n">instr_new_id_q</span>   <span class="o">&lt;=</span> <span class="n">instr_new_id_d</span><span class="p">;</span>
<a name="l-350"></a>    <span class="k">end</span>
<a name="l-351"></a>  <span class="k">end</span>
<a name="l-352"></a>
<a name="l-353"></a>  <span class="k">assign</span> <span class="n">instr_valid_id_o</span> <span class="o">=</span> <span class="n">instr_valid_id_q</span><span class="p">;</span>
<a name="l-354"></a>  <span class="c1">// Signal when a new instruction enters the ID stage (only used for RVFI signalling).</span>
<a name="l-355"></a>  <span class="k">assign</span> <span class="n">instr_new_id_o</span>   <span class="o">=</span> <span class="n">instr_new_id_q</span><span class="p">;</span>
<a name="l-356"></a>
<a name="l-357"></a>  <span class="c1">// IF-ID pipeline registers, frozen when the ID stage is stalled</span>
<a name="l-358"></a>  <span class="k">assign</span> <span class="n">if_id_pipe_reg_we</span> <span class="o">=</span> <span class="n">instr_new_id_d</span><span class="p">;</span>
<a name="l-359"></a>
<a name="l-360"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-361"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">if_id_pipe_reg_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-362"></a>      <span class="n">instr_rdata_id_o</span>         <span class="o">&lt;=</span> <span class="n">instr_out</span><span class="p">;</span>
<a name="l-363"></a>      <span class="c1">// To reduce fan-out and help timing from the instr_rdata_id flops they are replicated.</span>
<a name="l-364"></a>      <span class="n">instr_rdata_alu_id_o</span>     <span class="o">&lt;=</span> <span class="n">instr_out</span><span class="p">;</span>
<a name="l-365"></a>      <span class="n">instr_fetch_err_o</span>        <span class="o">&lt;=</span> <span class="n">instr_err_out</span><span class="p">;</span>
<a name="l-366"></a>      <span class="n">instr_fetch_err_plus2_o</span>  <span class="o">&lt;=</span> <span class="n">fetch_err_plus2</span><span class="p">;</span>
<a name="l-367"></a>      <span class="n">instr_rdata_c_id_o</span>       <span class="o">&lt;=</span> <span class="n">if_instr_rdata</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-368"></a>      <span class="n">instr_is_compressed_id_o</span> <span class="o">&lt;=</span> <span class="n">instr_is_compressed_out</span><span class="p">;</span>
<a name="l-369"></a>      <span class="n">illegal_c_insn_id_o</span>      <span class="o">&lt;=</span> <span class="n">illegal_c_instr_out</span><span class="p">;</span>
<a name="l-370"></a>      <span class="n">pc_id_o</span>                  <span class="o">&lt;=</span> <span class="n">pc_if_o</span><span class="p">;</span>
<a name="l-371"></a>    <span class="k">end</span>
<a name="l-372"></a>  <span class="k">end</span>
<a name="l-373"></a>
<a name="l-374"></a>  <span class="c1">// Check for expected increments of the PC when security hardening enabled</span>
<a name="l-375"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">PCIncrCheck</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_secure_pc</span>
<a name="l-376"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">prev_instr_addr_incr</span><span class="p">;</span>
<a name="l-377"></a>    <span class="kt">logic</span>        <span class="n">prev_instr_seq_q</span><span class="p">,</span> <span class="n">prev_instr_seq_d</span><span class="p">;</span>
<a name="l-378"></a>
<a name="l-379"></a>    <span class="c1">// Do not check for sequential increase after a branch, jump, exception, interrupt or debug</span>
<a name="l-380"></a>    <span class="c1">// request, all of which will set branch_req. Also do not check after reset or for dummys.</span>
<a name="l-381"></a>    <span class="k">assign</span> <span class="n">prev_instr_seq_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">prev_instr_seq_q</span> <span class="o">|</span> <span class="n">instr_new_id_d</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-382"></a>        <span class="o">~</span><span class="n">branch_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stall_dummy_instr</span><span class="p">;</span>
<a name="l-383"></a>
<a name="l-384"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-385"></a>      <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-386"></a>        <span class="n">prev_instr_seq_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-387"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-388"></a>        <span class="n">prev_instr_seq_q</span> <span class="o">&lt;=</span> <span class="n">prev_instr_seq_d</span><span class="p">;</span>
<a name="l-389"></a>      <span class="k">end</span>
<a name="l-390"></a>    <span class="k">end</span>
<a name="l-391"></a>
<a name="l-392"></a>    <span class="k">assign</span> <span class="n">prev_instr_addr_incr</span> <span class="o">=</span> <span class="n">pc_id_o</span> <span class="o">+</span> <span class="p">((</span><span class="n">instr_is_compressed_id_o</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">instr_fetch_err_o</span><span class="p">)</span> <span class="o">?</span>
<a name="l-393"></a>                                             <span class="mi">32&#39;d2</span> <span class="o">:</span> <span class="mi">32&#39;d4</span><span class="p">);</span>
<a name="l-394"></a>
<a name="l-395"></a>    <span class="c1">// Check that the address equals the previous address +2/+4</span>
<a name="l-396"></a>    <span class="k">assign</span> <span class="n">pc_mismatch_alert_o</span> <span class="o">=</span> <span class="n">prev_instr_seq_q</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">pc_if_o</span> <span class="o">!=</span> <span class="n">prev_instr_addr_incr</span><span class="p">);</span>
<a name="l-397"></a>
<a name="l-398"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_no_secure_pc</span>
<a name="l-399"></a>    <span class="k">assign</span> <span class="n">pc_mismatch_alert_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-400"></a>  <span class="k">end</span>
<a name="l-401"></a>
<a name="l-402"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">BranchPredictor</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_branch_predictor</span>
<a name="l-403"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_skid_data_q</span><span class="p">;</span>
<a name="l-404"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_skid_addr_q</span><span class="p">;</span>
<a name="l-405"></a>    <span class="kt">logic</span>        <span class="n">instr_skid_bp_taken_q</span><span class="p">;</span>
<a name="l-406"></a>    <span class="kt">logic</span>        <span class="n">instr_skid_valid_q</span><span class="p">,</span> <span class="n">instr_skid_valid_d</span><span class="p">;</span>
<a name="l-407"></a>    <span class="kt">logic</span>        <span class="n">instr_skid_en</span><span class="p">;</span>
<a name="l-408"></a>    <span class="kt">logic</span>        <span class="n">instr_bp_taken_q</span><span class="p">,</span> <span class="n">instr_bp_taken_d</span><span class="p">;</span>
<a name="l-409"></a>
<a name="l-410"></a>    <span class="kt">logic</span>        <span class="n">predict_branch_taken_raw</span><span class="p">;</span>
<a name="l-411"></a>
<a name="l-412"></a>    <span class="c1">// ID stages needs to know if branch was predicted taken so it can signal mispredicts</span>
<a name="l-413"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-414"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">if_id_pipe_reg_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-415"></a>        <span class="n">instr_bp_taken_q</span> <span class="o">&lt;=</span> <span class="n">instr_bp_taken_d</span><span class="p">;</span>
<a name="l-416"></a>      <span class="k">end</span>
<a name="l-417"></a>    <span class="k">end</span>
<a name="l-418"></a>
<a name="l-419"></a>    <span class="c1">// When branch prediction is enabled a skid buffer between the IF and ID/EX stage is introduced.</span>
<a name="l-420"></a>    <span class="c1">// If an instruction in IF is predicted to be a taken branch and ID/EX is not ready the</span>
<a name="l-421"></a>    <span class="c1">// instruction in IF is moved to the skid buffer which becomes the output of the IF stage until</span>
<a name="l-422"></a>    <span class="c1">// the ID/EX stage accepts the instruction. The skid buffer is required as otherwise the ID/EX</span>
<a name="l-423"></a>    <span class="c1">// ready signal is coupled to the instr_req_o output which produces a feedthrough path from</span>
<a name="l-424"></a>    <span class="c1">// data_gnt_i -&gt; instr_req_o (which needs to be avoided as for some interconnects this will</span>
<a name="l-425"></a>    <span class="c1">// result in a combinational loop).</span>
<a name="l-426"></a>
<a name="l-427"></a>    <span class="k">assign</span> <span class="n">instr_skid_en</span> <span class="o">=</span> <span class="n">predicted_branch</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">id_in_ready_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">instr_skid_valid_q</span><span class="p">;</span>
<a name="l-428"></a>
<a name="l-429"></a>    <span class="k">assign</span> <span class="n">instr_skid_valid_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">instr_skid_valid_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">id_in_ready_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stall_dummy_instr</span><span class="p">)</span> <span class="o">|</span>
<a name="l-430"></a>                                <span class="n">instr_skid_en</span><span class="p">;</span>
<a name="l-431"></a>
<a name="l-432"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-433"></a>      <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-434"></a>        <span class="n">instr_skid_valid_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-435"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-436"></a>        <span class="n">instr_skid_valid_q</span> <span class="o">&lt;=</span> <span class="n">instr_skid_valid_d</span><span class="p">;</span>
<a name="l-437"></a>      <span class="k">end</span>
<a name="l-438"></a>    <span class="k">end</span>
<a name="l-439"></a>
<a name="l-440"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-441"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">instr_skid_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-442"></a>        <span class="n">instr_skid_bp_taken_q</span> <span class="o">&lt;=</span> <span class="n">predict_branch_taken</span><span class="p">;</span>
<a name="l-443"></a>        <span class="n">instr_skid_data_q</span>     <span class="o">&lt;=</span> <span class="n">fetch_rdata</span><span class="p">;</span>
<a name="l-444"></a>        <span class="n">instr_skid_addr_q</span>     <span class="o">&lt;=</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-445"></a>      <span class="k">end</span>
<a name="l-446"></a>    <span class="k">end</span>
<a name="l-447"></a>
<a name="l-448"></a>    <span class="n">ibex_branch_predict</span> <span class="n">branch_predict_i</span> <span class="p">(</span>
<a name="l-449"></a>      <span class="p">.</span><span class="n">clk_i</span>                  <span class="p">(</span> <span class="n">clk_i</span>                    <span class="p">),</span>
<a name="l-450"></a>      <span class="p">.</span><span class="n">rst_ni</span>                 <span class="p">(</span> <span class="n">rst_ni</span>                   <span class="p">),</span>
<a name="l-451"></a>      <span class="p">.</span><span class="n">fetch_rdata_i</span>          <span class="p">(</span> <span class="n">fetch_rdata</span>              <span class="p">),</span>
<a name="l-452"></a>      <span class="p">.</span><span class="n">fetch_pc_i</span>             <span class="p">(</span> <span class="n">fetch_addr</span>               <span class="p">),</span>
<a name="l-453"></a>      <span class="p">.</span><span class="n">fetch_valid_i</span>          <span class="p">(</span> <span class="n">fetch_valid</span>              <span class="p">),</span>
<a name="l-454"></a>
<a name="l-455"></a>      <span class="p">.</span><span class="n">predict_branch_taken_o</span> <span class="p">(</span> <span class="n">predict_branch_taken_raw</span> <span class="p">),</span>
<a name="l-456"></a>      <span class="p">.</span><span class="n">predict_branch_pc_o</span>    <span class="p">(</span> <span class="n">predict_branch_pc</span>        <span class="p">)</span>
<a name="l-457"></a>    <span class="p">);</span>
<a name="l-458"></a>
<a name="l-459"></a>    <span class="c1">// If there is an instruction in the skid buffer there must be no branch prediction.</span>
<a name="l-460"></a>    <span class="c1">// Instructions are only placed in the skid after they have been predicted to be a taken branch</span>
<a name="l-461"></a>    <span class="c1">// so with the skid valid any prediction has already occurred.</span>
<a name="l-462"></a>    <span class="c1">// Do not branch predict on instruction errors.</span>
<a name="l-463"></a>    <span class="k">assign</span> <span class="n">predict_branch_taken</span> <span class="o">=</span> <span class="n">predict_branch_taken_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">instr_skid_valid_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">fetch_err</span><span class="p">;</span>
<a name="l-464"></a>
<a name="l-465"></a>    <span class="c1">// pc_set_i takes precendence over branch prediction</span>
<a name="l-466"></a>    <span class="k">assign</span> <span class="n">predicted_branch</span> <span class="o">=</span> <span class="n">predict_branch_taken</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pc_set_i</span><span class="p">;</span>
<a name="l-467"></a>
<a name="l-468"></a>    <span class="k">assign</span> <span class="n">if_instr_valid</span>   <span class="o">=</span> <span class="n">fetch_valid</span> <span class="o">|</span> <span class="n">instr_skid_valid_q</span><span class="p">;</span>
<a name="l-469"></a>    <span class="k">assign</span> <span class="n">if_instr_rdata</span>   <span class="o">=</span> <span class="n">instr_skid_valid_q</span> <span class="o">?</span> <span class="n">instr_skid_data_q</span> <span class="o">:</span> <span class="n">fetch_rdata</span><span class="p">;</span>
<a name="l-470"></a>    <span class="k">assign</span> <span class="n">if_instr_addr</span>    <span class="o">=</span> <span class="n">instr_skid_valid_q</span> <span class="o">?</span> <span class="n">instr_skid_addr_q</span> <span class="o">:</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-471"></a>
<a name="l-472"></a>    <span class="c1">// Don&#39;t branch predict on instruction error so only instructions without errors end up in the</span>
<a name="l-473"></a>    <span class="c1">// skid buffer.</span>
<a name="l-474"></a>    <span class="k">assign</span> <span class="n">if_instr_err</span>     <span class="o">=</span> <span class="o">~</span><span class="n">instr_skid_valid_q</span> <span class="o">&amp;</span> <span class="n">fetch_err</span><span class="p">;</span>
<a name="l-475"></a>    <span class="k">assign</span> <span class="n">instr_bp_taken_d</span> <span class="o">=</span> <span class="n">instr_skid_valid_q</span> <span class="o">?</span> <span class="n">instr_skid_bp_taken_q</span> <span class="o">:</span> <span class="n">predict_branch_taken</span><span class="p">;</span>
<a name="l-476"></a>
<a name="l-477"></a>    <span class="k">assign</span> <span class="n">fetch_ready</span> <span class="o">=</span> <span class="n">id_in_ready_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stall_dummy_instr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">instr_skid_valid_q</span><span class="p">;</span>
<a name="l-478"></a>
<a name="l-479"></a>    <span class="k">assign</span> <span class="n">instr_bp_taken_o</span> <span class="o">=</span> <span class="n">instr_bp_taken_q</span><span class="p">;</span>
<a name="l-480"></a>
<a name="l-481"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">NoPredictSkid</span><span class="p">,</span> <span class="n">instr_skid_valid_q</span> <span class="o">|-&gt;</span> <span class="o">~</span><span class="n">predict_branch_taken</span><span class="p">);</span>
<a name="l-482"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">NoPredictIllegal</span><span class="p">,</span> <span class="n">predict_branch_taken</span> <span class="o">|-&gt;</span> <span class="o">~</span><span class="n">illegal_c_insn</span><span class="p">);</span>
<a name="l-483"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_no_branch_predictor</span>
<a name="l-484"></a>    <span class="k">assign</span> <span class="n">instr_bp_taken_o</span>     <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-485"></a>    <span class="k">assign</span> <span class="n">predict_branch_taken</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-486"></a>    <span class="k">assign</span> <span class="n">predicted_branch</span>     <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-487"></a>    <span class="k">assign</span> <span class="n">predict_branch_pc</span>    <span class="o">=</span> <span class="mb">32&#39;b0</span><span class="p">;</span>
<a name="l-488"></a>
<a name="l-489"></a>    <span class="k">assign</span> <span class="n">if_instr_valid</span> <span class="o">=</span> <span class="n">fetch_valid</span><span class="p">;</span>
<a name="l-490"></a>    <span class="k">assign</span> <span class="n">if_instr_rdata</span> <span class="o">=</span> <span class="n">fetch_rdata</span><span class="p">;</span>
<a name="l-491"></a>    <span class="k">assign</span> <span class="n">if_instr_addr</span>  <span class="o">=</span> <span class="n">fetch_addr</span><span class="p">;</span>
<a name="l-492"></a>    <span class="k">assign</span> <span class="n">if_instr_err</span>   <span class="o">=</span> <span class="n">fetch_err</span><span class="p">;</span>
<a name="l-493"></a>    <span class="k">assign</span> <span class="n">fetch_ready</span> <span class="o">=</span> <span class="n">id_in_ready_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">stall_dummy_instr</span><span class="p">;</span>
<a name="l-494"></a>  <span class="k">end</span>
<a name="l-495"></a>
<a name="l-496"></a>  <span class="c1">////////////////</span>
<a name="l-497"></a>  <span class="c1">// Assertions //</span>
<a name="l-498"></a>  <span class="c1">////////////////</span>
<a name="l-499"></a>
<a name="l-500"></a>  <span class="c1">// Selectors must be known/valid.</span>
<a name="l-501"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">IbexExcPcMuxKnown</span><span class="p">,</span> <span class="n">exc_pc_mux_i</span><span class="p">)</span>
<a name="l-502"></a>
<a name="l-503"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">BranchPredictor</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_branch_predictor_asserts</span>
<a name="l-504"></a>    <span class="no">`ASSERT_IF</span><span class="p">(</span><span class="n">IbexPcMuxValid</span><span class="p">,</span> <span class="n">pc_mux_internal</span> <span class="ow">inside</span> <span class="p">{</span>
<a name="l-505"></a>        <span class="n">PC_BOOT</span><span class="p">,</span>
<a name="l-506"></a>        <span class="n">PC_JUMP</span><span class="p">,</span>
<a name="l-507"></a>        <span class="n">PC_EXC</span><span class="p">,</span>
<a name="l-508"></a>        <span class="n">PC_ERET</span><span class="p">,</span>
<a name="l-509"></a>        <span class="n">PC_DRET</span><span class="p">,</span>
<a name="l-510"></a>        <span class="n">PC_BP</span><span class="p">},</span>
<a name="l-511"></a>      <span class="n">pc_set_i</span><span class="p">)</span>
<a name="l-512"></a>
<a name="l-513"></a><span class="no">`ifdef</span> <span class="n">INC_ASSERT</span>
<a name="l-514"></a>    <span class="cm">/**</span>
<a name="l-515"></a><span class="cm">     * Checks for branch prediction interface to fetch_fifo/icache</span>
<a name="l-516"></a><span class="cm">     *</span>
<a name="l-517"></a><span class="cm">     * The interface has two signals:</span>
<a name="l-518"></a><span class="cm">     * - predicted_branch_i: When set with a branch (branch_i) indicates the branch is a predicted</span>
<a name="l-519"></a><span class="cm">     *   one, it should be ignored when a branch_i isn&#39;t set.</span>
<a name="l-520"></a><span class="cm">     * - branch_mispredict_i: Indicates the previously predicted branch was mis-predicted and</span>
<a name="l-521"></a><span class="cm">     *   execution should resume with the not-taken side of the branch (i.e. continue with the PC</span>
<a name="l-522"></a><span class="cm">     *   that followed the predicted branch). This must be raised before the instruction that is</span>
<a name="l-523"></a><span class="cm">     *   made available following a predicted branch is accepted (Following a cycle with branch_i</span>
<a name="l-524"></a><span class="cm">     *   &amp; predicted_branch_i, branch_mispredict_i can only be asserted before or on the same cycle</span>
<a name="l-525"></a><span class="cm">     *   as seeing fetch_valid &amp; fetch_ready). When branch_mispredict_i is asserted, fetch_valid may</span>
<a name="l-526"></a><span class="cm">     *   be asserted in response. If fetch_valid is asserted on the same cycle as</span>
<a name="l-527"></a><span class="cm">     *   branch_mispredict_i this indicates the fetch_fifo/icache has the not-taken side of the</span>
<a name="l-528"></a><span class="cm">     *   branch immediately ready for use</span>
<a name="l-529"></a><span class="cm">     */</span>
<a name="l-530"></a>    <span class="kt">logic</span>        <span class="n">predicted_branch_live_q</span><span class="p">,</span> <span class="n">predicted_branch_live_d</span><span class="p">;</span>
<a name="l-531"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">predicted_branch_nt_pc_q</span><span class="p">,</span> <span class="n">predicted_branch_nt_pc_d</span><span class="p">;</span>
<a name="l-532"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">awaiting_instr_after_mispredict_q</span><span class="p">,</span> <span class="n">awaiting_instr_after_mispredict_d</span><span class="p">;</span>
<a name="l-533"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">next_pc</span><span class="p">;</span>
<a name="l-534"></a>
<a name="l-535"></a>    <span class="kt">logic</span> <span class="n">mispredicted</span><span class="p">,</span> <span class="n">mispredicted_d</span><span class="p">,</span> <span class="n">mispredicted_q</span><span class="p">;</span>
<a name="l-536"></a>
<a name="l-537"></a>    <span class="k">assign</span> <span class="n">next_pc</span> <span class="o">=</span> <span class="n">fetch_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">instr_is_compressed_out</span> <span class="o">?</span> <span class="mi">32&#39;d2</span> <span class="o">:</span> <span class="mi">32&#39;d4</span><span class="p">);</span>
<a name="l-538"></a>
<a name="l-539"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-540"></a>      <span class="n">predicted_branch_live_d</span> <span class="o">=</span> <span class="n">predicted_branch_live_q</span><span class="p">;</span>
<a name="l-541"></a>      <span class="n">mispredicted_d</span>          <span class="o">=</span> <span class="n">mispredicted_q</span><span class="p">;</span>
<a name="l-542"></a>
<a name="l-543"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">branch_req</span> <span class="o">&amp;</span> <span class="n">predicted_branch</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-544"></a>        <span class="n">predicted_branch_live_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-545"></a>        <span class="n">mispredicted_d</span>          <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-546"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">predicted_branch_live_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-547"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">fetch_valid</span> <span class="o">&amp;</span> <span class="n">fetch_ready</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-548"></a>          <span class="n">predicted_branch_live_d</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-549"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nt_branch_mispredict_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-550"></a>          <span class="n">mispredicted_d</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-551"></a>        <span class="k">end</span>
<a name="l-552"></a>      <span class="k">end</span>
<a name="l-553"></a>    <span class="k">end</span>
<a name="l-554"></a>
<a name="l-555"></a>    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-556"></a>      <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-557"></a>        <span class="n">predicted_branch_live_q</span> <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-558"></a>        <span class="n">mispredicted_q</span>          <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-559"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-560"></a>        <span class="n">predicted_branch_live_q</span> <span class="o">&lt;=</span> <span class="n">predicted_branch_live_d</span><span class="p">;</span>
<a name="l-561"></a>        <span class="n">mispredicted_q</span>          <span class="o">&lt;=</span> <span class="n">mispredicted_d</span><span class="p">;</span>
<a name="l-562"></a>      <span class="k">end</span>
<a name="l-563"></a>    <span class="k">end</span>
<a name="l-564"></a>
<a name="l-565"></a>    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-566"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">branch_req</span> <span class="o">&amp;</span> <span class="n">predicted_branch</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-567"></a>        <span class="n">predicted_branch_nt_pc_q</span> <span class="o">&lt;=</span> <span class="n">next_pc</span><span class="p">;</span>
<a name="l-568"></a>      <span class="k">end</span>
<a name="l-569"></a>    <span class="k">end</span>
<a name="l-570"></a>
<a name="l-571"></a>    <span class="c1">// Must only see mispredict after we&#39;ve performed a predicted branch but before we&#39;ve accepted</span>
<a name="l-572"></a>    <span class="c1">// any instruction (with fetch_ready &amp; fetch_valid) that follows that predicted branch.</span>
<a name="l-573"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">MispredictOnlyImmediatelyAfterPredictedBranch</span><span class="p">,</span>
<a name="l-574"></a>      <span class="n">nt_branch_mispredict_i</span> <span class="o">|-&gt;</span> <span class="n">predicted_branch_live_q</span><span class="p">);</span>
<a name="l-575"></a>    <span class="c1">// Check that on mispredict we get the correct PC for the non-taken side of the branch when</span>
<a name="l-576"></a>    <span class="c1">// prefetch buffer/icache makes that PC available.</span>
<a name="l-577"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">CorrectPCOnMispredict</span><span class="p">,</span>
<a name="l-578"></a>      <span class="n">predicted_branch_live_q</span> <span class="o">&amp;</span> <span class="n">mispredicted_d</span> <span class="o">&amp;</span> <span class="n">fetch_valid</span> <span class="o">|-&gt;</span> <span class="n">fetch_addr</span> <span class="o">==</span> <span class="n">predicted_branch_nt_pc_q</span><span class="p">);</span>
<a name="l-579"></a>    <span class="c1">// Must not signal mispredict over multiple cycles but it&#39;s possible to have back to back</span>
<a name="l-580"></a>    <span class="c1">// mispredicts for different branches (core signals mispredict, prefetch buffer/icache immediate</span>
<a name="l-581"></a>    <span class="c1">// has not-taken side of the mispredicted branch ready, which itself is a predicted branch,</span>
<a name="l-582"></a>    <span class="c1">// following cycle core signal that that branch has mispredicted).</span>
<a name="l-583"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">MispredictSingleCycle</span><span class="p">,</span>
<a name="l-584"></a>      <span class="n">nt_branch_mispredict_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">fetch_valid</span> <span class="o">&amp;</span> <span class="n">fetch_ready</span><span class="p">)</span> <span class="o">|=&gt;</span> <span class="o">~</span><span class="n">nt_branch_mispredict_i</span><span class="p">);</span>
<a name="l-585"></a><span class="no">`endif</span>
<a name="l-586"></a>
<a name="l-587"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_no_branch_predictor_asserts</span>
<a name="l-588"></a>    <span class="no">`ASSERT_IF</span><span class="p">(</span><span class="n">IbexPcMuxValid</span><span class="p">,</span> <span class="n">pc_mux_internal</span> <span class="ow">inside</span> <span class="p">{</span>
<a name="l-589"></a>        <span class="n">PC_BOOT</span><span class="p">,</span>
<a name="l-590"></a>        <span class="n">PC_JUMP</span><span class="p">,</span>
<a name="l-591"></a>        <span class="n">PC_EXC</span><span class="p">,</span>
<a name="l-592"></a>        <span class="n">PC_ERET</span><span class="p">,</span>
<a name="l-593"></a>        <span class="n">PC_DRET</span><span class="p">},</span>
<a name="l-594"></a>      <span class="n">pc_set_i</span><span class="p">)</span>
<a name="l-595"></a>  <span class="k">end</span>
<a name="l-596"></a>
<a name="l-597"></a>  <span class="c1">// Boot address must be aligned to 256 bytes.</span>
<a name="l-598"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">IbexBootAddrUnaligned</span><span class="p">,</span> <span class="n">boot_addr_i</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">8&#39;h00</span><span class="p">)</span>
<a name="l-599"></a>
<a name="l-600"></a>  <span class="c1">// Address must not contain X when request is sent.</span>
<a name="l-601"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">IbexInstrAddrUnknown</span><span class="p">,</span> <span class="n">instr_req_o</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="p">$</span><span class="n">isunknown</span><span class="p">(</span><span class="n">instr_addr_o</span><span class="p">))</span>
<a name="l-602"></a>
<a name="l-603"></a>  <span class="c1">// Address must be word aligned when request is sent.</span>
<a name="l-604"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">IbexInstrAddrUnaligned</span><span class="p">,</span> <span class="n">instr_req_o</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">instr_addr_o</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b00</span><span class="p">))</span>
<a name="l-605"></a>
<a name="l-606"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>