#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan  3 14:22:50 2022
# Process ID: 14192
# Current directory: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13852 D:\yingzong\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: D:/yingzong/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
# Running On: DESKTOP-NQNJDGK, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 17017 MB
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/hilo_reg.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/yingzong/step_into_mips-lab_4/lab_4/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {D:/yingzong/step_into_mips-lab_4/lab_4/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[1]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[2]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[3]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[4]}} 
close_sim
set_property -dict [list CONFIG.Coe_File {D:/yingzong/step_into_mips-lab_4/lab_4/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
delete_ip_run [get_files -of_objects [get_fileset inst_mem] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
set_property generate_synth_checkpoint false [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint true [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs inst_mem_synth_1 -jobs 4
wait_on_run inst_mem_synth_1
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[4]}} {{/testbench/dut/dym/rf/rf[3]}} {{/testbench/dut/dym/rf/rf[2]}} {{/testbench/dut/dym/rf/rf[1]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[1]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[2]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[3]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[4]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/hilo}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/hilo_out}} 
restart
run all
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[1]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[2]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[3]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/rf/rf[4]}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/hilo_out}} 
restart
run all
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/hi}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/lo}} 
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/dut/dym/alu/op}} 
restart
run all
save_wave_config {D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg}
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/defines2.vh
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/instdec.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/ascii/ascii}} 
restart
run all
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/ascii1}} 
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
source testbench.tcl
current_wave_config {shit_instr.wcfg}
add_wave {{/testbench/ascii1}} 
save_wave_config {D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg}
add_files -fileset sim_1 -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg
set_property xsim.view {D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg
source testbench.tcl
save_wave_config {D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg}
save_wave_config {D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg}
close_sim
set_property -dict [list CONFIG.Coe_File {D:/yingzong/step_into_mips-lab_4/lab_4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe}] [get_ips inst_mem]
delete_ip_run [get_files -of_objects [get_fileset inst_mem] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
set_property generate_synth_checkpoint false [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint true [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
generate_target all [get_files  D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs inst_mem_synth_1 -jobs 4
wait_on_run inst_mem_synth_1
export_simulation -of_objects [get_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg
source testbench.tcl
close_sim
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/rtl/div.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
close [ open D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/my_mul.v w ]
add_files D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/my_mul.v
update_compile_order -fileset sources_1
add_files -norecurse D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/my_mul.v
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/shit_instr.wcfg
open_wave_config D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/data_move.wcfg
source testbench.tcl
current_wave_config {data_move.wcfg}
add_wave {{/testbench/dut/dym/alu/div_stallE}} 
restart
run all
current_wave_config {data_move.wcfg}
add_wave {{/testbench/dut/dym/h/stallD}} 
current_wave_config {data_move.wcfg}
add_wave {{/testbench/dut/dym/h/stallE}} 
current_wave_config {data_move.wcfg}
add_wave {{/testbench/dut/dym/h/flushE}} 
restart
run all
current_wave_config {data_move.wcfg}
add_wave {{/testbench/dut/dym/h/div_stallE}} 
restart
run all
close_sim
