Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 08:48:09 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_92_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum37_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.017ns (30.846%)  route 2.280ns (69.154%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.646 - 4.000 ) 
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.170ns, distribution 1.012ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.155ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12900, routed)       1.182     2.133    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X127Y440       FDCE                                         r  Delay1No15_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y440       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.213 r  Delay1No15_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.613     2.826    Delay1No14_instance/Y_reg[33]_0[2]
    SLICE_X121Y449       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     2.951 r  Delay1No14_instance/geqOp_carry_i_15__4/O
                         net (fo=1, routed)           0.016     2.967    Sum37_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X121Y449       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.157 r  Sum37_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.052     3.209    Sum37_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.224 r  Sum37_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.250    Sum37_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.302 r  Sum37_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.405     3.707    Delay1No15_instance/CO[0]
    SLICE_X119Y454       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     3.772 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.186     3.958    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X119Y454       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     4.082 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.091     4.173    Delay1No14_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X119Y454       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     4.262 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.312     4.574    Delay1No15_instance/shiftVal__5[0]
    SLICE_X118Y449       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     4.664 r  Delay1No15_instance/shiftedFracY_d1[35]_i_2__4/O
                         net (fo=4, routed)           0.321     4.985    Delay1No15_instance/level2__1[12]
    SLICE_X117Y453       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.082 r  Delay1No15_instance/shiftedFracY_d1[31]_i_3__4/O
                         net (fo=2, routed)           0.210     5.292    Delay1No14_instance/Y_reg[26]_0[8]
    SLICE_X117Y449       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     5.382 r  Delay1No14_instance/shiftedFracY_d1[15]_i_1__4/O
                         net (fo=1, routed)           0.048     5.430    Sum37_1_impl_instance/FPAddSubOp_instance/shiftedFracY[4]
    SLICE_X117Y449       FDRE                                         r  Sum37_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12900, routed)       0.986     5.646    Sum37_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X117Y449       FDRE                                         r  Sum37_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.359     6.005    
                         clock uncertainty           -0.035     5.970    
    SLICE_X117Y449       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.995    Sum37_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          5.995    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.565    




