Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 00:12:53 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1677)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1677)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][1]_replica_1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/queue_reg[7][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked/valid_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica_1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica_2/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica_3/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica_4/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/checked_min_deq_reg_rep_replica_5/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.788     -424.960                     66                 3728        0.028        0.000                      0                 3728        2.750        0.000                       0                  1875  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -11.788     -424.960                     66                 3728        0.028        0.000                      0                 3728        2.750        0.000                       0                  1875  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           66  Failing Endpoints,  Worst Slack      -11.788ns,  Total Violation     -424.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.788ns  (required time - arrival time)
  Source:                 main/checked_min_deq_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/max_tag_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        21.815ns  (logic 8.713ns (39.940%)  route 13.102ns (60.060%))
  Logic Levels:           41  (CARRY4=25 LUT2=1 LUT3=1 LUT4=3 LUT6=11)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     1.567     5.075    main/clk_100mhz_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  main/checked_min_deq_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     5.593 r  main/checked_min_deq_reg_rep/Q
                         net (fo=84, estimated)       0.737     6.330    main/checked/push_lru_reg_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I0_O)        0.124     6.454 r  main/checked/read_ptr_reg[2]_i_736/O
                         net (fo=1, routed)           0.000     6.454    main/checked/read_ptr_reg[2]_i_736_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.004 r  main/checked/read_ptr_reg[2]_i_641/CO[3]
                         net (fo=1, estimated)        0.000     7.004    main/checked/read_ptr_reg[2]_i_641_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  main/checked/read_ptr_reg[2]_i_475/CO[3]
                         net (fo=1, estimated)        0.000     7.118    main/checked/read_ptr_reg[2]_i_475_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  main/checked/read_ptr_reg[2]_i_296/CO[3]
                         net (fo=1, estimated)        0.000     7.232    main/checked/read_ptr_reg[2]_i_296_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  main/checked/read_ptr_reg[2]_i_136/CO[3]
                         net (fo=78, estimated)       0.389     7.735    main/checked/curval2
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     7.859 r  main/checked/read_ptr_reg[2]_i_725_comp/O
                         net (fo=1, estimated)        0.521     8.380    main/checked/read_ptr_reg[2]_i_725_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.930 r  main/checked/read_ptr_reg[2]_i_632/CO[3]
                         net (fo=1, estimated)        0.000     8.930    main/checked/read_ptr_reg[2]_i_632_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  main/checked/read_ptr_reg[2]_i_466/CO[3]
                         net (fo=1, estimated)        0.000     9.047    main/checked/read_ptr_reg[2]_i_466_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.164 r  main/checked/read_ptr_reg[2]_i_287/CO[3]
                         net (fo=1, estimated)        0.000     9.164    main/checked/read_ptr_reg[2]_i_287_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.281 r  main/checked/read_ptr_reg[2]_i_135/CO[3]
                         net (fo=94, estimated)       0.784    10.065    main/checked/curval240_in
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124    10.189 r  main/checked/read_ptr_reg[1]_i_200_comp/O
                         net (fo=4, estimated)        0.590    10.779    main/checked/read_ptr_reg[1]_i_200_n_0
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    10.903 r  main/checked/read_ptr_reg[1]_i_148/O
                         net (fo=1, routed)           0.000    10.903    main/checked/read_ptr_reg[1]_i_148_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.453 r  main/checked/read_ptr_reg[1]_i_89/CO[3]
                         net (fo=1, estimated)        0.000    11.453    main/checked/read_ptr_reg[1]_i_89_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.567 r  main/checked/read_ptr_reg[1]_i_41/CO[3]
                         net (fo=1, estimated)        0.000    11.567    main/checked/read_ptr_reg[1]_i_41_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  main/checked/read_ptr_reg[1]_i_13/CO[3]
                         net (fo=63, estimated)       0.406    12.087    main/checked/curval242_in
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.124    12.211 f  main/checked/read_ptr_reg[2]_i_463/O
                         net (fo=2, estimated)        0.580    12.791    main/checked/read_ptr_reg[2]_i_463_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.915 r  main/checked/read_ptr_reg[2]_i_273/O
                         net (fo=1, estimated)        0.614    13.529    main/checked/read_ptr_reg[2]_i_273_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.049 r  main/checked/read_ptr_reg[2]_i_126/CO[3]
                         net (fo=1, estimated)        0.000    14.049    main/checked/read_ptr_reg[2]_i_126_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.166 r  main/checked/read_ptr_reg[2]_i_33/CO[3]
                         net (fo=20, estimated)       0.357    14.523    main/checked/curval245_in
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.124    14.647 f  main/checked/read_ptr_reg[2]_i_685/O
                         net (fo=4, estimated)        0.597    15.244    main/checked/read_ptr_reg[2]_i_685_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I4_O)        0.124    15.368 r  main/checked/read_ptr_reg[2]_i_519/O
                         net (fo=1, estimated)        0.334    15.702    main/checked/read_ptr_reg[2]_i_519_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    16.228 r  main/checked/read_ptr_reg[2]_i_334/CO[3]
                         net (fo=1, estimated)        0.000    16.228    main/checked/read_ptr_reg[2]_i_334_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.342 r  main/checked/read_ptr_reg[2]_i_162/CO[3]
                         net (fo=1, estimated)        0.000    16.342    main/checked/read_ptr_reg[2]_i_162_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.456 r  main/checked/read_ptr_reg[2]_i_46/CO[3]
                         net (fo=1, estimated)        0.000    16.456    main/checked/read_ptr_reg[2]_i_46_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.570 r  main/checked/read_ptr_reg[2]_i_17/CO[3]
                         net (fo=59, estimated)       0.382    16.952    main/checked/curval248_in
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124    17.076 r  main/checked/read_ptr_reg[2]_i_696/O
                         net (fo=5, estimated)        0.813    17.889    main/checked/read_ptr_reg[2]_i_696_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124    18.013 r  main/checked/read_ptr_reg[2]_i_543/O
                         net (fo=1, routed)           0.000    18.013    main/checked/read_ptr_reg[2]_i_543_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.545 r  main/checked/read_ptr_reg[2]_i_355/CO[3]
                         net (fo=1, estimated)        0.000    18.545    main/checked/read_ptr_reg[2]_i_355_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.659 r  main/checked/read_ptr_reg[2]_i_179/CO[3]
                         net (fo=1, estimated)        0.009    18.668    main/checked/read_ptr_reg[2]_i_179_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  main/checked/read_ptr_reg[2]_i_55/CO[3]
                         net (fo=1, estimated)        0.000    18.782    main/checked/read_ptr_reg[2]_i_55_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.896 r  main/checked/read_ptr_reg[2]_i_18/CO[3]
                         net (fo=73, estimated)       0.530    19.426    main/checked/curval251_in
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.124    19.550 r  main/checked/read_ptr_reg[2]_i_5/O
                         net (fo=46, estimated)       1.006    20.556    main/checked/curval153_out
    SLICE_X5Y32          LUT6 (Prop_lut6_I2_O)        0.124    20.680 r  main/checked/read_ptr_reg[2]_i_67/O
                         net (fo=1, estimated)        0.660    21.340    main/checked/read_ptr_reg[2]_i_67_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.847 r  main/checked/read_ptr_reg[2]_i_19/CO[3]
                         net (fo=16, estimated)       1.063    22.910    main/checked/curval254_in
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    23.034 r  main/checked/read_ptr_reg[2]_i_208_comp/O
                         net (fo=1, estimated)        0.614    23.648    main/checked/read_ptr_reg[2]_i_208_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.168 r  main/checked/read_ptr_reg[2]_i_73/CO[3]
                         net (fo=1, estimated)        0.000    24.168    main/checked/read_ptr_reg[2]_i_73_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.285 r  main/checked/read_ptr_reg[2]_i_20/CO[3]
                         net (fo=1, estimated)        0.000    24.285    main/checked/read_ptr_reg[2]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.402 f  main/checked/read_ptr_reg[2]_i_7/CO[3]
                         net (fo=11, estimated)       0.661    25.063    main/checked/read_ptr2
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124    25.187 r  main/checked/max_tag_out[31]_i_13_comp/O
                         net (fo=37, estimated)       0.909    26.096    main/checked/max_tag_out[31]_i_13_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124    26.220 r  main/checked/max_tag_out[17]_i_4/O
                         net (fo=1, estimated)        0.546    26.766    main/checked/max_tag_out[17]_i_4_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    26.890 r  main/checked/max_tag_out[17]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.890    main/checked/max_tag_out[17]_i_1_n_0
    SLICE_X5Y41          FDRE                                         r  main/checked/max_tag_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     1.519    14.854    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  main/checked/max_tag_out_reg[17]/C
                         clock pessimism              0.253    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)        0.031    15.102    main/checked/max_tag_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                -11.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 main/distance_calc/distance_sq_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/s/queue_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.055%)  route 0.220ns (60.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     0.564     1.630    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X32Y6          FDRE                                         r  main/distance_calc/distance_sq_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  main/distance_calc/distance_sq_out_reg[15]/Q
                         net (fo=8, estimated)        0.220     1.991    main/s/queue_reg[1][31]_0[15]
    SLICE_X36Y7          FDRE                                         r  main/s/queue_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, estimated)     0.832     2.132    main/s/clk_100mhz_IBUF_BUFG
    SLICE_X36Y7          FDRE                                         r  main/s/queue_reg[0][15]/C
                         clock pessimism             -0.239     1.893    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.070     1.963    main/s/queue_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0  main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X30Y2  main/distance_calc/intermediate_mults_out_reg_r1_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X30Y2  main/distance_calc/intermediate_mults_out_reg_r1_0_3_0_5/RAMA/CLK



