# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do fa_assign_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/fa_assign {C:/intelFPGA_lite/17.1/fa_assign/fa_assign.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:08 on Jul 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/fa_assign" C:/intelFPGA_lite/17.1/fa_assign/fa_assign.v 
# -- Compiling module fa_assign
# 
# Top level modules:
# 	fa_assign
# End time: 01:43:08 on Jul 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.1/fa_assign {C:/intelFPGA_lite/17.1/fa_assign/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:08 on Jul 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.1/fa_assign" C:/intelFPGA_lite/17.1/fa_assign/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 01:43:08 on Jul 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 01:43:08 on Jul 08,2021
# Loading work.test
# Loading work.fa_assign
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/17.1/fa_assign/test.v(14): Illegal output or inout port connection for port 'SUM'.
#    Time: 0 ps  Iteration: 0  Instance: /test/g0 File: C:/intelFPGA_lite/17.1/fa_assign/fa_assign.v
# ** Error (suppressible): (vsim-3053) C:/intelFPGA_lite/17.1/fa_assign/test.v(14): Illegal output or inout port connection for port 'C_OUT'.
#    Time: 0 ps  Iteration: 0  Instance: /test/g0 File: C:/intelFPGA_lite/17.1/fa_assign/fa_assign.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fa_assign_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 01:46:34 on Jul 08,2021, Elapsed time: 0:03:26
# Errors: 2, Warnings: 0
