$date
	Sun Mar  5 20:35:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module example_tb $end
$scope module uut $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 4 # C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 #
b1111 "
b0 !
$end
#100
b1101 #
b1110 "
b1 !
#200
b111 #
b1101 "
b10 !
#300
b1111 #
b1100 "
b11 !
#400
b1 #
b1011 "
b100 !
#500
b1001 #
b1010 "
b101 !
#600
b11 #
b1001 "
b110 !
#700
b1011 #
b1000 "
b111 !
#800
