

================================================================
== Vitis HLS Report for 'decision_function_1'
================================================================
* Date:           Fri Jun 24 16:34:27 2022

* Version:        2020.1 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  2.047 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2"   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 3 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 5 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.11ns)   --->   "%icmp_ln1497 = icmp_slt  i32 %p_read14, i32 83856"   --->   Operation 6 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%icmp_ln1497_3 = icmp_slt  i32 %p_read25, i32 4294888683"   --->   Operation 7 'icmp' 'icmp_ln1497_3' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%icmp_ln1497_4 = icmp_slt  i32 %p_read_17, i32 61115"   --->   Operation 8 'icmp' 'icmp_ln1497_4' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln133 = xor i1 %icmp_ln1497_3, i1 1" [firmware/BDT.h:133]   --->   Operation 9 'xor' 'xor_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln133 = and i1 %icmp_ln1497_4, i1 %xor_ln133" [firmware/BDT.h:133]   --->   Operation 10 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln133_2 = and i1 %and_ln133, i1 %icmp_ln1497" [firmware/BDT.h:133]   --->   Operation 11 'and' 'and_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln148 = xor i1 %icmp_ln1497, i1 1" [firmware/BDT.h:148]   --->   Operation 12 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %icmp_ln1497_3, i1 %xor_ln148" [firmware/BDT.h:148]   --->   Operation 13 'or' 'or_ln148' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln148_2 = or i1 %or_ln148, i1 %and_ln133_2" [firmware/BDT.h:148]   --->   Operation 14 'or' 'or_ln148_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%zext_ln149 = zext i1 %icmp_ln1497" [firmware/BDT.h:149]   --->   Operation 15 'zext' 'zext_ln149' <Predicate = (or_ln148 & or_ln148_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln149 = select i1 %or_ln148, i2 %zext_ln149, i2 2" [firmware/BDT.h:149]   --->   Operation 16 'select' 'select_ln149' <Predicate = (or_ln148_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln149_2 = select i1 %or_ln148_2, i2 %select_ln149, i2 3" [firmware/BDT.h:149]   --->   Operation 17 'select' 'select_ln149_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.60ns) (out node of the LUT)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 62275, i32 38361, i32 4294950288, i32 13168, i2 %select_ln149_2" [firmware/BDT.h:149]   --->   Operation 18 'mux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln153 = ret i32 %tmp" [firmware/BDT.h:153]   --->   Operation 19 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	wire read on port 'p_read2' [5]  (0 ns)
	'icmp' operation ('icmp_ln1497_3') [9]  (1.11 ns)
	'or' operation ('or_ln148', firmware/BDT.h:148) [15]  (0.331 ns)
	'select' operation ('select_ln149', firmware/BDT.h:149) [18]  (0 ns)
	'select' operation ('select_ln149_2', firmware/BDT.h:149) [19]  (0 ns)
	'mux' operation ('tmp', firmware/BDT.h:149) [20]  (0.605 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
