|DE2_115
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
ENETCLK_25 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= top:top.LEDG
LEDG[1] <= top:top.LEDG
LEDG[2] <= top:top.LEDG
LEDG[3] <= top:top.LEDG
LEDG[4] <= top:top.LEDG
LEDG[5] <= top:top.LEDG
LEDG[6] <= top:top.LEDG
LEDG[7] <= top:top.LEDG
LEDG[8] <= top:top.LEDG
LEDR[0] <= top:top.LEDR
LEDR[1] <= top:top.LEDR
LEDR[2] <= top:top.LEDR
LEDR[3] <= top:top.LEDR
LEDR[4] <= top:top.LEDR
LEDR[5] <= top:top.LEDR
LEDR[6] <= top:top.LEDR
LEDR[7] <= top:top.LEDR
LEDR[8] <= top:top.LEDR
LEDR[9] <= top:top.LEDR
LEDR[10] <= top:top.LEDR
LEDR[11] <= top:top.LEDR
LEDR[12] <= top:top.LEDR
LEDR[13] <= top:top.LEDR
LEDR[14] <= top:top.LEDR
LEDR[15] <= top:top.LEDR
LEDR[16] <= top:top.LEDR
LEDR[17] <= top:top.LEDR
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= top:top.HEX0
HEX0[1] <= top:top.HEX0
HEX0[2] <= top:top.HEX0
HEX0[3] <= top:top.HEX0
HEX0[4] <= top:top.HEX0
HEX0[5] <= top:top.HEX0
HEX0[6] <= top:top.HEX0
HEX1[0] <= top:top.HEX1
HEX1[1] <= top:top.HEX1
HEX1[2] <= top:top.HEX1
HEX1[3] <= top:top.HEX1
HEX1[4] <= top:top.HEX1
HEX1[5] <= top:top.HEX1
HEX1[6] <= top:top.HEX1
HEX2[0] <= top:top.HEX2
HEX2[1] <= top:top.HEX2
HEX2[2] <= top:top.HEX2
HEX2[3] <= top:top.HEX2
HEX2[4] <= top:top.HEX2
HEX2[5] <= top:top.HEX2
HEX2[6] <= top:top.HEX2
HEX3[0] <= top:top.HEX3
HEX3[1] <= top:top.HEX3
HEX3[2] <= top:top.HEX3
HEX3[3] <= top:top.HEX3
HEX3[4] <= top:top.HEX3
HEX3[5] <= top:top.HEX3
HEX3[6] <= top:top.HEX3
HEX4[0] <= top:top.HEX4
HEX4[1] <= top:top.HEX4
HEX4[2] <= top:top.HEX4
HEX4[3] <= top:top.HEX4
HEX4[4] <= top:top.HEX4
HEX4[5] <= top:top.HEX4
HEX4[6] <= top:top.HEX4
HEX5[0] <= top:top.HEX5
HEX5[1] <= top:top.HEX5
HEX5[2] <= top:top.HEX5
HEX5[3] <= top:top.HEX5
HEX5[4] <= top:top.HEX5
HEX5[5] <= top:top.HEX5
HEX5[6] <= top:top.HEX5
HEX6[0] <= top:top.HEX6
HEX6[1] <= top:top.HEX6
HEX6[2] <= top:top.HEX6
HEX6[3] <= top:top.HEX6
HEX6[4] <= top:top.HEX6
HEX6[5] <= top:top.HEX6
HEX6[6] <= top:top.HEX6
HEX7[0] <= top:top.HEX7
HEX7[1] <= top:top.HEX7
HEX7[2] <= top:top.HEX7
HEX7[3] <= top:top.HEX7
HEX7[4] <= top:top.HEX7
HEX7[5] <= top:top.HEX7
HEX7[6] <= top:top.HEX7
LCD_BLON <= top:top.LCD_BLON
LCD_DATA[0] <> top:top.LCD_DATA
LCD_DATA[1] <> top:top.LCD_DATA
LCD_DATA[2] <> top:top.LCD_DATA
LCD_DATA[3] <> top:top.LCD_DATA
LCD_DATA[4] <> top:top.LCD_DATA
LCD_DATA[5] <> top:top.LCD_DATA
LCD_DATA[6] <> top:top.LCD_DATA
LCD_DATA[7] <> top:top.LCD_DATA
LCD_EN <= top:top.LCD_EN
LCD_ON <= top:top.LCD_ON
LCD_RS <= top:top.LCD_RS
LCD_RW <= top:top.LCD_RW
UART_CTS <= <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>
PS2_CLK <> <UNC>
PS2_DAT <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK <= <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_BLANK_N <= <GND>
VGA_CLK <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> top:top.ADCLRCK
AUD_BCLK <> Debounce:deb0.i_clk
AUD_BCLK <> Debounce:deb1.i_clk
AUD_BCLK <> Debounce:deb2.i_clk
AUD_BCLK <> Debounce:deb3.i_clk
AUD_BCLK <> top:top.i_clk
AUD_DACDAT <= top:top.o_AUD_DACDAT
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_XCK <= my_pll:pll0.c0
EEP_I2C_SCLK <= <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK <= top:top.o_I2C_SCLK
I2C_SDAT <> top:top.I2C_SDAT
ENET0_GTX_CLK <= <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_MDC <= <GND>
ENET0_MDIO => ~NO_FANOUT~
ENET0_RST_N <= <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] <= <GND>
ENET0_TX_DATA[1] <= <GND>
ENET0_TX_DATA[2] <= <GND>
ENET0_TX_DATA[3] <= <GND>
ENET0_TX_EN <= <GND>
ENET0_TX_ER <= <GND>
ENET0_LINK100 => ~NO_FANOUT~
ENET1_GTX_CLK <= <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_MDC <= <GND>
ENET1_MDIO => ~NO_FANOUT~
ENET1_RST_N <= <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] <= <GND>
ENET1_TX_DATA[1] <= <GND>
ENET1_TX_DATA[2] <= <GND>
ENET1_TX_DATA[3] <= <GND>
ENET1_TX_EN <= <GND>
ENET1_TX_ER <= <GND>
ENET1_LINK100 => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_WR_N <= <GND>
OTG_RD_N <= <GND>
OTG_INT => ~NO_FANOUT~
OTG_RST_N <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>
SRAM_ADDR[0] <= top:top.o_SRAM_ADDR
SRAM_ADDR[1] <= top:top.o_SRAM_ADDR
SRAM_ADDR[2] <= top:top.o_SRAM_ADDR
SRAM_ADDR[3] <= top:top.o_SRAM_ADDR
SRAM_ADDR[4] <= top:top.o_SRAM_ADDR
SRAM_ADDR[5] <= top:top.o_SRAM_ADDR
SRAM_ADDR[6] <= top:top.o_SRAM_ADDR
SRAM_ADDR[7] <= top:top.o_SRAM_ADDR
SRAM_ADDR[8] <= top:top.o_SRAM_ADDR
SRAM_ADDR[9] <= top:top.o_SRAM_ADDR
SRAM_ADDR[10] <= top:top.o_SRAM_ADDR
SRAM_ADDR[11] <= top:top.o_SRAM_ADDR
SRAM_ADDR[12] <= top:top.o_SRAM_ADDR
SRAM_ADDR[13] <= top:top.o_SRAM_ADDR
SRAM_ADDR[14] <= top:top.o_SRAM_ADDR
SRAM_ADDR[15] <= top:top.o_SRAM_ADDR
SRAM_ADDR[16] <= top:top.o_SRAM_ADDR
SRAM_ADDR[17] <= top:top.o_SRAM_ADDR
SRAM_ADDR[18] <= top:top.o_SRAM_ADDR
SRAM_ADDR[19] <= top:top.o_SRAM_ADDR
SRAM_CE_N <= top:top.o_SRAM_CE_N
SRAM_DQ[0] <> top:top.SRAM_DQ
SRAM_DQ[1] <> top:top.SRAM_DQ
SRAM_DQ[2] <> top:top.SRAM_DQ
SRAM_DQ[3] <> top:top.SRAM_DQ
SRAM_DQ[4] <> top:top.SRAM_DQ
SRAM_DQ[5] <> top:top.SRAM_DQ
SRAM_DQ[6] <> top:top.SRAM_DQ
SRAM_DQ[7] <> top:top.SRAM_DQ
SRAM_DQ[8] <> top:top.SRAM_DQ
SRAM_DQ[9] <> top:top.SRAM_DQ
SRAM_DQ[10] <> top:top.SRAM_DQ
SRAM_DQ[11] <> top:top.SRAM_DQ
SRAM_DQ[12] <> top:top.SRAM_DQ
SRAM_DQ[13] <> top:top.SRAM_DQ
SRAM_DQ[14] <> top:top.SRAM_DQ
SRAM_DQ[15] <> top:top.SRAM_DQ
SRAM_LB_N <= top:top.o_SRAM_LB_N
SRAM_OE_N <= top:top.o_SRAM_OE_N
SRAM_UB_N <= top:top.o_SRAM_UB_N
SRAM_WE_N <= top:top.o_SRAM_WE_N
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_ADDR[22] <= <GND>
FL_CE_N <= <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_OE_N <= <GND>
FL_RST_N <= <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N <= <GND>
FL_WP_N <= <GND>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
HSMC_CLKIN_P1 => ~NO_FANOUT~
HSMC_CLKIN_P2 => ~NO_FANOUT~
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_CLKOUT_P1 <= <GND>
HSMC_CLKOUT_P2 <= <GND>
HSMC_CLKOUT0 <= <GND>
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_D_P[0] => ~NO_FANOUT~
HSMC_RX_D_P[1] => ~NO_FANOUT~
HSMC_RX_D_P[2] => ~NO_FANOUT~
HSMC_RX_D_P[3] => ~NO_FANOUT~
HSMC_RX_D_P[4] => ~NO_FANOUT~
HSMC_RX_D_P[5] => ~NO_FANOUT~
HSMC_RX_D_P[6] => ~NO_FANOUT~
HSMC_RX_D_P[7] => ~NO_FANOUT~
HSMC_RX_D_P[8] => ~NO_FANOUT~
HSMC_RX_D_P[9] => ~NO_FANOUT~
HSMC_RX_D_P[10] => ~NO_FANOUT~
HSMC_RX_D_P[11] => ~NO_FANOUT~
HSMC_RX_D_P[12] => ~NO_FANOUT~
HSMC_RX_D_P[13] => ~NO_FANOUT~
HSMC_RX_D_P[14] => ~NO_FANOUT~
HSMC_RX_D_P[15] => ~NO_FANOUT~
HSMC_RX_D_P[16] => ~NO_FANOUT~
HSMC_TX_D_P[0] <= <GND>
HSMC_TX_D_P[1] <= <GND>
HSMC_TX_D_P[2] <= <GND>
HSMC_TX_D_P[3] <= <GND>
HSMC_TX_D_P[4] <= <GND>
HSMC_TX_D_P[5] <= <GND>
HSMC_TX_D_P[6] <= <GND>
HSMC_TX_D_P[7] <= <GND>
HSMC_TX_D_P[8] <= <GND>
HSMC_TX_D_P[9] <= <GND>
HSMC_TX_D_P[10] <= <GND>
HSMC_TX_D_P[11] <= <GND>
HSMC_TX_D_P[12] <= <GND>
HSMC_TX_D_P[13] <= <GND>
HSMC_TX_D_P[14] <= <GND>
HSMC_TX_D_P[15] <= <GND>
HSMC_TX_D_P[16] <= <GND>
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>


|DE2_115|my_pll:pll0
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE2_115|my_pll:pll0|altpll:altpll_component
inclk[0] => my_pll_altpll:auto_generated.inclk[0]
inclk[1] => my_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115|my_pll:pll0|altpll:altpll_component|my_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Debounce:deb0
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Debounce:deb1
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Debounce:deb2
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Debounce:deb3
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top
i_clk => i_clk.IN5
i_clk2 => i_clk2.IN1
i_rst => i_rst.IN6
i_play => i_play.IN1
i_stop => i_stop.IN1
i_speed_up => play_mode_spdup_w.OUTPUTSELECT
i_speed_down => play_mode_spddw_w.OUTPUTSELECT
i_mode => i_mode.IN1
i_interpol => i_interpol.IN1
LEDG[0] <= LED:LEDdisplay.LEDG
LEDG[1] <= LED:LEDdisplay.LEDG
LEDG[2] <= LED:LEDdisplay.LEDG
LEDG[3] <= LED:LEDdisplay.LEDG
LEDG[4] <= LED:LEDdisplay.LEDG
LEDG[5] <= LED:LEDdisplay.LEDG
LEDG[6] <= LED:LEDdisplay.LEDG
LEDG[7] <= LED:LEDdisplay.LEDG
LEDR[0] <= LED:LEDdisplay.LEDR
LEDR[1] <= LED:LEDdisplay.LEDR
LEDR[2] <= LED:LEDdisplay.LEDR
LEDR[3] <= LED:LEDdisplay.LEDR
LEDR[4] <= LED:LEDdisplay.LEDR
LEDR[5] <= LED:LEDdisplay.LEDR
LEDR[6] <= LED:LEDdisplay.LEDR
LEDR[7] <= LED:LEDdisplay.LEDR
LEDR[8] <= LED:LEDdisplay.LEDR
LEDR[9] <= LED:LEDdisplay.LEDR
LEDR[10] <= LED:LEDdisplay.LEDR
LEDR[11] <= LED:LEDdisplay.LEDR
LEDR[12] <= LED:LEDdisplay.LEDR
LEDR[13] <= LED:LEDdisplay.LEDR
LEDR[14] <= LED:LEDdisplay.LEDR
LEDR[15] <= LED:LEDdisplay.LEDR
LEDR[16] <= LED:LEDdisplay.LEDR
LEDR[17] <= LED:LEDdisplay.LEDR
o_SRAM_ADDR[0] <= sram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[1] <= sram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[2] <= sram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[3] <= sram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[4] <= sram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[5] <= sram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[6] <= sram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[7] <= sram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[8] <= sram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[9] <= sram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[10] <= sram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[11] <= sram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[12] <= sram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[13] <= sram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[14] <= sram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[15] <= sram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[16] <= sram_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[17] <= sram_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[18] <= sram_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[19] <= sram_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_CE_N <= <GND>
SRAM_DQ[0] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[0] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[1] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[1] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[2] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[2] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[3] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[3] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[4] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[4] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[5] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[5] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[6] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[6] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[7] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[7] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[8] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[8] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[9] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[9] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[10] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[10] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[11] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[11] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[12] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[12] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[13] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[13] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[14] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[14] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[15] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[15] <> SramReader:player.i_SRAM_DQ
o_SRAM_LB_N <= <GND>
o_SRAM_OE_N <= SramReader:player.o_play_n
o_SRAM_UB_N <= <GND>
o_SRAM_WE_N <= SramWriter:recorder.o_write_n
o_I2C_SCLK <= I2Cinitialize:init.o_scl
I2C_SDAT <> I2Cinitialize:init.o_sda
i_AUD_ADCDAT => i_AUD_ADCDAT.IN1
o_AUD_DACDAT <= Para2Seri:p2s.aud_dacdat
DACLRCK <> SramReader:player.i_DACLRCK
LCD_BLON <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= <GND>
LCD_ON <= <GND>
LCD_RS <= <GND>
LCD_RW <= <GND>
HEX0[0] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[1] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[2] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[3] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[4] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[5] <= SevenHexDecoder_State:HexState.o_seven_0
HEX0[6] <= SevenHexDecoder_State:HexState.o_seven_0
HEX1[0] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[1] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[2] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[3] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[4] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[5] <= SevenHexDecoder_State:HexState.o_seven_1
HEX1[6] <= SevenHexDecoder_State:HexState.o_seven_1
HEX2[0] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[1] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[2] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[3] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[4] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[5] <= SevenHexDecoder_State:HexState.o_seven_2
HEX2[6] <= SevenHexDecoder_State:HexState.o_seven_2
HEX3[0] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[1] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[2] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[3] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[4] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[5] <= SevenHexDecoder_State:HexState.o_seven_3
HEX3[6] <= SevenHexDecoder_State:HexState.o_seven_3
HEX4[0] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[1] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[2] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[3] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[4] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[5] <= SevenHexDecoder_State:HexState.o_seven_4
HEX4[6] <= SevenHexDecoder_State:HexState.o_seven_4
HEX5[0] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[1] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[2] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[3] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[4] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[5] <= SevenHexDecoder_State:HexState.o_seven_5
HEX5[6] <= SevenHexDecoder_State:HexState.o_seven_5
HEX6[0] <= SevenHexDecoder:Hex.o_seven_one
HEX6[1] <= SevenHexDecoder:Hex.o_seven_one
HEX6[2] <= SevenHexDecoder:Hex.o_seven_one
HEX6[3] <= SevenHexDecoder:Hex.o_seven_one
HEX6[4] <= SevenHexDecoder:Hex.o_seven_one
HEX6[5] <= SevenHexDecoder:Hex.o_seven_one
HEX6[6] <= SevenHexDecoder:Hex.o_seven_one
HEX7[0] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[1] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[2] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[3] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[4] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[5] <= SevenHexDecoder:Hex.o_seven_ten
HEX7[6] <= SevenHexDecoder:Hex.o_seven_ten


|DE2_115|top:top|I2Cinitialize:init
i_clk => i_clk.IN1
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => send_start_w.OUTPUTSELECT
i_start => finished_w.OUTPUTSELECT
i_rst => i_rst.IN1
o_scl <= I2Csender:i2csender.o_scl
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE
o_sda <> o_sda


|DE2_115|top:top|I2Cinitialize:init|I2Csender:i2csender
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => clk_count_w.OUTPUTSELECT
i_start => clk_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => byte_count_w.OUTPUTSELECT
i_start => byte_count_w.OUTPUTSELECT
i_start => sda_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => finished_w.OUTPUTSELECT
i_data[0] => data_w.DATAB
i_data[1] => data_w.DATAB
i_data[2] => data_w.DATAB
i_data[3] => data_w.DATAB
i_data[4] => data_w.DATAB
i_data[5] => data_w.DATAB
i_data[6] => data_w.DATAB
i_data[7] => data_w.DATAB
i_data[8] => data_w.DATAB
i_data[9] => data_w.DATAB
i_data[10] => data_w.DATAB
i_data[11] => data_w.DATAB
i_data[12] => data_w.DATAB
i_data[13] => data_w.DATAB
i_data[14] => data_w.DATAB
i_data[15] => data_w.DATAB
i_data[16] => data_w.DATAB
i_data[17] => data_w.DATAB
i_data[18] => data_w.DATAB
i_data[19] => data_w.DATAB
i_data[20] => data_w.DATAB
i_data[21] => data_w.DATAB
i_data[22] => data_w.DATAB
i_data[23] => data_w.DATAB
i_clk => finished_r.CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => data_r[16].CLK
i_clk => data_r[17].CLK
i_clk => data_r[18].CLK
i_clk => data_r[19].CLK
i_clk => data_r[20].CLK
i_clk => data_r[21].CLK
i_clk => data_r[22].CLK
i_clk => data_r[23].CLK
i_clk => ack_r.CLK
i_clk => sda_r.CLK
i_clk => scl_r.CLK
i_clk => byte_count_r[0].CLK
i_clk => byte_count_r[1].CLK
i_clk => bit_count_r[0].CLK
i_clk => bit_count_r[1].CLK
i_clk => bit_count_r[2].CLK
i_clk => bit_count_r[3].CLK
i_clk => clk_count_r[0].CLK
i_clk => clk_count_r[1].CLK
i_clk => state_r[0].CLK
i_clk => state_r[1].CLK
i_clk => state_r[2].CLK
i_clk => state_r[3].CLK
i_clk => state_r[4].CLK
i_clk => state_r[5].CLK
i_clk => state_r[6].CLK
i_clk => state_r[7].CLK
i_clk => state_r[8].CLK
i_clk => state_r[9].CLK
i_clk => state_r[10].CLK
i_clk => state_r[11].CLK
i_clk => state_r[12].CLK
i_clk => state_r[13].CLK
i_clk => state_r[14].CLK
i_clk => state_r[15].CLK
i_clk => state_r[16].CLK
i_clk => state_r[17].CLK
i_clk => state_r[18].CLK
i_clk => state_r[19].CLK
i_clk => state_r[20].CLK
i_clk => state_r[21].CLK
i_clk => state_r[22].CLK
i_clk => state_r[23].CLK
i_clk => state_r[24].CLK
i_clk => state_r[25].CLK
i_clk => state_r[26].CLK
i_clk => state_r[27].CLK
i_clk => state_r[28].CLK
i_clk => state_r[29].CLK
i_clk => state_r[30].CLK
i_clk => state_r[31].CLK
i_rst => finished_r.ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].PRESET
i_rst => data_r[10].PRESET
i_rst => data_r[11].PRESET
i_rst => data_r[12].PRESET
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => data_r[16].ACLR
i_rst => data_r[17].ACLR
i_rst => data_r[18].PRESET
i_rst => data_r[19].ACLR
i_rst => data_r[20].PRESET
i_rst => data_r[21].PRESET
i_rst => data_r[22].ACLR
i_rst => data_r[23].ACLR
i_rst => ack_r.ACLR
i_rst => sda_r.PRESET
i_rst => scl_r.PRESET
i_rst => byte_count_r[0].ACLR
i_rst => byte_count_r[1].ACLR
i_rst => bit_count_r[0].ACLR
i_rst => bit_count_r[1].ACLR
i_rst => bit_count_r[2].ACLR
i_rst => bit_count_r[3].ACLR
i_rst => clk_count_r[0].ACLR
i_rst => clk_count_r[1].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE
o_scl <= scl_r.DB_MAX_OUTPUT_PORT_TYPE
o_sda <> o_sda


|DE2_115|top:top|Seri2Para:s2p
i_clk => finished_r.CLK
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => count_r[4].CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => state_r[0].CLK
i_clk => state_r[1].CLK
i_clk => state_r[2].CLK
i_clk => state_r[3].CLK
i_clk => state_r[4].CLK
i_clk => state_r[5].CLK
i_clk => state_r[6].CLK
i_clk => state_r[7].CLK
i_clk => state_r[8].CLK
i_clk => state_r[9].CLK
i_clk => state_r[10].CLK
i_clk => state_r[11].CLK
i_clk => state_r[12].CLK
i_clk => state_r[13].CLK
i_clk => state_r[14].CLK
i_clk => state_r[15].CLK
i_clk => state_r[16].CLK
i_clk => state_r[17].CLK
i_clk => state_r[18].CLK
i_clk => state_r[19].CLK
i_clk => state_r[20].CLK
i_clk => state_r[21].CLK
i_clk => state_r[22].CLK
i_clk => state_r[23].CLK
i_clk => state_r[24].CLK
i_clk => state_r[25].CLK
i_clk => state_r[26].CLK
i_clk => state_r[27].CLK
i_clk => state_r[28].CLK
i_clk => state_r[29].CLK
i_clk => state_r[30].CLK
i_clk => state_r[31].CLK
i_rst => finished_r.ACLR
i_rst => count_r[0].ACLR
i_rst => count_r[1].ACLR
i_rst => count_r[2].ACLR
i_rst => count_r[3].ACLR
i_rst => count_r[4].ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].ACLR
i_rst => data_r[10].ACLR
i_rst => data_r[11].ACLR
i_rst => data_r[12].ACLR
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
aud_adcdat => data_w.DATAB
sram_dq[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
sram_dq[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|SramWriter:recorder
i_bclk => o_state_r[0].CLK
i_bclk => o_state_r[1].CLK
i_bclk => o_state_r[2].CLK
i_bclk => o_state_r[3].CLK
i_bclk => end_addr_r[0].CLK
i_bclk => end_addr_r[1].CLK
i_bclk => end_addr_r[2].CLK
i_bclk => end_addr_r[3].CLK
i_bclk => end_addr_r[4].CLK
i_bclk => end_addr_r[5].CLK
i_bclk => end_addr_r[6].CLK
i_bclk => end_addr_r[7].CLK
i_bclk => end_addr_r[8].CLK
i_bclk => end_addr_r[9].CLK
i_bclk => end_addr_r[10].CLK
i_bclk => end_addr_r[11].CLK
i_bclk => end_addr_r[12].CLK
i_bclk => end_addr_r[13].CLK
i_bclk => end_addr_r[14].CLK
i_bclk => end_addr_r[15].CLK
i_bclk => end_addr_r[16].CLK
i_bclk => end_addr_r[17].CLK
i_bclk => end_addr_r[18].CLK
i_bclk => end_addr_r[19].CLK
i_bclk => addr_r[0].CLK
i_bclk => addr_r[1].CLK
i_bclk => addr_r[2].CLK
i_bclk => addr_r[3].CLK
i_bclk => addr_r[4].CLK
i_bclk => addr_r[5].CLK
i_bclk => addr_r[6].CLK
i_bclk => addr_r[7].CLK
i_bclk => addr_r[8].CLK
i_bclk => addr_r[9].CLK
i_bclk => addr_r[10].CLK
i_bclk => addr_r[11].CLK
i_bclk => addr_r[12].CLK
i_bclk => addr_r[13].CLK
i_bclk => addr_r[14].CLK
i_bclk => addr_r[15].CLK
i_bclk => addr_r[16].CLK
i_bclk => addr_r[17].CLK
i_bclk => addr_r[18].CLK
i_bclk => addr_r[19].CLK
i_bclk => write_r.CLK
i_bclk => state_r[0].CLK
i_bclk => state_r[1].CLK
i_bclk => state_r[2].CLK
i_bclk => state_r[3].CLK
i_bclk => state_r[4].CLK
i_bclk => state_r[5].CLK
i_bclk => state_r[6].CLK
i_bclk => state_r[7].CLK
i_bclk => state_r[8].CLK
i_bclk => state_r[9].CLK
i_bclk => state_r[10].CLK
i_bclk => state_r[11].CLK
i_bclk => state_r[12].CLK
i_bclk => state_r[13].CLK
i_bclk => state_r[14].CLK
i_bclk => state_r[15].CLK
i_bclk => state_r[16].CLK
i_bclk => state_r[17].CLK
i_bclk => state_r[18].CLK
i_bclk => state_r[19].CLK
i_bclk => state_r[20].CLK
i_bclk => state_r[21].CLK
i_bclk => state_r[22].CLK
i_bclk => state_r[23].CLK
i_bclk => state_r[24].CLK
i_bclk => state_r[25].CLK
i_bclk => state_r[26].CLK
i_bclk => state_r[27].CLK
i_bclk => state_r[28].CLK
i_bclk => state_r[29].CLK
i_bclk => state_r[30].CLK
i_bclk => state_r[31].CLK
i_rst => o_state_r[0].ACLR
i_rst => o_state_r[1].ACLR
i_rst => o_state_r[2].ACLR
i_rst => o_state_r[3].ACLR
i_rst => end_addr_r[0].ACLR
i_rst => end_addr_r[1].ACLR
i_rst => end_addr_r[2].ACLR
i_rst => end_addr_r[3].ACLR
i_rst => end_addr_r[4].ACLR
i_rst => end_addr_r[5].ACLR
i_rst => end_addr_r[6].ACLR
i_rst => end_addr_r[7].ACLR
i_rst => end_addr_r[8].ACLR
i_rst => end_addr_r[9].ACLR
i_rst => end_addr_r[10].ACLR
i_rst => end_addr_r[11].ACLR
i_rst => end_addr_r[12].ACLR
i_rst => end_addr_r[13].ACLR
i_rst => end_addr_r[14].ACLR
i_rst => end_addr_r[15].ACLR
i_rst => end_addr_r[16].ACLR
i_rst => end_addr_r[17].ACLR
i_rst => end_addr_r[18].ACLR
i_rst => end_addr_r[19].ACLR
i_rst => addr_r[0].ACLR
i_rst => addr_r[1].ACLR
i_rst => addr_r[2].ACLR
i_rst => addr_r[3].ACLR
i_rst => addr_r[4].ACLR
i_rst => addr_r[5].ACLR
i_rst => addr_r[6].ACLR
i_rst => addr_r[7].ACLR
i_rst => addr_r[8].ACLR
i_rst => addr_r[9].ACLR
i_rst => addr_r[10].ACLR
i_rst => addr_r[11].ACLR
i_rst => addr_r[12].ACLR
i_rst => addr_r[13].ACLR
i_rst => addr_r[14].ACLR
i_rst => addr_r[15].ACLR
i_rst => addr_r[16].ACLR
i_rst => addr_r[17].ACLR
i_rst => addr_r[18].ACLR
i_rst => addr_r[19].ACLR
i_rst => write_r.ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => o_SRAM_DQ[0].OE
i_enable => o_SRAM_DQ[1].OE
i_enable => o_SRAM_DQ[2].OE
i_enable => o_SRAM_DQ[3].OE
i_enable => o_SRAM_DQ[4].OE
i_enable => o_SRAM_DQ[5].OE
i_enable => o_SRAM_DQ[6].OE
i_enable => o_SRAM_DQ[7].OE
i_enable => o_SRAM_DQ[8].OE
i_enable => o_SRAM_DQ[9].OE
i_enable => o_SRAM_DQ[10].OE
i_enable => o_SRAM_DQ[11].OE
i_enable => o_SRAM_DQ[12].OE
i_enable => o_SRAM_DQ[13].OE
i_enable => o_SRAM_DQ[14].OE
i_enable => o_SRAM_DQ[15].OE
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => end_addr_w.OUTPUTSELECT
i_enable => write_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => write_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => state_w.DATAA
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_stop => addr_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => state_w.OUTPUTSELECT
i_ready => write_w.OUTPUTSELECT
i_record_data[0] => o_SRAM_DQ[0].DATAIN
i_record_data[1] => o_SRAM_DQ[1].DATAIN
i_record_data[2] => o_SRAM_DQ[2].DATAIN
i_record_data[3] => o_SRAM_DQ[3].DATAIN
i_record_data[4] => o_SRAM_DQ[4].DATAIN
i_record_data[5] => o_SRAM_DQ[5].DATAIN
i_record_data[6] => o_SRAM_DQ[6].DATAIN
i_record_data[7] => o_SRAM_DQ[7].DATAIN
i_record_data[8] => o_SRAM_DQ[8].DATAIN
i_record_data[9] => o_SRAM_DQ[9].DATAIN
i_record_data[10] => o_SRAM_DQ[10].DATAIN
i_record_data[11] => o_SRAM_DQ[11].DATAIN
i_record_data[12] => o_SRAM_DQ[12].DATAIN
i_record_data[13] => o_SRAM_DQ[13].DATAIN
i_record_data[14] => o_SRAM_DQ[14].DATAIN
i_record_data[15] => o_SRAM_DQ[15].DATAIN
o_SRAM_DQ[0] <= o_SRAM_DQ[0].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[1] <= o_SRAM_DQ[1].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[2] <= o_SRAM_DQ[2].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[3] <= o_SRAM_DQ[3].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[4] <= o_SRAM_DQ[4].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[5] <= o_SRAM_DQ[5].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[6] <= o_SRAM_DQ[6].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[7] <= o_SRAM_DQ[7].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[8] <= o_SRAM_DQ[8].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[9] <= o_SRAM_DQ[9].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[10] <= o_SRAM_DQ[10].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[11] <= o_SRAM_DQ[11].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[12] <= o_SRAM_DQ[12].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[13] <= o_SRAM_DQ[13].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[14] <= o_SRAM_DQ[14].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[15] <= o_SRAM_DQ[15].DB_MAX_OUTPUT_PORT_TYPE
o_state[0] <= o_state_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_state[1] <= o_state_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_state[2] <= o_state_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_state[3] <= o_state_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_write_n <= o_write_n.DB_MAX_OUTPUT_PORT_TYPE
o_addr[0] <= addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= addr_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[0] <= end_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[1] <= end_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[2] <= end_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[3] <= end_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[4] <= end_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[5] <= end_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[6] <= end_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[7] <= end_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[8] <= end_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[9] <= end_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[10] <= end_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[11] <= end_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[12] <= end_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[13] <= end_addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[14] <= end_addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[15] <= end_addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[16] <= end_addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[17] <= end_addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[18] <= end_addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_end_addr[19] <= end_addr_r[19].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|Para2Seri:p2s
i_clk => finished_r.CLK
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => state_r[0].CLK
i_clk => state_r[1].CLK
i_clk => state_r[2].CLK
i_clk => state_r[3].CLK
i_clk => state_r[4].CLK
i_clk => state_r[5].CLK
i_clk => state_r[6].CLK
i_clk => state_r[7].CLK
i_clk => state_r[8].CLK
i_clk => state_r[9].CLK
i_clk => state_r[10].CLK
i_clk => state_r[11].CLK
i_clk => state_r[12].CLK
i_clk => state_r[13].CLK
i_clk => state_r[14].CLK
i_clk => state_r[15].CLK
i_clk => state_r[16].CLK
i_clk => state_r[17].CLK
i_clk => state_r[18].CLK
i_clk => state_r[19].CLK
i_clk => state_r[20].CLK
i_clk => state_r[21].CLK
i_clk => state_r[22].CLK
i_clk => state_r[23].CLK
i_clk => state_r[24].CLK
i_clk => state_r[25].CLK
i_clk => state_r[26].CLK
i_clk => state_r[27].CLK
i_clk => state_r[28].CLK
i_clk => state_r[29].CLK
i_clk => state_r[30].CLK
i_clk => state_r[31].CLK
i_rst => finished_r.ACLR
i_rst => count_r[0].ACLR
i_rst => count_r[1].ACLR
i_rst => count_r[2].ACLR
i_rst => count_r[3].ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].ACLR
i_rst => data_r[10].ACLR
i_rst => data_r[11].ACLR
i_rst => data_r[12].ACLR
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
sram_dq[0] => data_w.DATAB
sram_dq[1] => data_w.DATAB
sram_dq[2] => data_w.DATAB
sram_dq[3] => data_w.DATAB
sram_dq[4] => data_w.DATAB
sram_dq[5] => data_w.DATAB
sram_dq[6] => data_w.DATAB
sram_dq[7] => data_w.DATAB
sram_dq[8] => data_w.DATAB
sram_dq[9] => data_w.DATAB
sram_dq[10] => data_w.DATAB
sram_dq[11] => data_w.DATAB
sram_dq[12] => data_w.DATAB
sram_dq[13] => data_w.DATAB
sram_dq[14] => data_w.DATAB
sram_dq[15] => data_w.DATAB
aud_dacdat <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|SramReader:player
i_bclk => ~NO_FANOUT~
i_rst => o_state_r[0].ACLR
i_rst => o_state_r[1].ACLR
i_rst => o_state_r[2].ACLR
i_rst => spd_counter_r[0].ACLR
i_rst => spd_counter_r[1].ACLR
i_rst => spd_counter_r[2].ACLR
i_rst => speed_r[0].ACLR
i_rst => speed_r[1].ACLR
i_rst => speed_r[2].ACLR
i_rst => addr_r[0].ACLR
i_rst => addr_r[1].ACLR
i_rst => addr_r[2].ACLR
i_rst => addr_r[3].ACLR
i_rst => addr_r[4].ACLR
i_rst => addr_r[5].ACLR
i_rst => addr_r[6].ACLR
i_rst => addr_r[7].ACLR
i_rst => addr_r[8].ACLR
i_rst => addr_r[9].ACLR
i_rst => addr_r[10].ACLR
i_rst => addr_r[11].ACLR
i_rst => addr_r[12].ACLR
i_rst => addr_r[13].ACLR
i_rst => addr_r[14].ACLR
i_rst => addr_r[15].ACLR
i_rst => addr_r[16].ACLR
i_rst => addr_r[17].ACLR
i_rst => addr_r[18].ACLR
i_rst => addr_r[19].ACLR
i_rst => output_data_r[0].ACLR
i_rst => output_data_r[1].ACLR
i_rst => output_data_r[2].ACLR
i_rst => output_data_r[3].ACLR
i_rst => output_data_r[4].ACLR
i_rst => output_data_r[5].ACLR
i_rst => output_data_r[6].ACLR
i_rst => output_data_r[7].ACLR
i_rst => output_data_r[8].ACLR
i_rst => output_data_r[9].ACLR
i_rst => output_data_r[10].ACLR
i_rst => output_data_r[11].ACLR
i_rst => output_data_r[12].ACLR
i_rst => output_data_r[13].ACLR
i_rst => output_data_r[14].ACLR
i_rst => output_data_r[15].ACLR
i_rst => data_prev_r[0].ACLR
i_rst => data_prev_r[1].ACLR
i_rst => data_prev_r[2].ACLR
i_rst => data_prev_r[3].ACLR
i_rst => data_prev_r[4].ACLR
i_rst => data_prev_r[5].ACLR
i_rst => data_prev_r[6].ACLR
i_rst => data_prev_r[7].ACLR
i_rst => data_prev_r[8].ACLR
i_rst => data_prev_r[9].ACLR
i_rst => data_prev_r[10].ACLR
i_rst => data_prev_r[11].ACLR
i_rst => data_prev_r[12].ACLR
i_rst => data_prev_r[13].ACLR
i_rst => data_prev_r[14].ACLR
i_rst => data_prev_r[15].ACLR
i_rst => play_mode_r[0].ACLR
i_rst => play_mode_r[1].ACLR
i_rst => play_mode_r[2].ACLR
i_rst => play_mode_r[3].ACLR
i_rst => play_mode_r[4].ACLR
i_rst => play_mode_r[5].ACLR
i_rst => play_mode_r[6].ACLR
i_rst => play_mode_r[7].ACLR
i_rst => play_mode_r[8].ACLR
i_rst => play_mode_r[9].ACLR
i_rst => play_mode_r[10].ACLR
i_rst => play_mode_r[11].ACLR
i_rst => play_mode_r[12].ACLR
i_rst => play_mode_r[13].ACLR
i_rst => play_mode_r[14].ACLR
i_rst => play_mode_r[15].ACLR
i_rst => play_mode_r[16].ACLR
i_rst => play_mode_r[17].ACLR
i_rst => play_mode_r[18].ACLR
i_rst => play_mode_r[19].ACLR
i_rst => play_mode_r[20].ACLR
i_rst => play_mode_r[21].ACLR
i_rst => play_mode_r[22].ACLR
i_rst => play_mode_r[23].ACLR
i_rst => play_mode_r[24].ACLR
i_rst => play_mode_r[25].ACLR
i_rst => play_mode_r[26].ACLR
i_rst => play_mode_r[27].ACLR
i_rst => play_mode_r[28].ACLR
i_rst => play_mode_r[29].ACLR
i_rst => play_mode_r[30].ACLR
i_rst => play_mode_r[31].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => speed_w.OUTPUTSELECT
i_enable => speed_w.OUTPUTSELECT
i_enable => speed_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => play_mode_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => addr_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_enable => state_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => addr_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => spd_counter_w.OUTPUTSELECT
i_speed_up => spd_counter_w.OUTPUTSELECT
i_speed_up => spd_counter_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => speed_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => play_mode_w.OUTPUTSELECT
i_speed_up => speed_w.DATAA
i_speed_up => play_mode_w.DATAA
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => play_mode_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => speed_w.OUTPUTSELECT
i_speed_down => Mux33.IN3
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_interpol => output_data_w.OUTPUTSELECT
i_DACLRCK => o_state_r[0].CLK
i_DACLRCK => o_state_r[1].CLK
i_DACLRCK => o_state_r[2].CLK
i_DACLRCK => spd_counter_r[0].CLK
i_DACLRCK => spd_counter_r[1].CLK
i_DACLRCK => spd_counter_r[2].CLK
i_DACLRCK => speed_r[0].CLK
i_DACLRCK => speed_r[1].CLK
i_DACLRCK => speed_r[2].CLK
i_DACLRCK => addr_r[0].CLK
i_DACLRCK => addr_r[1].CLK
i_DACLRCK => addr_r[2].CLK
i_DACLRCK => addr_r[3].CLK
i_DACLRCK => addr_r[4].CLK
i_DACLRCK => addr_r[5].CLK
i_DACLRCK => addr_r[6].CLK
i_DACLRCK => addr_r[7].CLK
i_DACLRCK => addr_r[8].CLK
i_DACLRCK => addr_r[9].CLK
i_DACLRCK => addr_r[10].CLK
i_DACLRCK => addr_r[11].CLK
i_DACLRCK => addr_r[12].CLK
i_DACLRCK => addr_r[13].CLK
i_DACLRCK => addr_r[14].CLK
i_DACLRCK => addr_r[15].CLK
i_DACLRCK => addr_r[16].CLK
i_DACLRCK => addr_r[17].CLK
i_DACLRCK => addr_r[18].CLK
i_DACLRCK => addr_r[19].CLK
i_DACLRCK => output_data_r[0].CLK
i_DACLRCK => output_data_r[1].CLK
i_DACLRCK => output_data_r[2].CLK
i_DACLRCK => output_data_r[3].CLK
i_DACLRCK => output_data_r[4].CLK
i_DACLRCK => output_data_r[5].CLK
i_DACLRCK => output_data_r[6].CLK
i_DACLRCK => output_data_r[7].CLK
i_DACLRCK => output_data_r[8].CLK
i_DACLRCK => output_data_r[9].CLK
i_DACLRCK => output_data_r[10].CLK
i_DACLRCK => output_data_r[11].CLK
i_DACLRCK => output_data_r[12].CLK
i_DACLRCK => output_data_r[13].CLK
i_DACLRCK => output_data_r[14].CLK
i_DACLRCK => output_data_r[15].CLK
i_DACLRCK => data_prev_r[0].CLK
i_DACLRCK => data_prev_r[1].CLK
i_DACLRCK => data_prev_r[2].CLK
i_DACLRCK => data_prev_r[3].CLK
i_DACLRCK => data_prev_r[4].CLK
i_DACLRCK => data_prev_r[5].CLK
i_DACLRCK => data_prev_r[6].CLK
i_DACLRCK => data_prev_r[7].CLK
i_DACLRCK => data_prev_r[8].CLK
i_DACLRCK => data_prev_r[9].CLK
i_DACLRCK => data_prev_r[10].CLK
i_DACLRCK => data_prev_r[11].CLK
i_DACLRCK => data_prev_r[12].CLK
i_DACLRCK => data_prev_r[13].CLK
i_DACLRCK => data_prev_r[14].CLK
i_DACLRCK => data_prev_r[15].CLK
i_DACLRCK => play_mode_r[0].CLK
i_DACLRCK => play_mode_r[1].CLK
i_DACLRCK => play_mode_r[2].CLK
i_DACLRCK => play_mode_r[3].CLK
i_DACLRCK => play_mode_r[4].CLK
i_DACLRCK => play_mode_r[5].CLK
i_DACLRCK => play_mode_r[6].CLK
i_DACLRCK => play_mode_r[7].CLK
i_DACLRCK => play_mode_r[8].CLK
i_DACLRCK => play_mode_r[9].CLK
i_DACLRCK => play_mode_r[10].CLK
i_DACLRCK => play_mode_r[11].CLK
i_DACLRCK => play_mode_r[12].CLK
i_DACLRCK => play_mode_r[13].CLK
i_DACLRCK => play_mode_r[14].CLK
i_DACLRCK => play_mode_r[15].CLK
i_DACLRCK => play_mode_r[16].CLK
i_DACLRCK => play_mode_r[17].CLK
i_DACLRCK => play_mode_r[18].CLK
i_DACLRCK => play_mode_r[19].CLK
i_DACLRCK => play_mode_r[20].CLK
i_DACLRCK => play_mode_r[21].CLK
i_DACLRCK => play_mode_r[22].CLK
i_DACLRCK => play_mode_r[23].CLK
i_DACLRCK => play_mode_r[24].CLK
i_DACLRCK => play_mode_r[25].CLK
i_DACLRCK => play_mode_r[26].CLK
i_DACLRCK => play_mode_r[27].CLK
i_DACLRCK => play_mode_r[28].CLK
i_DACLRCK => play_mode_r[29].CLK
i_DACLRCK => play_mode_r[30].CLK
i_DACLRCK => play_mode_r[31].CLK
i_DACLRCK => state_r[0].CLK
i_DACLRCK => state_r[1].CLK
i_DACLRCK => state_r[2].CLK
i_DACLRCK => state_r[3].CLK
i_DACLRCK => state_r[4].CLK
i_DACLRCK => state_r[5].CLK
i_DACLRCK => state_r[6].CLK
i_DACLRCK => state_r[7].CLK
i_DACLRCK => state_r[8].CLK
i_DACLRCK => state_r[9].CLK
i_DACLRCK => state_r[10].CLK
i_DACLRCK => state_r[11].CLK
i_DACLRCK => state_r[12].CLK
i_DACLRCK => state_r[13].CLK
i_DACLRCK => state_r[14].CLK
i_DACLRCK => state_r[15].CLK
i_DACLRCK => state_r[16].CLK
i_DACLRCK => state_r[17].CLK
i_DACLRCK => state_r[18].CLK
i_DACLRCK => state_r[19].CLK
i_DACLRCK => state_r[20].CLK
i_DACLRCK => state_r[21].CLK
i_DACLRCK => state_r[22].CLK
i_DACLRCK => state_r[23].CLK
i_DACLRCK => state_r[24].CLK
i_DACLRCK => state_r[25].CLK
i_DACLRCK => state_r[26].CLK
i_DACLRCK => state_r[27].CLK
i_DACLRCK => state_r[28].CLK
i_DACLRCK => state_r[29].CLK
i_DACLRCK => state_r[30].CLK
i_DACLRCK => state_r[31].CLK
i_end_addr[0] => Add3.IN40
i_end_addr[1] => Add3.IN39
i_end_addr[2] => Add3.IN38
i_end_addr[3] => Add3.IN37
i_end_addr[4] => Add3.IN36
i_end_addr[5] => Add3.IN35
i_end_addr[6] => Add3.IN34
i_end_addr[7] => Add3.IN33
i_end_addr[8] => Add3.IN32
i_end_addr[9] => Add3.IN31
i_end_addr[10] => Add3.IN30
i_end_addr[11] => Add3.IN29
i_end_addr[12] => Add3.IN28
i_end_addr[13] => Add3.IN27
i_end_addr[14] => Add3.IN26
i_end_addr[15] => Add3.IN25
i_end_addr[16] => Add3.IN24
i_end_addr[17] => Add3.IN23
i_end_addr[18] => Add3.IN22
i_end_addr[19] => Add3.IN21
i_SRAM_DQ[0] => data_prev_w.DATAB
i_SRAM_DQ[0] => Add7.IN32
i_SRAM_DQ[0] => data_prev_w.DATAA
i_SRAM_DQ[0] => output_data_w.DATAA
i_SRAM_DQ[1] => data_prev_w.DATAB
i_SRAM_DQ[1] => Add7.IN31
i_SRAM_DQ[1] => data_prev_w.DATAA
i_SRAM_DQ[1] => output_data_w.DATAA
i_SRAM_DQ[2] => data_prev_w.DATAB
i_SRAM_DQ[2] => Add7.IN30
i_SRAM_DQ[2] => data_prev_w.DATAA
i_SRAM_DQ[2] => output_data_w.DATAA
i_SRAM_DQ[3] => data_prev_w.DATAB
i_SRAM_DQ[3] => Add7.IN29
i_SRAM_DQ[3] => data_prev_w.DATAA
i_SRAM_DQ[3] => output_data_w.DATAA
i_SRAM_DQ[4] => data_prev_w.DATAB
i_SRAM_DQ[4] => Add7.IN28
i_SRAM_DQ[4] => data_prev_w.DATAA
i_SRAM_DQ[4] => output_data_w.DATAA
i_SRAM_DQ[5] => data_prev_w.DATAB
i_SRAM_DQ[5] => Add7.IN27
i_SRAM_DQ[5] => data_prev_w.DATAA
i_SRAM_DQ[5] => output_data_w.DATAA
i_SRAM_DQ[6] => data_prev_w.DATAB
i_SRAM_DQ[6] => Add7.IN26
i_SRAM_DQ[6] => data_prev_w.DATAA
i_SRAM_DQ[6] => output_data_w.DATAA
i_SRAM_DQ[7] => data_prev_w.DATAB
i_SRAM_DQ[7] => Add7.IN25
i_SRAM_DQ[7] => data_prev_w.DATAA
i_SRAM_DQ[7] => output_data_w.DATAA
i_SRAM_DQ[8] => data_prev_w.DATAB
i_SRAM_DQ[8] => Add7.IN24
i_SRAM_DQ[8] => data_prev_w.DATAA
i_SRAM_DQ[8] => output_data_w.DATAA
i_SRAM_DQ[9] => data_prev_w.DATAB
i_SRAM_DQ[9] => Add7.IN23
i_SRAM_DQ[9] => data_prev_w.DATAA
i_SRAM_DQ[9] => output_data_w.DATAA
i_SRAM_DQ[10] => data_prev_w.DATAB
i_SRAM_DQ[10] => Add7.IN22
i_SRAM_DQ[10] => data_prev_w.DATAA
i_SRAM_DQ[10] => output_data_w.DATAA
i_SRAM_DQ[11] => data_prev_w.DATAB
i_SRAM_DQ[11] => Add7.IN21
i_SRAM_DQ[11] => data_prev_w.DATAA
i_SRAM_DQ[11] => output_data_w.DATAA
i_SRAM_DQ[12] => data_prev_w.DATAB
i_SRAM_DQ[12] => Add7.IN20
i_SRAM_DQ[12] => data_prev_w.DATAA
i_SRAM_DQ[12] => output_data_w.DATAA
i_SRAM_DQ[13] => data_prev_w.DATAB
i_SRAM_DQ[13] => Add7.IN19
i_SRAM_DQ[13] => data_prev_w.DATAA
i_SRAM_DQ[13] => output_data_w.DATAA
i_SRAM_DQ[14] => data_prev_w.DATAB
i_SRAM_DQ[14] => Add7.IN18
i_SRAM_DQ[14] => data_prev_w.DATAA
i_SRAM_DQ[14] => output_data_w.DATAA
i_SRAM_DQ[15] => data_prev_w.DATAB
i_SRAM_DQ[15] => Add7.IN17
i_SRAM_DQ[15] => data_prev_w.DATAA
i_SRAM_DQ[15] => output_data_w.DATAA
o_addr[0] <= addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= addr_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[0] <= output_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[1] <= output_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[2] <= output_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[3] <= output_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[4] <= output_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[5] <= output_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[6] <= output_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[7] <= output_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[8] <= output_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[9] <= output_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[10] <= output_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[11] <= output_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[12] <= output_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[13] <= output_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[14] <= output_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_DACDAT[15] <= output_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_play_n <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_state[0] <= o_state_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_state[1] <= o_state_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_state[2] <= o_state_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_state[3] <= <GND>
o_speed[0] <= speed_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_speed[1] <= speed_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_speed[2] <= speed_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_speed[3] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|SevenHexDecoder_State:HexState
i_state[0] => Mux0.IN19
i_state[0] => Decoder2.IN3
i_state[0] => Mux1.IN19
i_state[0] => Mux2.IN19
i_state[0] => Mux3.IN19
i_state[0] => Mux4.IN19
i_state[0] => Mux5.IN19
i_state[0] => Mux6.IN19
i_state[0] => Mux7.IN19
i_state[0] => Decoder3.IN2
i_state[1] => Mux0.IN18
i_state[1] => Decoder2.IN2
i_state[1] => Mux1.IN18
i_state[1] => Mux2.IN18
i_state[1] => Mux3.IN18
i_state[1] => Mux4.IN18
i_state[1] => Mux5.IN18
i_state[1] => Mux6.IN18
i_state[1] => Mux7.IN18
i_state[1] => Decoder3.IN1
i_state[2] => Mux0.IN17
i_state[2] => Decoder2.IN1
i_state[2] => Mux1.IN17
i_state[2] => Mux2.IN17
i_state[2] => Mux3.IN17
i_state[2] => Mux4.IN17
i_state[2] => Mux5.IN17
i_state[2] => Mux6.IN17
i_state[2] => Mux7.IN17
i_state[3] => Mux0.IN16
i_state[3] => Decoder2.IN0
i_state[3] => Mux1.IN16
i_state[3] => Mux2.IN16
i_state[3] => Mux3.IN16
i_state[3] => Mux4.IN16
i_state[3] => Mux5.IN16
i_state[3] => Mux6.IN16
i_state[3] => Mux7.IN16
i_state[3] => Decoder3.IN0
i_speed[0] => Decoder0.IN2
i_speed[1] => Decoder0.IN1
i_speed[1] => Decoder1.IN1
i_speed[2] => Decoder0.IN0
i_speed[2] => Decoder1.IN0
i_speed[3] => Mux0.IN15
o_seven_5[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[3] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[5] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[0] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[2] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[3] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[5] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[6] <= o_seven_3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[1] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[2] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[3] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[4] <= <GND>
o_seven_2[5] <= <GND>
o_seven_2[6] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[0] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[2] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[3] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[4] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[5] <= <GND>
o_seven_1[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[0] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[3] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[4] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[5] <= <GND>
o_seven_0[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|SevenHexDecoder:Hex
i_addr[0] => ~NO_FANOUT~
i_addr[1] => ~NO_FANOUT~
i_addr[2] => ~NO_FANOUT~
i_addr[3] => ~NO_FANOUT~
i_addr[4] => ~NO_FANOUT~
i_addr[5] => ~NO_FANOUT~
i_addr[6] => ~NO_FANOUT~
i_addr[7] => ~NO_FANOUT~
i_addr[8] => ~NO_FANOUT~
i_addr[9] => ~NO_FANOUT~
i_addr[10] => ~NO_FANOUT~
i_addr[11] => ~NO_FANOUT~
i_addr[12] => ~NO_FANOUT~
i_addr[13] => ~NO_FANOUT~
i_addr[14] => ~NO_FANOUT~
i_addr[15] => LessThan0.IN10
i_addr[15] => LessThan1.IN10
i_addr[15] => LessThan2.IN10
i_addr[15] => LessThan3.IN10
i_addr[15] => LessThan4.IN10
i_addr[15] => LessThan5.IN10
i_addr[15] => LessThan6.IN10
i_addr[15] => LessThan7.IN10
i_addr[15] => LessThan8.IN10
i_addr[15] => LessThan9.IN10
i_addr[15] => LessThan10.IN10
i_addr[15] => LessThan11.IN10
i_addr[15] => LessThan12.IN10
i_addr[15] => LessThan13.IN10
i_addr[15] => LessThan14.IN10
i_addr[15] => LessThan15.IN10
i_addr[15] => LessThan16.IN10
i_addr[15] => LessThan17.IN10
i_addr[15] => LessThan18.IN10
i_addr[15] => LessThan19.IN10
i_addr[15] => LessThan20.IN10
i_addr[15] => LessThan21.IN10
i_addr[15] => LessThan22.IN10
i_addr[15] => LessThan23.IN10
i_addr[15] => LessThan24.IN10
i_addr[15] => LessThan25.IN10
i_addr[15] => LessThan26.IN10
i_addr[15] => LessThan27.IN10
i_addr[15] => LessThan28.IN10
i_addr[15] => LessThan29.IN10
i_addr[15] => LessThan30.IN10
i_addr[15] => LessThan31.IN10
i_addr[15] => LessThan32.IN10
i_addr[15] => LessThan33.IN10
i_addr[15] => LessThan34.IN10
i_addr[15] => LessThan35.IN10
i_addr[15] => LessThan36.IN10
i_addr[15] => LessThan37.IN10
i_addr[15] => LessThan38.IN10
i_addr[15] => LessThan39.IN10
i_addr[15] => LessThan40.IN10
i_addr[15] => LessThan41.IN10
i_addr[15] => LessThan42.IN10
i_addr[15] => LessThan43.IN10
i_addr[15] => LessThan44.IN10
i_addr[15] => LessThan45.IN10
i_addr[15] => LessThan46.IN10
i_addr[15] => LessThan47.IN10
i_addr[15] => LessThan48.IN10
i_addr[15] => LessThan49.IN10
i_addr[15] => LessThan50.IN10
i_addr[15] => LessThan51.IN10
i_addr[15] => LessThan52.IN10
i_addr[15] => LessThan53.IN10
i_addr[15] => LessThan54.IN10
i_addr[15] => LessThan55.IN10
i_addr[15] => LessThan56.IN10
i_addr[15] => LessThan57.IN10
i_addr[15] => LessThan58.IN10
i_addr[15] => LessThan59.IN10
i_addr[15] => LessThan60.IN10
i_addr[15] => LessThan61.IN10
i_addr[16] => LessThan0.IN9
i_addr[16] => LessThan1.IN9
i_addr[16] => LessThan2.IN9
i_addr[16] => LessThan3.IN9
i_addr[16] => LessThan4.IN9
i_addr[16] => LessThan5.IN9
i_addr[16] => LessThan6.IN9
i_addr[16] => LessThan7.IN9
i_addr[16] => LessThan8.IN9
i_addr[16] => LessThan9.IN9
i_addr[16] => LessThan10.IN9
i_addr[16] => LessThan11.IN9
i_addr[16] => LessThan12.IN9
i_addr[16] => LessThan13.IN9
i_addr[16] => LessThan14.IN9
i_addr[16] => LessThan15.IN9
i_addr[16] => LessThan16.IN9
i_addr[16] => LessThan17.IN9
i_addr[16] => LessThan18.IN9
i_addr[16] => LessThan19.IN9
i_addr[16] => LessThan20.IN9
i_addr[16] => LessThan21.IN9
i_addr[16] => LessThan22.IN9
i_addr[16] => LessThan23.IN9
i_addr[16] => LessThan24.IN9
i_addr[16] => LessThan25.IN9
i_addr[16] => LessThan26.IN9
i_addr[16] => LessThan27.IN9
i_addr[16] => LessThan28.IN9
i_addr[16] => LessThan29.IN9
i_addr[16] => LessThan30.IN9
i_addr[16] => LessThan31.IN9
i_addr[16] => LessThan32.IN9
i_addr[16] => LessThan33.IN9
i_addr[16] => LessThan34.IN9
i_addr[16] => LessThan35.IN9
i_addr[16] => LessThan36.IN9
i_addr[16] => LessThan37.IN9
i_addr[16] => LessThan38.IN9
i_addr[16] => LessThan39.IN9
i_addr[16] => LessThan40.IN9
i_addr[16] => LessThan41.IN9
i_addr[16] => LessThan42.IN9
i_addr[16] => LessThan43.IN9
i_addr[16] => LessThan44.IN9
i_addr[16] => LessThan45.IN9
i_addr[16] => LessThan46.IN9
i_addr[16] => LessThan47.IN9
i_addr[16] => LessThan48.IN9
i_addr[16] => LessThan49.IN9
i_addr[16] => LessThan50.IN9
i_addr[16] => LessThan51.IN9
i_addr[16] => LessThan52.IN9
i_addr[16] => LessThan53.IN9
i_addr[16] => LessThan54.IN9
i_addr[16] => LessThan55.IN9
i_addr[16] => LessThan56.IN9
i_addr[16] => LessThan57.IN9
i_addr[16] => LessThan58.IN9
i_addr[16] => LessThan59.IN9
i_addr[16] => LessThan60.IN9
i_addr[16] => LessThan61.IN9
i_addr[17] => LessThan0.IN8
i_addr[17] => LessThan1.IN8
i_addr[17] => LessThan2.IN8
i_addr[17] => LessThan3.IN8
i_addr[17] => LessThan4.IN8
i_addr[17] => LessThan5.IN8
i_addr[17] => LessThan6.IN8
i_addr[17] => LessThan7.IN8
i_addr[17] => LessThan8.IN8
i_addr[17] => LessThan9.IN8
i_addr[17] => LessThan10.IN8
i_addr[17] => LessThan11.IN8
i_addr[17] => LessThan12.IN8
i_addr[17] => LessThan13.IN8
i_addr[17] => LessThan14.IN8
i_addr[17] => LessThan15.IN8
i_addr[17] => LessThan16.IN8
i_addr[17] => LessThan17.IN8
i_addr[17] => LessThan18.IN8
i_addr[17] => LessThan19.IN8
i_addr[17] => LessThan20.IN8
i_addr[17] => LessThan21.IN8
i_addr[17] => LessThan22.IN8
i_addr[17] => LessThan23.IN8
i_addr[17] => LessThan24.IN8
i_addr[17] => LessThan25.IN8
i_addr[17] => LessThan26.IN8
i_addr[17] => LessThan27.IN8
i_addr[17] => LessThan28.IN8
i_addr[17] => LessThan29.IN8
i_addr[17] => LessThan30.IN8
i_addr[17] => LessThan31.IN8
i_addr[17] => LessThan32.IN8
i_addr[17] => LessThan33.IN8
i_addr[17] => LessThan34.IN8
i_addr[17] => LessThan35.IN8
i_addr[17] => LessThan36.IN8
i_addr[17] => LessThan37.IN8
i_addr[17] => LessThan38.IN8
i_addr[17] => LessThan39.IN8
i_addr[17] => LessThan40.IN8
i_addr[17] => LessThan41.IN8
i_addr[17] => LessThan42.IN8
i_addr[17] => LessThan43.IN8
i_addr[17] => LessThan44.IN8
i_addr[17] => LessThan45.IN8
i_addr[17] => LessThan46.IN8
i_addr[17] => LessThan47.IN8
i_addr[17] => LessThan48.IN8
i_addr[17] => LessThan49.IN8
i_addr[17] => LessThan50.IN8
i_addr[17] => LessThan51.IN8
i_addr[17] => LessThan52.IN8
i_addr[17] => LessThan53.IN8
i_addr[17] => LessThan54.IN8
i_addr[17] => LessThan55.IN8
i_addr[17] => LessThan56.IN8
i_addr[17] => LessThan57.IN8
i_addr[17] => LessThan58.IN8
i_addr[17] => LessThan59.IN8
i_addr[17] => LessThan60.IN8
i_addr[17] => LessThan61.IN8
i_addr[18] => LessThan0.IN7
i_addr[18] => LessThan1.IN7
i_addr[18] => LessThan2.IN7
i_addr[18] => LessThan3.IN7
i_addr[18] => LessThan4.IN7
i_addr[18] => LessThan5.IN7
i_addr[18] => LessThan6.IN7
i_addr[18] => LessThan7.IN7
i_addr[18] => LessThan8.IN7
i_addr[18] => LessThan9.IN7
i_addr[18] => LessThan10.IN7
i_addr[18] => LessThan11.IN7
i_addr[18] => LessThan12.IN7
i_addr[18] => LessThan13.IN7
i_addr[18] => LessThan14.IN7
i_addr[18] => LessThan15.IN7
i_addr[18] => LessThan16.IN7
i_addr[18] => LessThan17.IN7
i_addr[18] => LessThan18.IN7
i_addr[18] => LessThan19.IN7
i_addr[18] => LessThan20.IN7
i_addr[18] => LessThan21.IN7
i_addr[18] => LessThan22.IN7
i_addr[18] => LessThan23.IN7
i_addr[18] => LessThan24.IN7
i_addr[18] => LessThan25.IN7
i_addr[18] => LessThan26.IN7
i_addr[18] => LessThan27.IN7
i_addr[18] => LessThan28.IN7
i_addr[18] => LessThan29.IN7
i_addr[18] => LessThan30.IN7
i_addr[18] => LessThan31.IN7
i_addr[18] => LessThan32.IN7
i_addr[18] => LessThan33.IN7
i_addr[18] => LessThan34.IN7
i_addr[18] => LessThan35.IN7
i_addr[18] => LessThan36.IN7
i_addr[18] => LessThan37.IN7
i_addr[18] => LessThan38.IN7
i_addr[18] => LessThan39.IN7
i_addr[18] => LessThan40.IN7
i_addr[18] => LessThan41.IN7
i_addr[18] => LessThan42.IN7
i_addr[18] => LessThan43.IN7
i_addr[18] => LessThan44.IN7
i_addr[18] => LessThan45.IN7
i_addr[18] => LessThan46.IN7
i_addr[18] => LessThan47.IN7
i_addr[18] => LessThan48.IN7
i_addr[18] => LessThan49.IN7
i_addr[18] => LessThan50.IN7
i_addr[18] => LessThan51.IN7
i_addr[18] => LessThan52.IN7
i_addr[18] => LessThan53.IN7
i_addr[18] => LessThan54.IN7
i_addr[18] => LessThan55.IN7
i_addr[18] => LessThan56.IN7
i_addr[18] => LessThan57.IN7
i_addr[18] => LessThan58.IN7
i_addr[18] => LessThan59.IN7
i_addr[18] => LessThan60.IN7
i_addr[18] => LessThan61.IN7
i_addr[19] => LessThan0.IN6
i_addr[19] => LessThan1.IN6
i_addr[19] => LessThan2.IN6
i_addr[19] => LessThan3.IN6
i_addr[19] => LessThan4.IN6
i_addr[19] => LessThan5.IN6
i_addr[19] => LessThan6.IN6
i_addr[19] => LessThan7.IN6
i_addr[19] => LessThan8.IN6
i_addr[19] => LessThan9.IN6
i_addr[19] => LessThan10.IN6
i_addr[19] => LessThan11.IN6
i_addr[19] => LessThan12.IN6
i_addr[19] => LessThan13.IN6
i_addr[19] => LessThan14.IN6
i_addr[19] => LessThan15.IN6
i_addr[19] => LessThan16.IN6
i_addr[19] => LessThan17.IN6
i_addr[19] => LessThan18.IN6
i_addr[19] => LessThan19.IN6
i_addr[19] => LessThan20.IN6
i_addr[19] => LessThan21.IN6
i_addr[19] => LessThan22.IN6
i_addr[19] => LessThan23.IN6
i_addr[19] => LessThan24.IN6
i_addr[19] => LessThan25.IN6
i_addr[19] => LessThan26.IN6
i_addr[19] => LessThan27.IN6
i_addr[19] => LessThan28.IN6
i_addr[19] => LessThan29.IN6
i_addr[19] => LessThan30.IN6
i_addr[19] => LessThan31.IN6
i_addr[19] => LessThan32.IN6
i_addr[19] => LessThan33.IN6
i_addr[19] => LessThan34.IN6
i_addr[19] => LessThan35.IN6
i_addr[19] => LessThan36.IN6
i_addr[19] => LessThan37.IN6
i_addr[19] => LessThan38.IN6
i_addr[19] => LessThan39.IN6
i_addr[19] => LessThan40.IN6
i_addr[19] => LessThan41.IN6
i_addr[19] => LessThan42.IN6
i_addr[19] => LessThan43.IN6
i_addr[19] => LessThan44.IN6
i_addr[19] => LessThan45.IN6
i_addr[19] => LessThan46.IN6
i_addr[19] => LessThan47.IN6
i_addr[19] => LessThan48.IN6
i_addr[19] => LessThan49.IN6
i_addr[19] => LessThan50.IN6
i_addr[19] => LessThan51.IN6
i_addr[19] => LessThan52.IN6
i_addr[19] => LessThan53.IN6
i_addr[19] => LessThan54.IN6
i_addr[19] => LessThan55.IN6
i_addr[19] => LessThan56.IN6
i_addr[19] => LessThan57.IN6
i_addr[19] => LessThan58.IN6
i_addr[19] => LessThan59.IN6
i_addr[19] => LessThan60.IN6
i_addr[19] => LessThan61.IN6
o_seven_ten[0] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_ten[1] <= <GND>
o_seven_ten[2] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_ten[3] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_ten[4] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_ten[5] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_ten[6] <= o_seven_ten.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[0] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[1] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[2] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[3] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[4] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[5] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE
o_seven_one[6] <= o_seven_one.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|top:top|LED:LEDdisplay
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => count_r[4].CLK
i_clk => count_r[5].CLK
i_clk => count_r[6].CLK
i_clk => count_r[7].CLK
i_clk => count_r[8].CLK
i_clk => count_r[9].CLK
i_clk => count_r[10].CLK
i_clk => count_r[11].CLK
i_clk => count_r[12].CLK
i_clk => count_r[13].CLK
i_clk => count_r[14].CLK
i_clk => count_r[15].CLK
i_clk => count_r[16].CLK
i_clk => count_r[17].CLK
i_clk => count_r[18].CLK
i_clk => count_r[19].CLK
i_clk => count_r[20].CLK
i_clk => count_r[21].CLK
i_clk => count_r[22].CLK
i_clk => count_r[23].CLK
i_clk => count_r[24].CLK
i_clk => count_r[25].CLK
i_clk => count_r[26].CLK
i_clk => count_r[27].CLK
i_clk => count_r[28].CLK
i_clk => count_r[29].CLK
i_clk => count_r[30].CLK
i_clk => count_r[31].CLK
i_rst => count_r[0].ACLR
i_rst => count_r[1].ACLR
i_rst => count_r[2].ACLR
i_rst => count_r[3].ACLR
i_rst => count_r[4].ACLR
i_rst => count_r[5].ACLR
i_rst => count_r[6].ACLR
i_rst => count_r[7].ACLR
i_rst => count_r[8].ACLR
i_rst => count_r[9].ACLR
i_rst => count_r[10].ACLR
i_rst => count_r[11].ACLR
i_rst => count_r[12].ACLR
i_rst => count_r[13].ACLR
i_rst => count_r[14].ACLR
i_rst => count_r[15].ACLR
i_rst => count_r[16].ACLR
i_rst => count_r[17].ACLR
i_rst => count_r[18].ACLR
i_rst => count_r[19].ACLR
i_rst => count_r[20].ACLR
i_rst => count_r[21].ACLR
i_rst => count_r[22].ACLR
i_rst => count_r[23].ACLR
i_rst => count_r[24].ACLR
i_rst => count_r[25].ACLR
i_rst => count_r[26].ACLR
i_rst => count_r[27].ACLR
i_rst => count_r[28].ACLR
i_rst => count_r[29].ACLR
i_rst => count_r[30].ACLR
i_rst => count_r[31].ACLR
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDG.OUTPUTSELECT
i_state[0] => LEDR.OUTPUTSELECT
i_state[0] => count_r[31].ENA
i_state[0] => count_r[30].ENA
i_state[0] => count_r[29].ENA
i_state[0] => count_r[28].ENA
i_state[0] => count_r[27].ENA
i_state[0] => count_r[26].ENA
i_state[0] => count_r[25].ENA
i_state[0] => count_r[24].ENA
i_state[0] => count_r[23].ENA
i_state[0] => count_r[22].ENA
i_state[0] => count_r[21].ENA
i_state[0] => count_r[20].ENA
i_state[0] => count_r[19].ENA
i_state[0] => count_r[18].ENA
i_state[0] => count_r[17].ENA
i_state[0] => count_r[16].ENA
i_state[0] => count_r[15].ENA
i_state[0] => count_r[14].ENA
i_state[0] => count_r[13].ENA
i_state[0] => count_r[12].ENA
i_state[0] => count_r[11].ENA
i_state[0] => count_r[10].ENA
i_state[0] => count_r[9].ENA
i_state[0] => count_r[8].ENA
i_state[0] => count_r[7].ENA
i_state[0] => count_r[6].ENA
i_state[0] => count_r[5].ENA
i_state[0] => count_r[4].ENA
i_state[0] => count_r[3].ENA
i_state[0] => count_r[2].ENA
i_state[0] => count_r[1].ENA
i_state[0] => count_r[0].ENA
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => count_w.OUTPUTSELECT
i_state[1] => LEDG.OUTPUTSELECT
i_state[2] => LEDR[17].DATAIN
i_state[2] => LEDR[16].DATAIN
i_state[3] => ~NO_FANOUT~
i_addr[0] => Equal17.IN31
i_addr[1] => Equal17.IN30
i_addr[2] => Equal17.IN29
i_addr[3] => Equal17.IN28
i_addr[4] => Equal17.IN27
i_addr[5] => Equal17.IN26
i_addr[6] => Equal17.IN25
i_addr[7] => Equal17.IN24
i_addr[8] => Equal17.IN23
i_addr[9] => Equal17.IN22
i_addr[10] => Equal17.IN21
i_addr[11] => Equal17.IN20
i_addr[12] => Equal17.IN19
i_addr[13] => LEDR.DATAB
i_addr[13] => Equal17.IN18
i_addr[14] => Equal17.IN17
i_addr[15] => LessThan3.IN10
i_addr[15] => LessThan4.IN10
i_addr[15] => LessThan5.IN10
i_addr[15] => LessThan6.IN10
i_addr[15] => LessThan7.IN10
i_addr[15] => LessThan8.IN10
i_addr[15] => LessThan9.IN10
i_addr[15] => LessThan10.IN10
i_addr[15] => LessThan11.IN10
i_addr[15] => LessThan12.IN10
i_addr[15] => LessThan13.IN10
i_addr[15] => LessThan14.IN10
i_addr[15] => LessThan15.IN10
i_addr[15] => LessThan16.IN10
i_addr[15] => LessThan17.IN10
i_addr[15] => LessThan18.IN10
i_addr[15] => LessThan19.IN10
i_addr[15] => LessThan20.IN10
i_addr[15] => LessThan21.IN10
i_addr[15] => LessThan22.IN10
i_addr[15] => LessThan23.IN10
i_addr[15] => LessThan24.IN10
i_addr[15] => LessThan25.IN10
i_addr[15] => LessThan26.IN10
i_addr[15] => LessThan27.IN10
i_addr[15] => LessThan28.IN10
i_addr[15] => LessThan29.IN10
i_addr[15] => LessThan30.IN10
i_addr[15] => LessThan31.IN10
i_addr[15] => LessThan32.IN10
i_addr[15] => LessThan33.IN10
i_addr[15] => Equal17.IN16
i_addr[16] => LessThan3.IN9
i_addr[16] => LessThan4.IN9
i_addr[16] => LessThan5.IN9
i_addr[16] => LessThan6.IN9
i_addr[16] => LessThan7.IN9
i_addr[16] => LessThan8.IN9
i_addr[16] => LessThan9.IN9
i_addr[16] => LessThan10.IN9
i_addr[16] => LessThan11.IN9
i_addr[16] => LessThan12.IN9
i_addr[16] => LessThan13.IN9
i_addr[16] => LessThan14.IN9
i_addr[16] => LessThan15.IN9
i_addr[16] => LessThan16.IN9
i_addr[16] => LessThan17.IN9
i_addr[16] => LessThan18.IN9
i_addr[16] => LessThan19.IN9
i_addr[16] => LessThan20.IN9
i_addr[16] => LessThan21.IN9
i_addr[16] => LessThan22.IN9
i_addr[16] => LessThan23.IN9
i_addr[16] => LessThan24.IN9
i_addr[16] => LessThan25.IN9
i_addr[16] => LessThan26.IN9
i_addr[16] => LessThan27.IN9
i_addr[16] => LessThan28.IN9
i_addr[16] => LessThan29.IN9
i_addr[16] => LessThan30.IN9
i_addr[16] => LessThan31.IN9
i_addr[16] => LessThan32.IN9
i_addr[16] => LessThan33.IN9
i_addr[16] => Equal17.IN15
i_addr[17] => LessThan3.IN8
i_addr[17] => LessThan4.IN8
i_addr[17] => LessThan5.IN8
i_addr[17] => LessThan6.IN8
i_addr[17] => LessThan7.IN8
i_addr[17] => LessThan8.IN8
i_addr[17] => LessThan9.IN8
i_addr[17] => LessThan10.IN8
i_addr[17] => LessThan11.IN8
i_addr[17] => LessThan12.IN8
i_addr[17] => LessThan13.IN8
i_addr[17] => LessThan14.IN8
i_addr[17] => LessThan15.IN8
i_addr[17] => LessThan16.IN8
i_addr[17] => LessThan17.IN8
i_addr[17] => LessThan18.IN8
i_addr[17] => LessThan19.IN8
i_addr[17] => LessThan20.IN8
i_addr[17] => LessThan21.IN8
i_addr[17] => LessThan22.IN8
i_addr[17] => LessThan23.IN8
i_addr[17] => LessThan24.IN8
i_addr[17] => LessThan25.IN8
i_addr[17] => LessThan26.IN8
i_addr[17] => LessThan27.IN8
i_addr[17] => LessThan28.IN8
i_addr[17] => LessThan29.IN8
i_addr[17] => LessThan30.IN8
i_addr[17] => LessThan31.IN8
i_addr[17] => LessThan32.IN8
i_addr[17] => LessThan33.IN8
i_addr[17] => Equal17.IN14
i_addr[18] => LessThan3.IN7
i_addr[18] => LessThan4.IN7
i_addr[18] => LessThan5.IN7
i_addr[18] => LessThan6.IN7
i_addr[18] => LessThan7.IN7
i_addr[18] => LessThan8.IN7
i_addr[18] => LessThan9.IN7
i_addr[18] => LessThan10.IN7
i_addr[18] => LessThan11.IN7
i_addr[18] => LessThan12.IN7
i_addr[18] => LessThan13.IN7
i_addr[18] => LessThan14.IN7
i_addr[18] => LessThan15.IN7
i_addr[18] => LessThan16.IN7
i_addr[18] => LessThan17.IN7
i_addr[18] => LessThan18.IN7
i_addr[18] => LessThan19.IN7
i_addr[18] => LessThan20.IN7
i_addr[18] => LessThan21.IN7
i_addr[18] => LessThan22.IN7
i_addr[18] => LessThan23.IN7
i_addr[18] => LessThan24.IN7
i_addr[18] => LessThan25.IN7
i_addr[18] => LessThan26.IN7
i_addr[18] => LessThan27.IN7
i_addr[18] => LessThan28.IN7
i_addr[18] => LessThan29.IN7
i_addr[18] => LessThan30.IN7
i_addr[18] => LessThan31.IN7
i_addr[18] => LessThan32.IN7
i_addr[18] => LessThan33.IN7
i_addr[18] => Equal17.IN13
i_addr[19] => LessThan3.IN6
i_addr[19] => LessThan4.IN6
i_addr[19] => LessThan5.IN6
i_addr[19] => LessThan6.IN6
i_addr[19] => LessThan7.IN6
i_addr[19] => LessThan8.IN6
i_addr[19] => LessThan9.IN6
i_addr[19] => LessThan10.IN6
i_addr[19] => LessThan11.IN6
i_addr[19] => LessThan12.IN6
i_addr[19] => LessThan13.IN6
i_addr[19] => LessThan14.IN6
i_addr[19] => LessThan15.IN6
i_addr[19] => LessThan16.IN6
i_addr[19] => LessThan17.IN6
i_addr[19] => LessThan18.IN6
i_addr[19] => LessThan19.IN6
i_addr[19] => LessThan20.IN6
i_addr[19] => LessThan21.IN6
i_addr[19] => LessThan22.IN6
i_addr[19] => LessThan23.IN6
i_addr[19] => LessThan24.IN6
i_addr[19] => LessThan25.IN6
i_addr[19] => LessThan26.IN6
i_addr[19] => LessThan27.IN6
i_addr[19] => LessThan28.IN6
i_addr[19] => LessThan29.IN6
i_addr[19] => LessThan30.IN6
i_addr[19] => LessThan31.IN6
i_addr[19] => LessThan32.IN6
i_addr[19] => LessThan33.IN6
i_addr[19] => Equal17.IN12
i_record_data[0] => ~NO_FANOUT~
i_record_data[1] => ~NO_FANOUT~
i_record_data[2] => ~NO_FANOUT~
i_record_data[3] => ~NO_FANOUT~
i_record_data[4] => ~NO_FANOUT~
i_record_data[5] => ~NO_FANOUT~
i_record_data[6] => ~NO_FANOUT~
i_record_data[7] => ~NO_FANOUT~
i_record_data[8] => ~NO_FANOUT~
i_record_data[9] => Equal0.IN31
i_record_data[10] => Equal0.IN30
i_record_data[11] => Equal0.IN29
i_record_data[12] => Equal0.IN28
i_record_data[12] => Equal1.IN3
i_record_data[12] => Equal2.IN3
i_record_data[12] => Equal3.IN0
i_record_data[12] => Equal4.IN3
i_record_data[12] => Equal5.IN3
i_record_data[12] => Equal6.IN2
i_record_data[12] => Equal7.IN1
i_record_data[12] => Equal8.IN3
i_record_data[12] => Equal9.IN3
i_record_data[12] => Equal10.IN2
i_record_data[12] => Equal11.IN1
i_record_data[12] => Equal12.IN3
i_record_data[12] => Equal13.IN3
i_record_data[12] => Equal14.IN1
i_record_data[12] => Equal15.IN2
i_record_data[12] => Equal16.IN3
i_record_data[13] => Equal0.IN27
i_record_data[13] => Equal1.IN2
i_record_data[13] => Equal2.IN2
i_record_data[13] => Equal3.IN3
i_record_data[13] => Equal4.IN2
i_record_data[13] => Equal5.IN0
i_record_data[13] => Equal6.IN3
i_record_data[13] => Equal7.IN0
i_record_data[13] => Equal8.IN2
i_record_data[13] => Equal9.IN2
i_record_data[13] => Equal10.IN1
i_record_data[13] => Equal11.IN3
i_record_data[13] => Equal12.IN1
i_record_data[13] => Equal13.IN1
i_record_data[13] => Equal14.IN3
i_record_data[13] => Equal15.IN1
i_record_data[13] => Equal16.IN2
i_record_data[14] => Equal0.IN26
i_record_data[14] => Equal1.IN1
i_record_data[14] => Equal2.IN1
i_record_data[14] => Equal3.IN2
i_record_data[14] => Equal4.IN1
i_record_data[14] => Equal5.IN2
i_record_data[14] => Equal6.IN1
i_record_data[14] => Equal7.IN3
i_record_data[14] => Equal8.IN1
i_record_data[14] => Equal9.IN0
i_record_data[14] => Equal10.IN3
i_record_data[14] => Equal11.IN0
i_record_data[14] => Equal12.IN2
i_record_data[14] => Equal13.IN0
i_record_data[14] => Equal14.IN2
i_record_data[14] => Equal15.IN0
i_record_data[14] => Equal16.IN1
i_record_data[15] => Equal0.IN25
i_record_data[15] => Equal1.IN0
i_record_data[15] => Equal2.IN0
i_record_data[15] => Equal3.IN1
i_record_data[15] => Equal4.IN0
i_record_data[15] => Equal5.IN1
i_record_data[15] => Equal6.IN0
i_record_data[15] => Equal7.IN2
i_record_data[15] => Equal8.IN0
i_record_data[15] => Equal9.IN1
i_record_data[15] => Equal10.IN0
i_record_data[15] => Equal11.IN2
i_record_data[15] => Equal12.IN0
i_record_data[15] => Equal13.IN2
i_record_data[15] => Equal14.IN0
i_record_data[15] => Equal15.IN3
i_record_data[15] => Equal16.IN0
LEDR[0] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= i_state[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= i_state[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE


