--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
OK          |    2.841(R)|      SLOW  |   -1.527(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
RESET       |    4.454(R)|      SLOW  |   -2.514(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
RX          |    4.464(R)|      SLOW  |   -1.795(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
SW<0>       |    4.489(R)|      SLOW  |   -2.150(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        10.244(R)|      SLOW  |         5.666(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<1>      |        10.313(R)|      SLOW  |         5.711(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<2>      |         9.926(R)|      SLOW  |         5.436(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<4>      |        11.262(R)|      SLOW  |         5.741(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<5>      |        13.189(R)|      SLOW  |         6.839(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<6>      |        12.791(R)|      SLOW  |         6.740(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
LED<7>      |        12.636(R)|      SLOW  |         6.716(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
TX          |        10.318(R)|      SLOW  |         5.682(R)|      FAST  |CLK_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.434|         |    1.513|         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Aug 20 20:35:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 312 MB



