--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
par_ast     |    3.573(R)|    0.172(R)|clkT_BUFGP        |   0.000|
par_data<0> |    1.550(R)|    0.676(R)|clkT_BUFGP        |   0.000|
par_data<1> |    1.524(R)|    0.807(R)|clkT_BUFGP        |   0.000|
par_data<2> |    1.606(R)|    0.761(R)|clkT_BUFGP        |   0.000|
par_data<3> |    2.445(R)|    0.562(R)|clkT_BUFGP        |   0.000|
par_data<4> |    1.507(R)|    0.778(R)|clkT_BUFGP        |   0.000|
par_data<5> |    1.668(R)|    0.571(R)|clkT_BUFGP        |   0.000|
par_data<6> |    1.595(R)|    1.001(R)|clkT_BUFGP        |   0.000|
par_data<7> |    1.405(R)|    0.587(R)|clkT_BUFGP        |   0.000|
par_dst     |    3.814(R)|    0.359(R)|clkT_BUFGP        |   0.000|
par_wr      |    2.138(R)|    0.483(R)|clkT_BUFGP        |   0.000|
pbs<0>      |    3.160(R)|    0.719(R)|clkT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clkT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<1>     |    8.331(R)|clkT_BUFGP        |   0.000|
leds<3>     |    8.315(R)|clkT_BUFGP        |   0.000|
leds<5>     |    8.331(R)|clkT_BUFGP        |   0.000|
leds<7>     |    8.902(R)|clkT_BUFGP        |   0.000|
mem_addr<2> |    8.948(R)|clkT_BUFGP        |   0.000|
mt_cf       |    9.069(R)|clkT_BUFGP        |   0.000|
mt_oe       |    9.362(R)|clkT_BUFGP        |   0.000|
mt_we       |    6.424(R)|clkT_BUFGP        |   0.000|
par_data<0> |   12.982(R)|clkT_BUFGP        |   0.000|
par_data<1> |   12.501(R)|clkT_BUFGP        |   0.000|
par_data<2> |   12.637(R)|clkT_BUFGP        |   0.000|
par_data<3> |   12.853(R)|clkT_BUFGP        |   0.000|
par_data<4> |   12.332(R)|clkT_BUFGP        |   0.000|
par_data<5> |   13.711(R)|clkT_BUFGP        |   0.000|
par_data<6> |   13.199(R)|clkT_BUFGP        |   0.000|
par_data<7> |   13.687(R)|clkT_BUFGP        |   0.000|
par_wait    |    7.708(R)|clkT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkT           |    4.924|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
par_ast        |par_data<0>    |    9.068|
par_ast        |par_data<1>    |    8.807|
par_ast        |par_data<2>    |    8.958|
par_ast        |par_data<3>    |   10.448|
par_ast        |par_data<4>    |    8.268|
par_ast        |par_data<5>    |    8.992|
par_ast        |par_data<6>    |    8.670|
par_ast        |par_data<7>    |    9.096|
par_wr         |par_data<0>    |    9.005|
par_wr         |par_data<1>    |    9.318|
par_wr         |par_data<2>    |    9.336|
par_wr         |par_data<3>    |    9.649|
par_wr         |par_data<4>    |    9.641|
par_wr         |par_data<5>    |    9.947|
par_wr         |par_data<6>    |    9.948|
par_wr         |par_data<7>    |    8.518|
pbs<0>         |par_data<0>    |   12.803|
pbs<1>         |par_data<1>    |   10.006|
pbs<2>         |par_data<2>    |   10.014|
pbs<3>         |par_data<3>    |   10.367|
switches<0>    |par_data<0>    |    9.079|
switches<1>    |par_data<1>    |   11.117|
switches<2>    |par_data<2>    |   10.643|
switches<3>    |par_data<3>    |   10.525|
switches<4>    |par_data<4>    |    9.994|
switches<5>    |par_data<5>    |   11.201|
switches<6>    |par_data<6>    |   10.039|
switches<7>    |par_data<7>    |   10.474|
---------------+---------------+---------+


Analysis completed Mon Aug 27 23:10:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



