// Seed: 944159823
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  tri id_3;
  always @(posedge id_0 or posedge id_3) begin
    $display(1);
  end
  assign id_3 = id_0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output wor id_7
);
  id_9(
      .id_0(id_7), .id_1(id_3)
  ); module_0(
      id_0, id_1
  ); specify
    (id_10 => id_11[1]) = (id_6  : id_1  : 1'b0, 1);
  endspecify
endmodule
