<profile>

<section name = "Vivado HLS Report for 'sensor'" level="0">
<item name = "Date">Tue Jul 31 09:41:16 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">sensor</item>
<item name = "Solution">sensor</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 8, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 624, 748</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 74</column>
<column name="Register">-, -, 42, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sensor_CTRL_s_axi_U">sensor_CTRL_s_axi, 0, 0, 112, 168</column>
<column name="sensor_iicData_m_axi_U">sensor_iicData_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_sig_ioackin_iicData_ARREADY">9, 2, 1, 2</column>
<column name="iicData_blk_n_AR">9, 2, 1, 2</column>
<column name="iicData_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_reg_ioackin_iicData_ARREADY">1, 0, 1, 0</column>
<column name="iicData_addr_read_reg_76">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWADDR">in, 5, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARADDR">in, 5, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sensor, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sensor, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sensor, return value</column>
<column name="m_axi_iicData_AWVALID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWREADY">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWADDR">out, 32, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWLEN">out, 8, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWSIZE">out, 3, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWBURST">out, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWLOCK">out, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWCACHE">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWPROT">out, 3, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWQOS">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWREGION">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_AWUSER">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WVALID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WREADY">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WDATA">out, 32, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WSTRB">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WLAST">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_WUSER">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARVALID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARREADY">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARADDR">out, 32, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARID">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARLEN">out, 8, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARSIZE">out, 3, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARBURST">out, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARLOCK">out, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARCACHE">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARPROT">out, 3, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARQOS">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARREGION">out, 4, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_ARUSER">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RVALID">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RREADY">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RDATA">in, 32, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RLAST">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RID">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RUSER">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_RRESP">in, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_BVALID">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_BREADY">out, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_BRESP">in, 2, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_BID">in, 1, m_axi, iicData, pointer</column>
<column name="m_axi_iicData_BUSER">in, 1, m_axi, iicData, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'iicData_addr', sensor.cpp:50">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'iicData_load_req', sensor.cpp:50">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;iicData&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
