# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of dataMem.sv was successful.
# Compile of instrMem.sv was successful.
# Compile of lut.sv was successful.
# Compile of programCounter.sv was successful.
# Compile of regFile.sv was successful.
# Compile of tb_processor.sv was successful.
# Compile of topLevel.sv was successful.
# Compile of topLevel_tb.sv was successful.
# Compile of topLevel_tb_2.sv was successful.
# Compile of topLevel_tb_3.sv was successful.
# Compile of topLevel_tb_4.sv was successful.
# Compile of topLevel_tb_5.sv was successful.
# Compile of test_bench_program_1.sv was successful.
# Compile of test_bench_program_3.sv was successful.
# Compile of test_bench_program_2.sv was successful.
# 17 compiles, 1 failed with no errors.
vsim work.test_bench_program_1
# vsim work.test_bench_program_1 
# Start time: 14:21:47 on Jul 30,2024
# Loading sv_std.std
# Loading work.test_bench_program_1
# Loading work.topLevel
# Loading work.regFile
# Loading work.instrMem
# Loading work.adder
# Loading work.lut
# Loading work.alu
# Loading work.dataMem
add wave -position insertpoint sim:/test_bench_program_1/*
add wave -position insertpoint sim:/test_bench_program_1/D1/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/pc
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/instruction
add wave -position insertpoint sim:/test_bench_program_1/D1/dataMemory/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/dataMemory/addr \
sim:/test_bench_program_1/D1/dataMemory/write_data \
sim:/test_bench_program_1/D1/dataMemory/mem_write \
sim:/test_bench_program_1/D1/dataMemory/mem_read \
sim:/test_bench_program_1/D1/dataMemory/data_out \
sim:/test_bench_program_1/D1/dataMemory/Core \
sim:/test_bench_program_1/D1/dataMemory/read_data
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 499950 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
add wave -position insertpoint sim:/test_bench_program_1/D1/rf/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/rf/read_reg1 \
sim:/test_bench_program_1/D1/rf/read_reg2 \
sim:/test_bench_program_1/D1/rf/write_reg \
sim:/test_bench_program_1/D1/rf/write_data \
sim:/test_bench_program_1/D1/rf/write_en \
sim:/test_bench_program_1/D1/rf/read_data1 \
sim:/test_bench_program_1/D1/rf/read_data2 \
sim:/test_bench_program_1/D1/rf/read_data3 \
sim:/test_bench_program_1/D1/rf/reg_array
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 499950 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
add wave -position insertpoint sim:/test_bench_program_1/D1/instrMem1/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/instrMem1/Core
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 499950 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/test_bench_program_1/D1/controlBlock/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/controlBlock/R1
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/controlBlock/R2
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/controlBlock/W
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of dataMem.sv was successful.
# Compile of instrMem.sv was successful.
# Compile of lut.sv was successful.
# Compile of programCounter.sv was successful.
# Compile of regFile.sv was successful.
# Compile of tb_processor.sv was successful.
# Compile of topLevel.sv was successful.
# Compile of topLevel_tb.sv was successful.
# Compile of topLevel_tb_2.sv was successful.
# Compile of topLevel_tb_3.sv was successful.
# Compile of topLevel_tb_4.sv was successful.
# Compile of topLevel_tb_5.sv was successful.
# Compile of test_bench_program_1.sv was successful.
# Compile of test_bench_program_3.sv was successful.
# Compile of test_bench_program_2.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim work.test_bench_program_1
# End time: 15:39:40 on Jul 30,2024, Elapsed time: 1:17:53
# Errors: 0, Warnings: 2
# vsim work.test_bench_program_1 
# Start time: 15:39:41 on Jul 30,2024
# Loading sv_std.std
# Loading work.test_bench_program_1
# Loading work.topLevel
# Loading work.regFile
# Loading work.instrMem
# Loading work.adder
# Loading work.lut
# Loading work.alu
# Loading work.dataMem
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/test_bench_program_1/D1/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/pc \
sim:/test_bench_program_1/D1/pc_next \
sim:/test_bench_program_1/D1/instruction \
sim:/test_bench_program_1/D1/read_reg1 \
sim:/test_bench_program_1/D1/read_reg2 \
sim:/test_bench_program_1/D1/write_reg \
sim:/test_bench_program_1/D1/read_data1 \
sim:/test_bench_program_1/D1/read_data2 \
sim:/test_bench_program_1/D1/read_data3 \
sim:/test_bench_program_1/D1/write_en1 \
sim:/test_bench_program_1/D1/write_en2 \
sim:/test_bench_program_1/D1/alu_src \
sim:/test_bench_program_1/D1/alu_bypass \
sim:/test_bench_program_1/D1/branch \
sim:/test_bench_program_1/D1/overflow_flag \
sim:/test_bench_program_1/D1/memory_data \
sim:/test_bench_program_1/D1/immediate_data \
sim:/test_bench_program_1/D1/alu_input_b \
sim:/test_bench_program_1/D1/alu_input_a \
sim:/test_bench_program_1/D1/alu_op \
sim:/test_bench_program_1/D1/mem_read
add wave -position insertpoint sim:/test_bench_program_1/D1/rf/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/rf/read_reg1 \
sim:/test_bench_program_1/D1/rf/read_reg2 \
sim:/test_bench_program_1/D1/rf/write_reg \
sim:/test_bench_program_1/D1/rf/write_data \
sim:/test_bench_program_1/D1/rf/write_en \
sim:/test_bench_program_1/D1/rf/read_data1 \
sim:/test_bench_program_1/D1/rf/read_data2 \
sim:/test_bench_program_1/D1/rf/read_data3 \
sim:/test_bench_program_1/D1/rf/reg_array
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/controlBlock/R1 \
sim:/test_bench_program_1/D1/controlBlock/R2 \
sim:/test_bench_program_1/D1/controlBlock/W \
sim:/test_bench_program_1/D1/controlBlock/write_en \
sim:/test_bench_program_1/D1/controlBlock/imm \
sim:/test_bench_program_1/D1/controlBlock/alu_op \
sim:/test_bench_program_1/D1/controlBlock/mem_write \
sim:/test_bench_program_1/D1/controlBlock/mem_read \
sim:/test_bench_program_1/D1/controlBlock/use_alu_bypass \
sim:/test_bench_program_1/D1/controlBlock/alu_src \
sim:/test_bench_program_1/D1/controlBlock/op \
sim:/test_bench_program_1/D1/controlBlock/temp_data \
sim:/test_bench_program_1/D1/controlBlock/alu_op_reg
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/alu1/DatA \
sim:/test_bench_program_1/D1/alu1/DatB \
sim:/test_bench_program_1/D1/alu1/Alu_op \
sim:/test_bench_program_1/D1/alu1/Rslt \
sim:/test_bench_program_1/D1/alu1/branch \
sim:/test_bench_program_1/D1/alu1/less_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/equal_flag_reg \
sim:/test_bench_program_1/D1/alu1/greater_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/overflow_flag_reg
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/dataMemory/addr \
sim:/test_bench_program_1/D1/dataMemory/write_data \
sim:/test_bench_program_1/D1/dataMemory/mem_write \
sim:/test_bench_program_1/D1/dataMemory/mem_read \
sim:/test_bench_program_1/D1/dataMemory/data_out \
sim:/test_bench_program_1/D1/dataMemory/Core \
sim:/test_bench_program_1/D1/dataMemory/read_data
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 493850 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of dataMem.sv was successful.
# Compile of instrMem.sv was successful.
# Compile of lut.sv was successful.
# Compile of programCounter.sv was successful.
# Compile of regFile.sv was successful.
# Compile of tb_processor.sv was successful.
# Compile of topLevel.sv was successful.
# Compile of topLevel_tb.sv was successful.
# Compile of topLevel_tb_2.sv was successful.
# Compile of topLevel_tb_3.sv was successful.
# Compile of topLevel_tb_4.sv was successful.
# Compile of topLevel_tb_5.sv was successful.
# Compile of test_bench_program_1.sv was successful.
# Compile of test_bench_program_3.sv was successful.
# Compile of test_bench_program_2.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim work.test_bench_program_1
# End time: 16:00:20 on Jul 30,2024, Elapsed time: 0:20:39
# Errors: 0, Warnings: 2
# vsim work.test_bench_program_1 
# Start time: 16:00:20 on Jul 30,2024
# Loading sv_std.std
# Loading work.test_bench_program_1
# Loading work.topLevel
# Loading work.regFile
# Loading work.instrMem
# Loading work.adder
# Loading work.lut
# Loading work.alu
# Loading work.dataMem
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/pc \
sim:/test_bench_program_1/D1/pc_next \
sim:/test_bench_program_1/D1/instruction \
sim:/test_bench_program_1/D1/read_reg1 \
sim:/test_bench_program_1/D1/read_reg2 \
sim:/test_bench_program_1/D1/write_reg \
sim:/test_bench_program_1/D1/read_data1 \
sim:/test_bench_program_1/D1/read_data2 \
sim:/test_bench_program_1/D1/read_data3 \
sim:/test_bench_program_1/D1/write_en1 \
sim:/test_bench_program_1/D1/write_en2 \
sim:/test_bench_program_1/D1/alu_src \
sim:/test_bench_program_1/D1/alu_bypass \
sim:/test_bench_program_1/D1/branch \
sim:/test_bench_program_1/D1/overflow_flag \
sim:/test_bench_program_1/D1/memory_data \
sim:/test_bench_program_1/D1/immediate_data \
sim:/test_bench_program_1/D1/alu_input_b \
sim:/test_bench_program_1/D1/alu_input_a \
sim:/test_bench_program_1/D1/alu_op \
sim:/test_bench_program_1/D1/mem_read \
sim:/test_bench_program_1/D1/mem_write \
sim:/test_bench_program_1/D1/c \
sim:/test_bench_program_1/D1/data_mem_out \
sim:/test_bench_program_1/D1/jump_amount \
sim:/test_bench_program_1/D1/write_data \
sim:/test_bench_program_1/D1/alu_result \
sim:/test_bench_program_1/D1/write_en \
sim:/test_bench_program_1/D1/overflow
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/rf/read_reg1 \
sim:/test_bench_program_1/D1/rf/read_reg2 \
sim:/test_bench_program_1/D1/rf/write_reg \
sim:/test_bench_program_1/D1/rf/write_data \
sim:/test_bench_program_1/D1/rf/write_en \
sim:/test_bench_program_1/D1/rf/read_data1 \
sim:/test_bench_program_1/D1/rf/read_data2 \
sim:/test_bench_program_1/D1/rf/read_data3 \
sim:/test_bench_program_1/D1/rf/reg_array
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/instrMem1/pc \
sim:/test_bench_program_1/D1/instrMem1/data \
sim:/test_bench_program_1/D1/instrMem1/Core
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/alu1/DatA \
sim:/test_bench_program_1/D1/alu1/DatB \
sim:/test_bench_program_1/D1/alu1/Alu_op \
sim:/test_bench_program_1/D1/alu1/Rslt \
sim:/test_bench_program_1/D1/alu1/branch \
sim:/test_bench_program_1/D1/alu1/less_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/equal_flag_reg \
sim:/test_bench_program_1/D1/alu1/greater_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/overflow_flag_reg
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/dataMemory/addr \
sim:/test_bench_program_1/D1/dataMemory/write_data \
sim:/test_bench_program_1/D1/dataMemory/mem_write \
sim:/test_bench_program_1/D1/dataMemory/mem_read \
sim:/test_bench_program_1/D1/dataMemory/data_out \
sim:/test_bench_program_1/D1/dataMemory/Core \
sim:/test_bench_program_1/D1/dataMemory/read_data
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 11250 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of dataMem.sv was successful.
# Compile of instrMem.sv was successful.
# Compile of lut.sv was successful.
# Compile of programCounter.sv was successful.
# Compile of regFile.sv was successful.
# Compile of tb_processor.sv was successful.
# Compile of topLevel.sv was successful.
# Compile of topLevel_tb.sv was successful.
# Compile of topLevel_tb_2.sv was successful.
# Compile of topLevel_tb_3.sv was successful.
# Compile of topLevel_tb_4.sv was successful.
# Compile of topLevel_tb_5.sv was successful.
# Compile of test_bench_program_1.sv was successful.
# Compile of test_bench_program_3.sv was successful.
# Compile of test_bench_program_2.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim work.test_bench_program_1
# End time: 16:19:44 on Jul 30,2024, Elapsed time: 0:19:24
# Errors: 0, Warnings: 2
# vsim work.test_bench_program_1 
# Start time: 16:19:45 on Jul 30,2024
# Loading sv_std.std
# Loading work.test_bench_program_1
# Loading work.topLevel
# Loading work.regFile
# Loading work.instrMem
# Loading work.adder
# Loading work.lut
# Loading work.alu
# Loading work.dataMem
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/test_bench_program_1/D1/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/pc \
sim:/test_bench_program_1/D1/pc_next \
sim:/test_bench_program_1/D1/instruction \
sim:/test_bench_program_1/D1/read_reg1 \
sim:/test_bench_program_1/D1/read_reg2 \
sim:/test_bench_program_1/D1/write_reg \
sim:/test_bench_program_1/D1/read_data1 \
sim:/test_bench_program_1/D1/read_data2 \
sim:/test_bench_program_1/D1/read_data3 \
sim:/test_bench_program_1/D1/write_en1 \
sim:/test_bench_program_1/D1/write_en2 \
sim:/test_bench_program_1/D1/alu_src \
sim:/test_bench_program_1/D1/alu_bypass \
sim:/test_bench_program_1/D1/branch \
sim:/test_bench_program_1/D1/overflow_flag \
sim:/test_bench_program_1/D1/memory_data \
sim:/test_bench_program_1/D1/immediate_data \
sim:/test_bench_program_1/D1/alu_input_b \
sim:/test_bench_program_1/D1/alu_input_a \
sim:/test_bench_program_1/D1/alu_op \
sim:/test_bench_program_1/D1/mem_read \
sim:/test_bench_program_1/D1/mem_write \
sim:/test_bench_program_1/D1/c \
sim:/test_bench_program_1/D1/data_mem_out \
sim:/test_bench_program_1/D1/jump_amount \
sim:/test_bench_program_1/D1/write_data \
sim:/test_bench_program_1/D1/alu_result \
sim:/test_bench_program_1/D1/write_en \
sim:/test_bench_program_1/D1/overflow
add wave -position insertpoint sim:/test_bench_program_1/D1/rf/*
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/rf/read_reg1 \
sim:/test_bench_program_1/D1/rf/read_reg2 \
sim:/test_bench_program_1/D1/rf/write_reg \
sim:/test_bench_program_1/D1/rf/write_data \
sim:/test_bench_program_1/D1/rf/write_en \
sim:/test_bench_program_1/D1/rf/read_data1 \
sim:/test_bench_program_1/D1/rf/read_data2 \
sim:/test_bench_program_1/D1/rf/read_data3 \
sim:/test_bench_program_1/D1/rf/reg_array
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/alu1/DatA \
sim:/test_bench_program_1/D1/alu1/DatB \
sim:/test_bench_program_1/D1/alu1/Alu_op \
sim:/test_bench_program_1/D1/alu1/Rslt \
sim:/test_bench_program_1/D1/alu1/branch \
sim:/test_bench_program_1/D1/alu1/less_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/equal_flag_reg \
sim:/test_bench_program_1/D1/alu1/greater_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/overflow_flag_reg
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/dataMemory/addr \
sim:/test_bench_program_1/D1/dataMemory/write_data \
sim:/test_bench_program_1/D1/dataMemory/mem_write \
sim:/test_bench_program_1/D1/dataMemory/mem_read \
sim:/test_bench_program_1/D1/dataMemory/data_out \
sim:/test_bench_program_1/D1/dataMemory/Core \
sim:/test_bench_program_1/D1/dataMemory/read_data
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# Resulting min =  30
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# Resulting min =   0
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 4189050 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of dataMem.sv was successful.
# Compile of instrMem.sv was successful.
# Compile of lut.sv was successful.
# Compile of programCounter.sv was successful.
# Compile of regFile.sv was successful.
# Compile of tb_processor.sv was successful.
# Compile of topLevel.sv was successful.
# Compile of topLevel_tb.sv was successful.
# Compile of topLevel_tb_2.sv was successful.
# Compile of topLevel_tb_3.sv was successful.
# Compile of topLevel_tb_4.sv was successful.
# Compile of topLevel_tb_5.sv was successful.
# Compile of test_bench_program_1.sv was successful.
# Compile of test_bench_program_3.sv was successful.
# Compile of test_bench_program_2.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim work.test_bench_program_1
# End time: 16:32:25 on Jul 30,2024, Elapsed time: 0:12:40
# Errors: 0, Warnings: 2
# vsim work.test_bench_program_1 
# Start time: 16:32:25 on Jul 30,2024
# Loading sv_std.std
# Loading work.test_bench_program_1
# Loading work.topLevel
# Loading work.regFile
# Loading work.instrMem
# Loading work.adder
# Loading work.lut
# Loading work.alu
# Loading work.dataMem
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/pc \
sim:/test_bench_program_1/D1/pc_next \
sim:/test_bench_program_1/D1/instruction \
sim:/test_bench_program_1/D1/read_reg1 \
sim:/test_bench_program_1/D1/read_reg2 \
sim:/test_bench_program_1/D1/write_reg \
sim:/test_bench_program_1/D1/read_data1 \
sim:/test_bench_program_1/D1/read_data2 \
sim:/test_bench_program_1/D1/read_data3 \
sim:/test_bench_program_1/D1/write_en1 \
sim:/test_bench_program_1/D1/write_en2 \
sim:/test_bench_program_1/D1/alu_src \
sim:/test_bench_program_1/D1/alu_bypass \
sim:/test_bench_program_1/D1/branch \
sim:/test_bench_program_1/D1/overflow_flag \
sim:/test_bench_program_1/D1/memory_data \
sim:/test_bench_program_1/D1/immediate_data \
sim:/test_bench_program_1/D1/alu_input_b \
sim:/test_bench_program_1/D1/alu_input_a \
sim:/test_bench_program_1/D1/alu_op \
sim:/test_bench_program_1/D1/mem_read \
sim:/test_bench_program_1/D1/mem_write \
sim:/test_bench_program_1/D1/c \
sim:/test_bench_program_1/D1/data_mem_out \
sim:/test_bench_program_1/D1/jump_amount \
sim:/test_bench_program_1/D1/write_data \
sim:/test_bench_program_1/D1/alu_result \
sim:/test_bench_program_1/D1/write_en \
sim:/test_bench_program_1/D1/overflow
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/rf/read_reg1 \
sim:/test_bench_program_1/D1/rf/read_reg2 \
sim:/test_bench_program_1/D1/rf/write_reg \
sim:/test_bench_program_1/D1/rf/write_data \
sim:/test_bench_program_1/D1/rf/write_en \
sim:/test_bench_program_1/D1/rf/read_data1 \
sim:/test_bench_program_1/D1/rf/read_data2 \
sim:/test_bench_program_1/D1/rf/read_data3 \
sim:/test_bench_program_1/D1/rf/reg_array
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/instrMem1/pc \
sim:/test_bench_program_1/D1/instrMem1/data \
sim:/test_bench_program_1/D1/instrMem1/Core
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/alu1/DatA \
sim:/test_bench_program_1/D1/alu1/DatB \
sim:/test_bench_program_1/D1/alu1/Alu_op \
sim:/test_bench_program_1/D1/alu1/Rslt \
sim:/test_bench_program_1/D1/alu1/branch \
sim:/test_bench_program_1/D1/alu1/less_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/equal_flag_reg \
sim:/test_bench_program_1/D1/alu1/greater_than_flag_reg \
sim:/test_bench_program_1/D1/alu1/overflow_flag_reg
add wave -position insertpoint  \
sim:/test_bench_program_1/D1/dataMemory/addr \
sim:/test_bench_program_1/D1/dataMemory/write_data \
sim:/test_bench_program_1/D1/dataMemory/mem_write \
sim:/test_bench_program_1/D1/dataMemory/mem_read \
sim:/test_bench_program_1/D1/dataMemory/data_out \
sim:/test_bench_program_1/D1/dataMemory/Core \
sim:/test_bench_program_1/D1/dataMemory/read_data
run -all
#           0:  0011010100100100
#           1:  0101111010000001
#           2:  1101011000001001
#           3:  0101011001100011
#           4:  0111101100001101
#           5:  1001100110001101
#           6:  1000010001100101
#           7:  0101001000010010
#           8:  1110001100000001
#           9:  1100110100001101
#          10:  1111000101110110
#          11:  1100110100111101
#          12:  0101011111101101
#          13:  1111011110001100
#          14:  1110100111111001
#          15:  0010010011000110
#          16:  1000010011000101
#          17:  1101001010101010
#          18:  1111011111100101
#          19:  0111001001110111
#          20:  1101011000010010
#          21:  1101101110001111
#          22:  0110100111110010
#          23:  1001011011001110
#          24:  0111101011101000
#          25:  0100111011000101
#          26:  0100100101011100
#          27:  0010100010111101
#          28:  0101100000101101
#          29:  0010011001100101
#          30:  0110001001100011
#          31:  1000011100001010
# good Min =  2
# fail Min =  2
# Min addr = 16,  6
# Min valu = 1000010011000101, 1000010001100101
# good Max = 14
# MAD  Max = 14
# Max pair = 22,  2
# Max valu = 0110100111110010, 1101011000001001
# ** Note: $stop    : C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv(75)
#    Time: 4190350 ns  Iteration: 0  Instance: /test_bench_program_1
# Break in Module test_bench_program_1 at C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/modelSimFolder/topLevel/test_bench_program_1.sv line 75
