--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Entity_TrafficLight.twx Entity_TrafficLight.ncd -o
Entity_TrafficLight.twr Entity_TrafficLight.pcf

Design file:              Entity_TrafficLight.ncd
Physical constraint file: Entity_TrafficLight.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    1.666(R)|      SLOW  |   -0.465(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
light<0>    |         9.559(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
light<1>    |         8.951(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
light<2>    |        10.111(R)|      SLOW  |         4.034(R)|      FAST  |clk_BUFGP         |   0.000|
light<3>    |         8.817(R)|      SLOW  |         3.623(R)|      FAST  |clk_BUFGP         |   0.000|
light<4>    |         8.920(R)|      SLOW  |         3.640(R)|      FAST  |clk_BUFGP         |   0.000|
light<5>    |        10.333(R)|      SLOW  |         4.168(R)|      FAST  |clk_BUFGP         |   0.000|
light<6>    |         9.099(R)|      SLOW  |         3.772(R)|      FAST  |clk_BUFGP         |   0.000|
light<7>    |         9.113(R)|      SLOW  |         3.752(R)|      FAST  |clk_BUFGP         |   0.000|
light<8>    |        10.330(R)|      SLOW  |         4.155(R)|      FAST  |clk_BUFGP         |   0.000|
light<9>    |         9.186(R)|      SLOW  |         3.767(R)|      FAST  |clk_BUFGP         |   0.000|
light<10>   |         9.317(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.667|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 19 18:27:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



