{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559369405762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559369405763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 16:10:05 2019 " "Processing started: Sat Jun  1 16:10:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559369405763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369405763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_init -c hdmi_init " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_init -c hdmi_init" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369405764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559369406130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559369406130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/sr_latch_n/sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/sr_latch_n/sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "../sr_latch_n/sr_latch.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/sr_latch_n/sr_latch.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559369417960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369417960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559369417962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369417962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "../i2c_master/i2c_controller.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559369417962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369417962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_clk_divider " "Found entity 1: i2c_clk_divider" {  } { { "../i2c_master/i2c_clk_divider.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559369417963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369417963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hdmi_init.v(164) " "Verilog HDL information at hdmi_init.v(164): always construct contains both blocking and non-blocking assignments" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1559369417964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_init.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_init " "Found entity 1: hdmi_init" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559369417964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369417964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_init " "Elaborating entity \"hdmi_init\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559369418037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 hdmi_init.v(182) " "Verilog HDL assignment warning at hdmi_init.v(182): truncated value with size 32 to match size of target (3)" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418039 "|hdmi_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 hdmi_init.v(229) " "Verilog HDL assignment warning at hdmi_init.v(229): truncated value with size 32 to match size of target (6)" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418039 "|hdmi_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_clk_divider i2c_clk_divider:clk_divider " "Elaborating entity \"i2c_clk_divider\" for hierarchy \"i2c_clk_divider:clk_divider\"" {  } { { "hdmi_init.v" "clk_divider" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559369418042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 i2c_clk_divider.v(23) " "Verilog HDL assignment warning at i2c_clk_divider.v(23): truncated value with size 32 to match size of target (13)" {  } { { "../i2c_master/i2c_clk_divider.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_clk_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418043 "|hdmi_init|i2c_clk_divider:clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_controller:i2c " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_controller:i2c\"" {  } { { "hdmi_init.v" "i2c" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559369418044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_controller:i2c\|i2c_master:master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_controller:i2c\|i2c_master:master\"" {  } { { "../i2c_master/i2c_controller.v" "master" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_controller.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559369418045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(38) " "Verilog HDL assignment warning at i2c_master.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(52) " "Verilog HDL assignment warning at i2c_master.v(52): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(58) " "Verilog HDL assignment warning at i2c_master.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(65) " "Verilog HDL assignment warning at i2c_master.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(71) " "Verilog HDL assignment warning at i2c_master.v(71): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(76) " "Verilog HDL assignment warning at i2c_master.v(76): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(87) " "Verilog HDL assignment warning at i2c_master.v(87): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(109) " "Verilog HDL assignment warning at i2c_master.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(115) " "Verilog HDL assignment warning at i2c_master.v(115): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(120) " "Verilog HDL assignment warning at i2c_master.v(120): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(125) " "Verilog HDL assignment warning at i2c_master.v(125): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(130) " "Verilog HDL assignment warning at i2c_master.v(130): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.v(141) " "Verilog HDL assignment warning at i2c_master.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../i2c_master/i2c_master.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/i2c_master/i2c_master.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559369418047 "|hdmi_init|i2c_controller:i2c|i2c_master:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch sr_latch:sr_latch_n " "Elaborating entity \"sr_latch\" for hierarchy \"sr_latch:sr_latch_n\"" {  } { { "hdmi_init.v" "sr_latch_n" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559369418048 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_Q sr_latch.v(28) " "Verilog HDL Always Construct warning at sr_latch.v(28): inferring latch(es) for variable \"output_Q\", which holds its previous value in one or more paths through the always construct" {  } { { "../sr_latch_n/sr_latch.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/sr_latch_n/sr_latch.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559369418048 "|hdmi_init|sr_latch:sr_latch_n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_Q sr_latch.v(33) " "Inferred latch for \"output_Q\" at sr_latch.v(33)" {  } { { "../sr_latch_n/sr_latch.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/sr_latch_n/sr_latch.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369418048 "|hdmi_init|sr_latch:sr_latch_n"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1559369418832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_states\[4\] GND " "Pin \"i2c_states\[4\]\" is stuck at GND" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559369418954 "|hdmi_init|i2c_states[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_states\[5\] GND " "Pin \"i2c_states\[5\]\" is stuck at GND" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559369418954 "|hdmi_init|i2c_states[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_states\[6\] GND " "Pin \"i2c_states\[6\]\" is stuck at GND" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559369418954 "|hdmi_init|i2c_states[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_states\[7\] GND " "Pin \"i2c_states\[7\]\" is stuck at GND" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559369418954 "|hdmi_init|i2c_states[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559369418954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559369419068 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "i2c_sda_test i2c_sda " "Output pin \"i2c_sda_test\" driven by bidirectional pin \"i2c_sda\" cannot be tri-stated" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 19 -1 0 } } { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 17 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1559369419272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559369419390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/output_files/hdmi_init.map.smsg " "Generated suppressed messages file /home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/output_files/hdmi_init.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369419412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559369419509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559369419509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hdmi_tx_int " "No output dependent on input pin \"hdmi_tx_int\"" {  } { { "hdmi_init.v" "" { Text "/home/peter/Documents/RMIT/2019.1/Advanced Digital Design/Final_Project/add_final_project/project_files/hdmi_init/hdmi_init.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559369419569 "|hdmi_init|hdmi_tx_int"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559369419569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559369419570 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559369419570 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559369419570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559369419570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559369419570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559369419580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 16:10:19 2019 " "Processing ended: Sat Jun  1 16:10:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559369419580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559369419580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559369419580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559369419580 ""}
