{"vcs1":{"timestamp_begin":1678602384.581687656, "rt":0.31, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1678602384.924460711, "rt":0.34, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1678602385.281644047, "rt":0.20, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678602384.325253522}
{"VCS_COMP_START_TIME": 1678602384.325253522}
{"VCS_COMP_END_TIME": 1678602385.516664549}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222600}}
