Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/IO_strobe_logic.vhd" in Library work.
Architecture low_level_definition of Entity io_strobe_logic is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/arithmatic.vhd" in Library work.
Architecture low_level_definition of Entity arithmetic_process is up to date.
Architecture low_level_definition of Entity addsub8 is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/shift_rotate.vhd" in Library work.
Architecture low_level_definition of Entity shift_rotate is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/logical_bus_processing.vhd" in Library work.
Architecture low_level_definition of Entity logical_bus_processing is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/T_state_and_Reset.vhd" in Library work.
Architecture low_level_definition of Entity t_state_and_reset is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/register_and_flag_enable.vhd" in Library work.
Architecture low_level_definition of Entity register_and_flag_enable is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/carry_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity carry_flag_logic is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/zero_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity zero_flag_logic is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/program_counter.vhd" in Library work.
Architecture low_level_definition of Entity program_counter is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/register_bank.vhd" in Library work.
Architecture behavioral of Entity register_bank is up to date.
Architecture behavioral of Entity ram_nx1 is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/stack_ram.vhd" in Library work.
Architecture low_level_definition of Entity stack_ram is up to date.
Architecture behavioral of Entity ram_x1s is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/stack_counter.vhd" in Library work.
Architecture low_level_definition of Entity stack_counter is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/interrupt_capture.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_capture is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/interrupt_logic.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_logic is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/picoblaze.vhd" in Library work.
Architecture behavioral of Entity picoblaze is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/programa_helloworld.vhd" in Library work.
Architecture v1 of Entity programa_helloworld is up to date.
Compiling vhdl file "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/toplevel.vhd" in Library work.
Architecture behavioral of Entity toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <picoblaze> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <programa_helloworld> in library <work> (architecture <v1>).

Analyzing hierarchy for entity <IO_strobe_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <arithmetic_process> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <shift_rotate> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <logical_bus_processing> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <T_state_and_Reset> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <register_and_flag_enable> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <carry_flag_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <zero_flag_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <program_counter> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <register_bank> in library <work> (architecture <behavioral>) with generics.
	M = 3

Analyzing hierarchy for entity <stack_ram> in library <work> (architecture <low_level_definition>) with generics.
	M = 2
	N = 8

Analyzing hierarchy for entity <stack_counter> in library <work> (architecture <low_level_definition>) with generics.
	N = 2

Analyzing hierarchy for entity <interrupt_capture> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <interrupt_logic> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <addsub8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <ram_Nx1> in library <work> (architecture <behavioral>) with generics.
	M = 3

Analyzing hierarchy for entity <ram_x1s> in library <work> (architecture <behavioral>) with generics.
	M = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <picoblaze> in library <work> (Architecture <behavioral>).
Entity <picoblaze> analyzed. Unit <picoblaze> generated.

Analyzing Entity <IO_strobe_logic> in library <work> (Architecture <low_level_definition>).
Entity <IO_strobe_logic> analyzed. Unit <IO_strobe_logic> generated.

Analyzing Entity <arithmetic_process> in library <work> (Architecture <low_level_definition>).
Entity <arithmetic_process> analyzed. Unit <arithmetic_process> generated.

Analyzing Entity <addsub8> in library <work> (Architecture <low_level_definition>).
Entity <addsub8> analyzed. Unit <addsub8> generated.

Analyzing Entity <shift_rotate> in library <work> (Architecture <low_level_definition>).
Entity <shift_rotate> analyzed. Unit <shift_rotate> generated.

Analyzing Entity <logical_bus_processing> in library <work> (Architecture <low_level_definition>).
Entity <logical_bus_processing> analyzed. Unit <logical_bus_processing> generated.

Analyzing Entity <T_state_and_Reset> in library <work> (Architecture <low_level_definition>).
Entity <T_state_and_Reset> analyzed. Unit <T_state_and_Reset> generated.

Analyzing Entity <register_and_flag_enable> in library <work> (Architecture <low_level_definition>).
Entity <register_and_flag_enable> analyzed. Unit <register_and_flag_enable> generated.

Analyzing Entity <carry_flag_logic> in library <work> (Architecture <low_level_definition>).
Entity <carry_flag_logic> analyzed. Unit <carry_flag_logic> generated.

Analyzing Entity <zero_flag_logic> in library <work> (Architecture <low_level_definition>).
Entity <zero_flag_logic> analyzed. Unit <zero_flag_logic> generated.

Analyzing Entity <program_counter> in library <work> (Architecture <low_level_definition>).
Entity <program_counter> analyzed. Unit <program_counter> generated.

Analyzing generic Entity <register_bank> in library <work> (Architecture <behavioral>).
	M = 3
Entity <register_bank> analyzed. Unit <register_bank> generated.

Analyzing generic Entity <ram_Nx1> in library <work> (Architecture <behavioral>).
	M = 3
Entity <ram_Nx1> analyzed. Unit <ram_Nx1> generated.

Analyzing generic Entity <stack_ram> in library <work> (Architecture <low_level_definition>).
	M = 2
	N = 8
Entity <stack_ram> analyzed. Unit <stack_ram> generated.

Analyzing generic Entity <ram_x1s> in library <work> (Architecture <behavioral>).
	M = 2
Entity <ram_x1s> analyzed. Unit <ram_x1s> generated.

Analyzing generic Entity <stack_counter> in library <work> (Architecture <low_level_definition>).
	N = 2
Entity <stack_counter> analyzed. Unit <stack_counter> generated.

Analyzing Entity <interrupt_capture> in library <work> (Architecture <low_level_definition>).
Entity <interrupt_capture> analyzed. Unit <interrupt_capture> generated.

Analyzing Entity <interrupt_logic> in library <work> (Architecture <low_level_definition>).
Entity <interrupt_logic> analyzed. Unit <interrupt_logic> generated.

Analyzing Entity <programa_helloworld> in library <work> (Architecture <v1>).
Entity <programa_helloworld> analyzed. Unit <programa_helloworld> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <programa_helloworld>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/programa_helloworld.vhd".
    Found 256x16-bit ROM for signal <dout$rom0000> created at line 282.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <programa_helloworld> synthesized.


Synthesizing Unit <IO_strobe_logic>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/IO_strobe_logic.vhd".
    Found 1-bit register for signal <read_strobe>.
    Found 1-bit register for signal <write_strobe>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <IO_strobe_logic> synthesized.


Synthesizing Unit <shift_rotate>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/shift_rotate.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 8-bit register for signal <Y>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <shift_rotate> synthesized.


Synthesizing Unit <logical_bus_processing>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/logical_bus_processing.vhd".
WARNING:Xst:646 - Signal <sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Y>.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_0$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_1$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_2$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_3$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_4$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_5$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_6$xor0000> created at line 44.
    Found 1-bit xor2 for signal <combinatorial_logical_processing_7$xor0000> created at line 44.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <logical_bus_processing> synthesized.


Synthesizing Unit <T_state_and_Reset>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/T_state_and_Reset.vhd".
    Found 1-bit register for signal <internal_T_state>.
    Found 1-bit register for signal <reset_delay1>.
    Found 1-bit register for signal <reset_delay2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <T_state_and_Reset> synthesized.


Synthesizing Unit <register_and_flag_enable>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/register_and_flag_enable.vhd".
    Found 1-bit register for signal <arith_or_logical_valid>.
    Found 1-bit register for signal <register_write_valid>.
    Found 1-bit register for signal <returni_or_shift_valid>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <register_and_flag_enable> synthesized.


Synthesizing Unit <carry_flag_logic>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/carry_flag_logic.vhd".
    Found 1-bit register for signal <carry_flag>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <carry_flag_logic> synthesized.


Synthesizing Unit <zero_flag_logic>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/zero_flag_logic.vhd".
    Found 1-bit register for signal <zero_flag>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <zero_flag_logic> synthesized.


Synthesizing Unit <program_counter>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/program_counter.vhd".
    Found 8-bit register for signal <count_value>.
    Found 8-bit adder for signal <count_value$share0000> created at line 57.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <program_counter> synthesized.


Synthesizing Unit <stack_counter>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/stack_counter.vhd".
    Found 2-bit register for signal <count_value>.
    Found 1-bit xor2 for signal <next_count<1>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <stack_counter> synthesized.


Synthesizing Unit <interrupt_capture>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/interrupt_capture.vhd".
    Found 1-bit register for signal <active_interrupt_pulse>.
    Found 1-bit register for signal <clean_interrupt>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <interrupt_capture> synthesized.


Synthesizing Unit <interrupt_logic>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/interrupt_logic.vhd".
    Found 1-bit register for signal <shaddow_carry>.
    Found 1-bit register for signal <shaddow_zero>.
    Found 1-bit register for signal <interrupt_enable>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <interrupt_logic> synthesized.


Synthesizing Unit <addsub8>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/arithmatic.vhd".
    Found 8-bit register for signal <Y>.
    Found 8-bit xor2 for signal <full_addsub>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <addsub8> synthesized.


Synthesizing Unit <ram_Nx1>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/register_bank.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <spo>.
    Found 1-bit 8-to-1 multiplexer for signal <dpo>.
    Found 8-bit register for signal <rambit>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ram_Nx1> synthesized.


Synthesizing Unit <ram_x1s>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/stack_ram.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <o>.
    Found 4-bit register for signal <rambit>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ram_x1s> synthesized.


Synthesizing Unit <arithmetic_process>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/arithmatic.vhd".
    Found 1-bit register for signal <carry_out>.
    Found 1-bit xor2 for signal <modified_carry_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <arithmetic_process> synthesized.


Synthesizing Unit <register_bank>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/register_bank.vhd".
Unit <register_bank> synthesized.


Synthesizing Unit <stack_ram>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/stack_ram.vhd".
    Found 8-bit register for signal <Dout>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <stack_ram> synthesized.


Synthesizing Unit <picoblaze>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/picoblaze.vhd".
WARNING:Xst:1780 - Signal <flip_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <picoblaze> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "D:/GIT/Universidad/Pracs_Hardware/Practica2_Picoblaze/P2A_HelloWorld/Project2A_HelloWorld/toplevel.vhd".
    Found 1-bit register for signal <tx>.
    Found 8-bit register for signal <inport>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <toplevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 151
 1-bit register                                        : 148
 16-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 24
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <programa_helloworld>.
INFO:Xst:3044 - The ROM <Mrom_dout_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <dout>.
INFO:Xst:3225 - The RAM <Mrom_dout_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <programa_helloworld> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 164
 Flip-Flops                                            : 164
# Multiplexers                                         : 24
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
# Xors                                                 : 18
 1-bit xor2                                            : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <inport_0> in Unit <toplevel> is equivalent to the following 6 FFs/Latches, which will be removed : <inport_1> <inport_2> <inport_3> <inport_4> <inport_5> <inport_6> 

Optimizing unit <toplevel> ...

Optimizing unit <shift_rotate> ...

Optimizing unit <logical_bus_processing> ...

Optimizing unit <register_and_flag_enable> ...

Optimizing unit <program_counter> ...

Optimizing unit <stack_counter> ...

Optimizing unit <addsub8> ...

Optimizing unit <ram_x1s> ...

Optimizing unit <register_bank> ...

Optimizing unit <stack_ram> ...

Optimizing unit <picoblaze> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 158
 Flip-Flops                                            : 158

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 329
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 7
#      LUT2_L                      : 4
#      LUT3                        : 118
#      LUT3_D                      : 5
#      LUT3_L                      : 4
#      LUT4                        : 92
#      LUT4_D                      : 15
#      LUT4_L                      : 17
#      MUXF5                       : 48
#      MUXF6                       : 15
#      VCC                         : 1
# FlipFlops/Latches                : 158
#      FD                          : 35
#      FDCE                        : 2
#      FDE                         : 98
#      FDPE                        : 3
#      FDR                         : 6
#      FDRE                        : 3
#      FDS                         : 3
#      FDSE                        : 8
# RAMS                             : 1
#      RAMB16_S18                  : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 3
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      176  out of   4656     3%  
 Number of Slice Flip Flops:            158  out of   9312     1%  
 Number of 4 input LUTs:                264  out of   9312     2%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 159   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                                              | Buffer(FF name)                            | Load  |
----------------------------------------------------------------------------+--------------------------------------------+-------+
reset                                                                       | IBUF                                       | 3     |
processor/basic_control/reset_delay2(processor/basic_control/reset_delay2:Q)| NONE(processor/stack_control/count_value_0)| 2     |
----------------------------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.667ns (Maximum Frequency: 78.946MHz)
   Minimum input arrival time before clock: 2.195ns
   Maximum output required time after clock: 10.832ns
   Maximum combinational path delay: 5.159ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.667ns (frequency: 78.946MHz)
  Total number of paths / destination ports: 8145 / 295
-------------------------------------------------------------------------
Delay:               12.667ns (Levels of Logic = 9)
  Source:            program/Mrom_dout_rom0000 (RAM)
  Destination:       processor/arithmetic_group/carry_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: program/Mrom_dout_rom0000 to processor/arithmetic_group/carry_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18:CLK->DO5   34   2.800   1.298  program/Mrom_dout_rom0000 (instruction<5>)
     LUT3:I2->O            1   0.704   0.000  processor/data_registers/bus_width_loop[2].data_register_bit/Mmux_dpo_6 (processor/data_registers/bus_width_loop[2].data_register_bit/Mmux_dpo_6)
     MUXF5:I0->O           1   0.321   0.000  processor/data_registers/bus_width_loop[2].data_register_bit/Mmux_dpo_4_f5 (processor/data_registers/bus_width_loop[2].data_register_bit/Mmux_dpo_4_f5)
     MUXF6:I0->O           1   0.521   0.455  processor/data_registers/bus_width_loop[2].data_register_bit/Mmux_dpo_2_f6 (processor/sY_register<2>)
     LUT3:I2->O            8   0.704   0.761  processor/second_operand<2>1 (port_id_2_OBUF)
     LUT4:I3->O            1   0.704   0.000  processor/arithmetic_group/add_sub_module/carry_chain_1_mux00001_SW0_F (N117)
     MUXF5:I0->O           1   0.321   0.499  processor/arithmetic_group/add_sub_module/carry_chain_1_mux00001_SW0 (N48)
     LUT3:I1->O            6   0.704   0.704  processor/arithmetic_group/add_sub_module/carry_chain_2_mux00001 (processor/arithmetic_group/add_sub_module/carry_chain<2>)
     LUT3:I2->O            1   0.704   0.455  processor/arithmetic_group/add_sub_module/carry_chain_4_mux00001 (processor/arithmetic_group/add_sub_module/carry_chain<4>)
     LUT3:I2->O            1   0.704   0.000  processor/arithmetic_group/Mxor_modified_carry_out_Result1 (processor/arithmetic_group/modified_carry_out)
     FD:D                      0.308          processor/arithmetic_group/carry_out
    ----------------------------------------
    Total                     12.667ns (8.495ns logic, 4.172ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.195ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       processor/basic_control/reset_delay1 (FF)
  Destination Clock: clk rising

  Data Path: reset to processor/basic_control/reset_delay1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.669  reset_IBUF (LED_OBUF)
     FD:D                      0.308          processor/basic_control/reset_delay1
    ----------------------------------------
    Total                      2.195ns (1.526ns logic, 0.669ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 266 / 27
-------------------------------------------------------------------------
Offset:              10.832ns (Levels of Logic = 5)
  Source:            program/Mrom_dout_rom0000 (RAM)
  Destination:       port_id<6> (PAD)
  Source Clock:      clk rising

  Data Path: program/Mrom_dout_rom0000 to port_id<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18:CLK->DO5   34   2.800   1.298  program/Mrom_dout_rom0000 (instruction<5>)
     LUT3:I2->O            1   0.704   0.000  processor/data_registers/bus_width_loop[6].data_register_bit/Mmux_dpo_6 (processor/data_registers/bus_width_loop[6].data_register_bit/Mmux_dpo_6)
     MUXF5:I0->O           1   0.321   0.000  processor/data_registers/bus_width_loop[6].data_register_bit/Mmux_dpo_4_f5 (processor/data_registers/bus_width_loop[6].data_register_bit/Mmux_dpo_4_f5)
     MUXF6:I0->O           1   0.521   0.455  processor/data_registers/bus_width_loop[6].data_register_bit/Mmux_dpo_2_f6 (processor/sY_register<6>)
     LUT3:I2->O            8   0.704   0.757  processor/second_operand<6>1 (port_id_6_OBUF)
     OBUF:I->O                 3.272          port_id_6_OBUF (port_id<6>)
    ----------------------------------------
    Total                     10.832ns (8.322ns logic, 2.510ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.159ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       LED (PAD)

  Data Path: reset to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.669  reset_IBUF (LED_OBUF)
     OBUF:I->O                 3.272          LED_OBUF (LED)
    ----------------------------------------
    Total                      5.159ns (4.490ns logic, 0.669ns route)
                                       (87.0% logic, 13.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.01 secs
 
--> 

Total memory usage is 4531296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

