{
  "design": {
    "design_info": {
      "boundary_crc": "0x5C3A09FBE90988FD",
      "design_src": "SBD",
      "device": "xcvc1902-vsvd1760-2MP-e-S",
      "name": "bd_0ad1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "M02_INI_stub_nmu": "",
      "S00_AXI_nmu": "",
      "const_0": "",
      "S01_AXI_nmu": "",
      "stub_clock": ""
    },
    "interface_ports": {
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64",
            "value_src": "constant"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CATEGORY": {
            "value": "pl"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_kernel_00",
            "value_src": "default_prop"
          },
          "CONNECTIONS": {
            "value": "M00_INI {read_bw {819} write_bw {614} read_avg_burst {4} write_avg_burst {4}}"
          },
          "DATA_WIDTH": {
            "value": "128",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "299996999",
            "value_src": "default_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "constant"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "MY_CATEGORY": {
            "value": "noc",
            "value_src": "constant"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "constant"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "constant"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "R_LATENCY": {
            "value": "300",
            "value_src": "default"
          },
          "R_MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "R_RATE_LIMITER": {
            "value": "10",
            "value_src": "default"
          },
          "R_TRAFFIC_CLASS": {
            "value": "BEST_EFFORT",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WRITE_BUFFER_SIZE": {
            "value": "80",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "W_MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "W_RATE_LIMITER": {
            "value": "10",
            "value_src": "default"
          },
          "W_TRAFFIC_CLASS": {
            "value": "BEST_EFFORT",
            "value_src": "default"
          }
        },
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "S01_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64",
            "value_src": "constant"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "CATEGORY": {
            "value": "pl"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_kernel_00",
            "value_src": "default_prop"
          },
          "CONNECTIONS": {
            "value": "M01_INI {read_bw {778} write_bw {389} read_avg_burst {8} write_avg_burst {8}}"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "299996999",
            "value_src": "default_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "constant"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "constant"
          },
          "ID_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "MY_CATEGORY": {
            "value": "noc",
            "value_src": "constant"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "constant"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "constant"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "R_LATENCY": {
            "value": "300",
            "value_src": "default"
          },
          "R_MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "R_RATE_LIMITER": {
            "value": "10",
            "value_src": "default"
          },
          "R_TRAFFIC_CLASS": {
            "value": "BEST_EFFORT",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WRITE_BUFFER_SIZE": {
            "value": "80",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "W_MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "W_RATE_LIMITER": {
            "value": "10",
            "value_src": "default"
          },
          "W_TRAFFIC_CLASS": {
            "value": "BEST_EFFORT",
            "value_src": "default"
          }
        },
        "address_space_ref": "S01_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "M00_INI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
        "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "COMPUTED_STRATEGY": {
            "value": "load",
            "value_src": "default_prop"
          },
          "INI_STRATEGY": {
            "value": "load"
          },
          "MY_CATEGORY": {
            "value": "pl",
            "value_src": "default"
          },
          "NOC_ID": {
            "value": "-1",
            "value_src": "default"
          },
          "WRITE_BUFFER_SIZE": {
            "value": "80",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M00_INI"
      },
      "M01_INI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
        "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "COMPUTED_STRATEGY": {
            "value": "load",
            "value_src": "default_prop"
          },
          "INI_STRATEGY": {
            "value": "load"
          },
          "MY_CATEGORY": {
            "value": "pl",
            "value_src": "default"
          },
          "NOC_ID": {
            "value": "-1",
            "value_src": "default"
          },
          "WRITE_BUFFER_SIZE": {
            "value": "80",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M01_INI"
      },
      "M02_INI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
        "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "COMPUTED_STRATEGY": {
            "value": "load",
            "value_src": "default_prop"
          },
          "INI_STRATEGY": {
            "value": "load"
          },
          "MY_CATEGORY": {
            "value": "pl",
            "value_src": "default"
          },
          "NOC_ID": {
            "value": "-1",
            "value_src": "default"
          },
          "WRITE_BUFFER_SIZE": {
            "value": "80",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M02_INI"
      }
    },
    "ports": {
      "aclk0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI:S01_AXI"
          },
          "CLK_DOMAIN": {
            "value": "cd_aclk_kernel_00",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "299996999",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      }
    },
    "components": {
      "M02_INI_stub_nmu": {
        "vlnv": "xilinx.com:ip:noc_nmu:1.0",
        "xci_name": "bd_0ad1_M02_INI_stub_nmu_0",
        "xci_path": "ip/ip_0/bd_0ad1_M02_INI_stub_nmu_0.xci",
        "inst_hier_path": "M02_INI_stub_nmu",
        "parameters": {
          "ATTR_FILE": {
            "value": "nocattrs.dat"
          }
        },
        "hdl_attributes": {
          "DONT_TOUCH": {
            "value": "true"
          }
        }
      },
      "S00_AXI_nmu": {
        "vlnv": "xilinx.com:ip:noc_nmu:1.0",
        "xci_name": "bd_0ad1_S00_AXI_nmu_0",
        "xci_path": "ip/ip_1/bd_0ad1_S00_AXI_nmu_0.xci",
        "inst_hier_path": "S00_AXI_nmu",
        "parameters": {
          "ATTR_FILE": {
            "value": "nocattrs.dat"
          },
          "USER_NOC_CATEGORY": {
            "value": "PL"
          },
          "USER_NOC_DATA512_WIDTH": {
            "value": "128"
          },
          "USER_NOC_NMU_WIDTH": {
            "value": "512"
          }
        },
        "hdl_attributes": {
          "DONT_TOUCH": {
            "value": "true"
          }
        }
      },
      "const_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_0ad1_const_0_0",
        "xci_path": "ip/ip_2/bd_0ad1_const_0_0.xci",
        "inst_hier_path": "const_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "DONT_TOUCH": {
            "value": "true"
          }
        }
      },
      "S01_AXI_nmu": {
        "vlnv": "xilinx.com:ip:noc_nmu:1.0",
        "xci_name": "bd_0ad1_S01_AXI_nmu_0",
        "xci_path": "ip/ip_3/bd_0ad1_S01_AXI_nmu_0.xci",
        "inst_hier_path": "S01_AXI_nmu",
        "parameters": {
          "ATTR_FILE": {
            "value": "nocattrs.dat"
          },
          "USER_NOC_CATEGORY": {
            "value": "PL"
          },
          "USER_NOC_DATA512_WIDTH": {
            "value": "32"
          },
          "USER_NOC_NMU_WIDTH": {
            "value": "512"
          }
        },
        "hdl_attributes": {
          "DONT_TOUCH": {
            "value": "true"
          }
        }
      },
      "stub_clock": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "bd_0ad1_stub_clock_0",
        "xci_path": "ip/ip_4/bd_0ad1_stub_clock_0.xci",
        "inst_hier_path": "stub_clock",
        "hdl_attributes": {
          "DONT_TOUCH": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "S00_AXI_nmu/SAXI4"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "S01_AXI",
          "S01_AXI_nmu/SAXI4"
        ]
      }
    },
    "nets": {
      "aclk0_1": {
        "ports": [
          "aclk0",
          "S00_AXI_nmu/aclk",
          "S01_AXI_nmu/aclk"
        ]
      },
      "const_0_dout": {
        "ports": [
          "const_0/dout",
          "S00_AXI_nmu/NMU_RD_DEST_MODE",
          "S00_AXI_nmu/NMU_WR_DEST_MODE",
          "S01_AXI_nmu/NMU_RD_DEST_MODE",
          "S01_AXI_nmu/NMU_WR_DEST_MODE"
        ]
      },
      "m02_ini_stub_nmu_if_noc_axi_araddr": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARADDR"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arburst": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARBURST"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arcache": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARCACHE"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arlen": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARLEN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arlock": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARLOCK"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arprot": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARPROT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arqos": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARQOS"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arready": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARREADY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arregion": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARREGION"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arsize": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARSIZE"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_arvalid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_ARVALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awaddr": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWADDR"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awburst": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWBURST"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awcache": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWCACHE"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awlen": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWLEN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awlock": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWLOCK"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awprot": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWPROT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awqos": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWQOS"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awready": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWREADY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awregion": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWREGION"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awsize": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWSIZE"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_awvalid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_AWVALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_bready": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_BREADY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_bresp": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_BRESP"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_bvalid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_BVALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_rdata": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_RDATA"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_rlast": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_RLAST"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_rready": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_RREADY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_rresp": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_RRESP"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_rvalid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_RVALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_wdata": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_WDATA"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_wlast": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_WLAST"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_wready": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_WREADY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_wstrb": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_WSTRB"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_axi_wvalid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_AXI_WVALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_in_noc_credit_rdy": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_in_noc_credit_return": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_in_noc_flit": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_IN_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_in_noc_valid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_IN_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_out_noc_credit_rdy": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_out_noc_credit_return": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_out_noc_flit": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_OUT_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "m02_ini_stub_nmu_if_noc_npp_out_noc_valid": {
        "ports": [
          "M02_INI_stub_nmu/IF_NOC_NPP_OUT_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_in_noc_credit_rdy": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_in_noc_credit_return": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_in_noc_flit": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_IN_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_in_noc_valid": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_IN_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_out_noc_credit_rdy": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_out_noc_credit_return": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_out_noc_flit": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_OUT_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s00_axi_nmu_if_noc_npp_out_noc_valid": {
        "ports": [
          "S00_AXI_nmu/IF_NOC_NPP_OUT_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_in_noc_credit_rdy": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_in_noc_credit_return": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_IN_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_in_noc_flit": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_IN_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_in_noc_valid": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_IN_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_out_noc_credit_rdy": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RDY"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_out_noc_credit_return": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_OUT_NOC_CREDIT_RETURN"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_out_noc_flit": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_OUT_NOC_FLIT"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "s01_axi_nmu_if_noc_npp_out_noc_valid": {
        "ports": [
          "S01_AXI_nmu/IF_NOC_NPP_OUT_NOC_VALID"
        ],
        "hdl_attributes": {
          "EXT_CONN": {
            "value": "TRUE"
          },
          "HIDDEN": {
            "value": "TRUE"
          },
          "SIM_ONLY": {
            "value": "TRUE"
          }
        }
      },
      "stub_clock_dout": {
        "ports": [
          "stub_clock/dout",
          "M02_INI_stub_nmu/aclk"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "16E",
            "width": "64"
          },
          "S01_AXI": {
            "range": "16E",
            "width": "64"
          }
        },
        "memory_maps": {
          "M00_INI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M01_INI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M02_INI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}