# parametric-fifo-sv
Parameterized synchronous FIFO in SystemVerilog with self-checking testbench, assertions, and constrained verification scenarios.
