
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2819 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.902 ; gain = 153.715 ; free physical = 8969 ; free virtual = 27766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/top_level.v:3]
	Parameter NB_DATABIP bound to: 16 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
	Parameter NB_OPCODE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'bip_BIP' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_BIP.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter NB_OPCODE bound to: 5 - type: integer 
	Parameter NB_OPERAND bound to: 11 - type: integer 
	Parameter N_INSMEM_ADDR bound to: 2048 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
	Parameter N_DATA_ADDR bound to: 1024 - type: integer 
	Parameter LOG2_N_DATA_ADDR bound to: 10 - type: integer 
	Parameter NB_SEL_A bound to: 2 - type: integer 
	Parameter NB_DATA_S_EXT bound to: 10 - type: integer 
	Parameter NB_EXTENSION_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bip_cpu' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter NB_OPCODE bound to: 5 - type: integer 
	Parameter NB_OPERAND bound to: 11 - type: integer 
	Parameter N_INSMEM_ADDR bound to: 2048 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
	Parameter N_DATA_ADDR bound to: 1024 - type: integer 
	Parameter LOG2_N_DATA_ADDR bound to: 10 - type: integer 
	Parameter NB_SEL_A bound to: 2 - type: integer 
	Parameter NB_DATA_S_EXT bound to: 10 - type: integer 
	Parameter NB_EXTENSION_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bip_control' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_control.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter NB_OPCODE bound to: 5 - type: integer 
	Parameter NB_OPERAND bound to: 11 - type: integer 
	Parameter N_INSMEM_ADDR bound to: 2048 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
	Parameter N_DATA_ADDR bound to: 1024 - type: integer 
	Parameter LOG2_N_DATA_ADDR bound to: 10 - type: integer 
	Parameter NB_SEL_A bound to: 2 - type: integer 
	Parameter HALT bound to: 11'b00000000000 
	Parameter STORE_VARIABLE bound to: 11'b00000000001 
	Parameter LOAD_VARIABLE bound to: 11'b00000000010 
	Parameter LOAD_IMMEDIATE bound to: 11'b00000000011 
	Parameter ADD_VARIABLE bound to: 11'b00000000100 
	Parameter ADD_IMMEDIATE bound to: 11'b00000000101 
	Parameter SUBSTRACT_VARIABLE bound to: 11'b00000000110 
	Parameter SUBSTRACT_IMMEDIATE bound to: 11'b00000000111 
INFO: [Synth 8-6155] done synthesizing module 'bip_control' (2#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bip_datapath' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter NB_OPCODE bound to: 5 - type: integer 
	Parameter NB_OPERAND bound to: 11 - type: integer 
	Parameter N_INSMEM_ADDR bound to: 2048 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
	Parameter N_DATA_ADDR bound to: 1024 - type: integer 
	Parameter LOG2_N_DATA_ADDR bound to: 10 - type: integer 
	Parameter NB_SEL_A bound to: 2 - type: integer 
	Parameter NB_DATA_S_EXT bound to: 10 - type: integer 
	Parameter NB_EXTENSION_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bip_datapath' (3#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bip_cpu' (4#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'bip_program_memory' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter N_ADDR bound to: 2048 - type: integer 
	Parameter NB_INS bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bip_program_memory' (5#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'bip_data_memory' [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v:3]
	Parameter NB_DATA bound to: 16 - type: integer 
	Parameter N_ADDR bound to: 1024 - type: integer 
	Parameter LOG2_N_DATA_ADDR bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bip_data_memory' (6#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bip_BIP' (7#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_BIP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (8#1) [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/top_level.v:3]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[10]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[9]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[8]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[7]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[6]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[5]
WARNING: [Synth 8-3331] design bip_program_memory has unconnected port i_addr[4]
WARNING: [Synth 8-3331] design bip_control has unconnected port i_instruction[10]
WARNING: [Synth 8-3331] design bip_control has unconnected port i_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1854.652 ; gain = 208.465 ; free physical = 8995 ; free virtual = 27791
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.621 ; gain = 211.434 ; free physical = 8991 ; free virtual = 27788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1857.621 ; gain = 211.434 ; free physical = 8991 ; free virtual = 27788
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/constrs_1/imports/src/Basys3.xdc]
Finished Parsing XDC File [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/constrs_1/imports/src/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/constrs_1/imports/src/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.309 ; gain = 0.000 ; free physical = 8893 ; free virtual = 27690
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.309 ; gain = 0.000 ; free physical = 8893 ; free virtual = 27690
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8966 ; free virtual = 27763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8966 ; free virtual = 27763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8966 ; free virtual = 27763
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "o_sel_a" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8958 ; free virtual = 27755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bip_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 7     
Module bip_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module bip_program_memory 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	  11 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bip_data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module bip_BIP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[10]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[4]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[5]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[6]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[7]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_bip/u_bip_program_memory/data_reg[8]' (FDE) to 'u_bip/u_bip_program_memory/data_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_bip/u_bip_program_memory/data_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8946 ; free virtual = 27746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | u_bip/u_bip_data_memory/mem_bank_reg | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/u_bip/u_bip_data_memory/mem_bank_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8826 ; free virtual = 27626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "top_level/u_bip/u_bip_data_memory/mem_bank_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "top_level/u_bip/u_bip_data_memory/mem_bank_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8824 ; free virtual = 27624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8824 ; free virtual = 27623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     4|
|3     |LUT1      |     1|
|4     |LUT2      |     3|
|5     |LUT3      |     5|
|6     |LUT4      |     5|
|7     |LUT5      |    44|
|8     |LUT6      |    22|
|9     |RAM256X1S |    16|
|10    |FDRE      |    73|
|11    |IBUF      |     5|
|12    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   195|
|2     |  u_bip                  |bip_BIP            |   149|
|3     |    u_bip_cpu            |bip_cpu            |    60|
|4     |      u_bip_control      |bip_control        |    38|
|5     |      u_bip_datapath     |bip_datapath       |    22|
|6     |    u_bip_data_memory    |bip_data_memory    |    32|
|7     |    u_bip_program_memory |bip_program_memory |    57|
|8     |  u_counter              |counter            |     2|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8823 ; free virtual = 27623
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2028.309 ; gain = 211.434 ; free physical = 8874 ; free virtual = 27674
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2028.309 ; gain = 382.121 ; free physical = 8874 ; free virtual = 27674
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.309 ; gain = 0.000 ; free physical = 8824 ; free virtual = 27623
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2028.309 ; gain = 606.070 ; free physical = 8923 ; free virtual = 27722
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.309 ; gain = 0.000 ; free physical = 8923 ; free virtual = 27722
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 21:24:14 2019...
