HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||I2C_Core_Block_sd.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/50||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_block_sd.rtl.||I2C_Core_Block_sd.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/51||I2C_Core_Block_sd.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_Core_Block_sd\I2C_Core_Block_sd.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_apb3.architecture_i2c_core_apb3.||I2C_Core_Block_sd.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/52||I2C_Core_APB3.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal seq_toggle is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/53||I2C_Core_APB3.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal paddr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/54||I2C_Core_APB3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/55||I2C_Core_APB3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/56||I2C_Core_APB3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/114
Implementation;Synthesis||CD638||@W:Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/57||I2C_Core_APB3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal pwdata_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/58||I2C_Core_APB3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/59||I2C_Core_APB3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/117
Implementation;Synthesis||CD638||@W:Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/60||I2C_Core_APB3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_instruction_ram.architecture_i2c_instruction_ram.||I2C_Core_Block_sd.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/61||I2C_Instruction_RAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type seq_states.||I2C_Core_Block_sd.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/62||I2C_Instruction_RAM.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/110
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_Core_Block_sd.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/63||I2C_Instruction_RAM.vhd(445);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/445
Implementation;Synthesis||CD638||@W:Signal seq_instr_timeout is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/64||I2C_Instruction_RAM.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal usram_delay_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/65||I2C_Instruction_RAM.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/124
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core.architecture_i2c_core.||I2C_Core_Block_sd.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/66||I2C_Core.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/24
Implementation;Synthesis||CD231||@N: Using onehot encoding for type i2c_states. For example, enumeration idle is mapped to "100000000000000000000".||I2C_Core_Block_sd.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/67||I2C_Core.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal op_finished is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/68||I2C_Core.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal sdae_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/69||I2C_Core.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/91
Implementation;Synthesis||CD638||@W:Signal scle_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/70||I2C_Core.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal i2c_data is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/71||I2C_Core.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/111
Implementation;Synthesis||CL169||@W:Pruning unused register SDA_mismatch_2. Make sure that there are no unused intermediate registers.||I2C_Core_Block_sd.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/74||I2C_Core.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/211
Implementation;Synthesis||CL169||@W:Pruning unused register i2c_write_d_3. Make sure that there are no unused intermediate registers.||I2C_Core_Block_sd.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/78||I2C_Instruction_RAM.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=64, width=8||I2C_Core_Block_sd.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/79||I2C_Instruction_RAM.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=64, width=8||I2C_Core_Block_sd.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/80||I2C_Instruction_RAM.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of i2c_status_out_last_2(1 downto 0). Either assign all bits or reduce the width of the signal.||I2C_Core_Block_sd.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/84||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/86||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/87||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/88||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of i2c_reg_ctrl(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_Core_Block_sd.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/89||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status_sig.||I2C_Core_Block_sd.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/93||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register i2c_state_cur.||I2C_Core_Block_sd.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/100||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL247||@W:Input port bit 0 of clk_div_in(15 downto 0) is unused ||I2C_Core_Block_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/120||I2C_Core.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register seq_state_cur.||I2C_Core_Block_sd.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/122||I2C_Instruction_RAM.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 5 of adr_to_mem(5 downto 0) is unused ||I2C_Core_Block_sd.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/129||I2C_Instruction_RAM.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/35
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/215||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/233||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock I2C_Core_Block_sd|PCLK which controls 158 sequential elements including I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.i2c_clk_cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_Core_Block_sd.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/262||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||I2C_Core_Block_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/264||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/295||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/302||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/342||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/358||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnt[4:0] is being ignored due to limitations in architecture. ||I2C_Core_Block_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/367||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/377||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Instruction_RAM(architecture_i2c_instruction_ram) instance sequence_cnt[4:0] ||I2C_Core_Block_sd.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/378||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs_1[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_Core_Block_sd.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/379||i2c_instruction_ram.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_Core_Block_sd.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/380||i2c_instruction_ram.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/406||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Core(architecture_i2c_core) instance i2c_clk_cnt[15:0] ||I2C_Core_Block_sd.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/407||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un14_i2c_clk_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_Core_Block_sd.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/408||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un20_i2c_bus_ready_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_Core_Block_sd.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/409||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PCLK_c on CLKINT  I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.p_i2c_clock_gen\.un20_i2c_bus_ready_cnt_0_I_1_107 ||I2C_Core_Block_sd.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/450||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RSTn_c on CLKINT  I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.p_i2c_clock_gen\.un20_i2c_bus_ready_cnt_0_I_1_108 ||I2C_Core_Block_sd.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/451||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock I2C_Core_Block_sd|PCLK with period 5.00ns. Please declare a user-defined clock on port PCLK.||I2C_Core_Block_sd.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/500||null;null
Implementation;Synthesis;RootName:I2C_Core_Block_sd
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||I2C_Core_Block_sd.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/50||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_block_sd.rtl.||I2C_Core_Block_sd.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/51||I2C_Core_Block_sd.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\I2C_Core_Block_sd\I2C_Core_Block_sd.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core_apb3.architecture_i2c_core_apb3.||I2C_Core_Block_sd.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/52||I2C_Core_APB3.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/24
Implementation;Synthesis||CD638||@W:Signal seq_toggle is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/53||I2C_Core_APB3.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/82
Implementation;Synthesis||CD638||@W:Signal paddr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/54||I2C_Core_APB3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal psel_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/55||I2C_Core_APB3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/113
Implementation;Synthesis||CD638||@W:Signal penable_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/56||I2C_Core_APB3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/114
Implementation;Synthesis||CD638||@W:Signal pwrite_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/57||I2C_Core_APB3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal pwdata_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/58||I2C_Core_APB3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/59||I2C_Core_APB3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/117
Implementation;Synthesis||CD638||@W:Signal pslverr_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/60||I2C_Core_APB3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_instruction_ram.architecture_i2c_instruction_ram.||I2C_Core_Block_sd.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/61||I2C_Instruction_RAM.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type seq_states.||I2C_Core_Block_sd.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/62||I2C_Instruction_RAM.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/110
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||I2C_Core_Block_sd.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/63||I2C_Instruction_RAM.vhd(445);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/445
Implementation;Synthesis||CD638||@W:Signal seq_instr_timeout is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/64||I2C_Instruction_RAM.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/112
Implementation;Synthesis||CD638||@W:Signal usram_delay_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/65||I2C_Instruction_RAM.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/124
Implementation;Synthesis||CD630||@N: Synthesizing work.i2c_core.architecture_i2c_core.||I2C_Core_Block_sd.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/66||I2C_Core.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/24
Implementation;Synthesis||CD231||@N: Using onehot encoding for type i2c_states. For example, enumeration idle is mapped to "100000000000000000000".||I2C_Core_Block_sd.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/67||I2C_Core.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal op_finished is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/68||I2C_Core.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/84
Implementation;Synthesis||CD638||@W:Signal sdae_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/69||I2C_Core.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/91
Implementation;Synthesis||CD638||@W:Signal scle_sig is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/70||I2C_Core.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal i2c_data is undriven. Either assign the signal a value or remove the signal declaration.||I2C_Core_Block_sd.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/71||I2C_Core.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/111
Implementation;Synthesis||CL169||@W:Pruning unused register SDA_mismatch_2. Make sure that there are no unused intermediate registers.||I2C_Core_Block_sd.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/74||I2C_Core.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/211
Implementation;Synthesis||CL169||@W:Pruning unused register i2c_write_d_3. Make sure that there are no unused intermediate registers.||I2C_Core_Block_sd.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/78||I2C_Instruction_RAM.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=64, width=8||I2C_Core_Block_sd.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/79||I2C_Instruction_RAM.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||CL134||@N: Found RAM i2c_seq_regs, depth=64, width=8||I2C_Core_Block_sd.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/80||I2C_Instruction_RAM.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of i2c_status_out_last_2(1 downto 0). Either assign all bits or reduce the width of the signal.||I2C_Core_Block_sd.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/84||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/86||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/87||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL190||@W:Optimizing register bit i2c_reg_ctrl(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||I2C_Core_Block_sd.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/88||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 5 of i2c_reg_ctrl(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||I2C_Core_Block_sd.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/89||I2C_Core_APB3.vhd(280);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core_APB3.vhd'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status_sig.||I2C_Core_Block_sd.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/93||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register i2c_state_cur.||I2C_Core_Block_sd.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/100||I2C_Core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||CL247||@W:Input port bit 0 of clk_div_in(15 downto 0) is unused ||I2C_Core_Block_sd.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/120||I2C_Core.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register seq_state_cur.||I2C_Core_Block_sd.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/122||I2C_Instruction_RAM.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 5 of adr_to_mem(5 downto 0) is unused ||I2C_Core_Block_sd.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/129||I2C_Instruction_RAM.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/35
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/215||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/233||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock I2C_Core_Block_sd|PCLK which controls 158 sequential elements including I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.i2c_clk_cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||I2C_Core_Block_sd.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/262||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||I2C_Core_Block_sd.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/264||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/295||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/302||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/342||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||I2C_Core_Block_sd.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/358||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnt[4:0] is being ignored due to limitations in architecture. ||I2C_Core_Block_sd.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/367||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine seq_state_cur[0:3] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/377||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Instruction_RAM(architecture_i2c_instruction_ram) instance sequence_cnt[4:0] ||I2C_Core_Block_sd.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/378||i2c_instruction_ram.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/340
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs_1[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_Core_Block_sd.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/379||i2c_instruction_ram.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||FX107||@W:RAM i2c_seq_regs[7:0] (in view: work.I2C_Instruction_RAM(architecture_i2c_instruction_ram)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||I2C_Core_Block_sd.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/380||i2c_instruction_ram.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Instruction_RAM.vhd'/linenumber/85
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine status_sig[0:3] (in view: work.I2C_Core(architecture_i2c_core)); safe FSM implementation is not required.||I2C_Core_Block_sd.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/406||i2c_core.vhd(287);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.I2C_Core(architecture_i2c_core) instance i2c_clk_cnt[15:0] ||I2C_Core_Block_sd.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/407||i2c_core.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\I2C_Core.vhd'/linenumber/242
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un14_i2c_clk_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_Core_Block_sd.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/408||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') p_i2c_clock_gen\.un20_i2c_bus_ready_cnt (in view: work.I2C_Core(architecture_i2c_core))||I2C_Core_Block_sd.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/409||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PCLK_c on CLKINT  I_107 ||I2C_Core_Block_sd.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/444||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RSTn_c on CLKINT  I_108 ||I2C_Core_Block_sd.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/445||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock I2C_Core_Block_sd|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.||I2C_Core_Block_sd.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\I2C_Core_Block_sd.srr'/linenumber/494||null;null
Implementation;Compile;RootName:I2C_Core_Block_sd
