

================================================================
== Vivado HLS Report for 'krnl_vadd'
================================================================
* Date:           Tue Apr 19 22:13:57 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab5_vadd_dma_azaz
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4112|     4112| 41.120 us | 41.120 us |  4109|  4109| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                    |                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |              Instance              |       Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_add_fu_266              |compute_add        |     4108|     4108| 41.080 us | 41.080 us |  4108|  4108|   none  |
        |grp_store_result_fu_279             |store_result       |     4099|     4099| 40.990 us | 40.990 us |  4099|  4099|   none  |
        |grp_load_input20_fu_300             |load_input20       |     4098|     4098| 40.980 us | 40.980 us |  4098|  4098|   none  |
        |grp_load_input_fu_322               |load_input         |     4098|     4098| 40.980 us | 40.980 us |  4098|  4098|   none  |
        |call_ln75_krnl_vadd_entry42_fu_343  |krnl_vadd_entry42  |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +------------------------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%a_read = call float @_ssdm_op_Read.s_axilite.float(float %a)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_c11 = alloca i32, align 4" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 11 'alloca' 'size_c11' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%size_c10 = alloca i32, align 4" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 12 'alloca' 'size_c10' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%size_c9 = alloca i32, align 4" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 13 'alloca' 'size_c9' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%size_c = alloca i32, align 4" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 14 'alloca' 'size_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_c = alloca float, align 4" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 15 'alloca' 'a_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "call fastcc void @krnl_vadd.entry42(float %a_read, i32 %size_read, float* %a_c, i32* %size_c, i32* %size_c9)" [lab5_vadd_dma_azaz/vadd_dma.cpp:75]   --->   Operation 16 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @load_input20(i32* %in1_data_V, i4* %in1_keep_V, i4* %in1_strb_V, i4* %in1_user_V, i1* %in1_last_V, i5* %in1_id_V, i5* %in1_dest_V, i32* nocapture %size_c, i32* %size_c10)" [lab5_vadd_dma_azaz/vadd_dma.cpp:77]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "call fastcc void @load_input(i32* %in2_data_V, i4* %in2_keep_V, i4* %in2_strb_V, i4* %in2_user_V, i1* %in2_last_V, i5* %in2_id_V, i5* %in2_dest_V, i32* nocapture %size_c9)" [lab5_vadd_dma_azaz/vadd_dma.cpp:78]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @load_input20(i32* %in1_data_V, i4* %in1_keep_V, i4* %in1_strb_V, i4* %in1_user_V, i1* %in1_last_V, i5* %in1_id_V, i5* %in1_dest_V, i32* nocapture %size_c, i32* %size_c10)" [lab5_vadd_dma_azaz/vadd_dma.cpp:77]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @load_input(i32* %in2_data_V, i4* %in2_keep_V, i4* %in2_strb_V, i4* %in2_user_V, i1* %in2_last_V, i5* %in2_id_V, i5* %in2_dest_V, i32* nocapture %size_c9)" [lab5_vadd_dma_azaz/vadd_dma.cpp:78]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @compute_add(float* nocapture %a_c, i32* nocapture %size_c10, i32* %size_c11) nounwind uwtable" [lab5_vadd_dma_azaz/vadd_dma.cpp:79]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @compute_add(float* nocapture %a_c, i32* nocapture %size_c10, i32* %size_c11) nounwind uwtable" [lab5_vadd_dma_azaz/vadd_dma.cpp:79]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @store_result(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, i32* nocapture %size_c11)" [lab5_vadd_dma_azaz/vadd_dma.cpp:80]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @store_result(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, i32* nocapture %size_c11)" [lab5_vadd_dma_azaz/vadd_dma.cpp:80]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:75]   --->   Operation 25 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @in1_stream_OC_V_str, i32 1, [1 x i8]* @p_str35, [1 x i8]* @p_str35, i32 2, i32 2, float* @in1_stream_V, float* @in1_stream_V)"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @in2_stream_OC_V_str, i32 1, [1 x i8]* @p_str28, [1 x i8]* @p_str28, i32 2, i32 2, float* @in2_stream_V, float* @in2_stream_V)"   --->   Operation 28 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @in2_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str31, [1 x i8]* @p_str32, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str33, [1 x i8]* @p_str34)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @out_stream_OC_V_str, i32 1, [1 x i8]* @p_str21, [1 x i8]* @p_str21, i32 2, i32 2, float* @out_stream_V, float* @out_stream_V)"   --->   Operation 30 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str23, [1 x i8]* @p_str24, [1 x i8]* @p_str25, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str26, [1 x i8]* @p_str27)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in1_data_V), !map !62"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in1_keep_V), !map !68"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in1_strb_V), !map !72"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in1_user_V), !map !76"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in1_last_V), !map !80"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in1_id_V), !map !84"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in1_dest_V), !map !88"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in2_data_V), !map !92"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in2_keep_V), !map !96"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in2_strb_V), !map !100"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in2_user_V), !map !104"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in2_last_V), !map !108"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in2_id_V), !map !112"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in2_dest_V), !map !116"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %a), !map !120"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_data_V), !map !126"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_keep_V), !map !130"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_strb_V), !map !134"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_user_V), !map !138"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !142"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_id_V), !map !146"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_dest_V), !map !150"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !154"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @krnl_vadd_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in1_data_V, i4* %in1_keep_V, i4* %in1_strb_V, i4* %in1_user_V, i1* %in1_last_V, i5* %in1_id_V, i5* %in1_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:61]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in2_data_V, i4* %in2_keep_V, i4* %in2_strb_V, i4* %in2_user_V, i1* %in2_last_V, i5* %in2_id_V, i5* %in2_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:62]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_data_V, i4* %out_keep_V, i4* %out_strb_V, i4* %out_user_V, i1* %out_last_V, i5* %out_id_V, i5* %out_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 10, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:63]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:64]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %a, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:65]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [lab5_vadd_dma_azaz/vadd_dma.cpp:66]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @a_c_str, i32 1, [1 x i8]* @p_str59, [1 x i8]* @p_str59, i32 3, i32 0, float* %a_c, float* %a_c)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 62 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %a_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str60, i32 0, i32 0, [1 x i8]* @p_str61, [1 x i8]* @p_str62, [1 x i8]* @p_str63, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str64, [1 x i8]* @p_str65)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @size_c_str, i32 1, [1 x i8]* @p_str66, [1 x i8]* @p_str66, i32 2, i32 0, i32* %size_c, i32* %size_c)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 64 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str67, i32 0, i32 0, [1 x i8]* @p_str68, [1 x i8]* @p_str69, [1 x i8]* @p_str70, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str71, [1 x i8]* @p_str72)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @size_c9_str, i32 1, [1 x i8]* @p_str73, [1 x i8]* @p_str73, i32 2, i32 0, i32* %size_c9, i32* %size_c9)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 66 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str74, i32 0, i32 0, [1 x i8]* @p_str75, [1 x i8]* @p_str76, [1 x i8]* @p_str77, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str78, [1 x i8]* @p_str79)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @size_c10_str, i32 1, [1 x i8]* @p_str91, [1 x i8]* @p_str91, i32 2, i32 0, i32* %size_c10, i32* %size_c10)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 68 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str92, i32 0, i32 0, [1 x i8]* @p_str93, [1 x i8]* @p_str94, [1 x i8]* @p_str95, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str96, [1 x i8]* @p_str97)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @size_c11_str, i32 1, [1 x i8]* @p_str120, [1 x i8]* @p_str120, i32 2, i32 0, i32* %size_c11, i32* %size_c11)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 70 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %size_c11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str121, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str125, [1 x i8]* @p_str126)" [lab5_vadd_dma_azaz/vadd_dma.cpp:60]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [lab5_vadd_dma_azaz/vadd_dma.cpp:81]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_stream_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2_stream_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out_stream_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read                 (read                ) [ 000000000]
a_read                    (read                ) [ 000000000]
size_c11                  (alloca              ) [ 001111111]
size_c10                  (alloca              ) [ 001111111]
size_c9                   (alloca              ) [ 011111111]
size_c                    (alloca              ) [ 011111111]
a_c                       (alloca              ) [ 011111111]
call_ln75                 (call                ) [ 000000000]
call_ln77                 (call                ) [ 000000000]
call_ln78                 (call                ) [ 000000000]
call_ln79                 (call                ) [ 000000000]
call_ln80                 (call                ) [ 000000000]
specdataflowpipeline_ln75 (specdataflowpipeline) [ 000000000]
empty                     (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_6                   (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_7                   (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
spectopmodule_ln0         (spectopmodule       ) [ 000000000]
specinterface_ln61        (specinterface       ) [ 000000000]
specinterface_ln62        (specinterface       ) [ 000000000]
specinterface_ln63        (specinterface       ) [ 000000000]
specinterface_ln64        (specinterface       ) [ 000000000]
specinterface_ln65        (specinterface       ) [ 000000000]
specinterface_ln66        (specinterface       ) [ 000000000]
empty_8                   (specchannel         ) [ 000000000]
specinterface_ln60        (specinterface       ) [ 000000000]
empty_9                   (specchannel         ) [ 000000000]
specinterface_ln60        (specinterface       ) [ 000000000]
empty_10                  (specchannel         ) [ 000000000]
specinterface_ln60        (specinterface       ) [ 000000000]
empty_11                  (specchannel         ) [ 000000000]
specinterface_ln60        (specinterface       ) [ 000000000]
empty_12                  (specchannel         ) [ 000000000]
specinterface_ln60        (specinterface       ) [ 000000000]
ret_ln81                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in1_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in1_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in1_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in1_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in2_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in2_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in2_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in2_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in2_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in2_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in2_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_data_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_keep_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_keep_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_strb_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_strb_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_user_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_user_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_id_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_id_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_dest_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dest_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="size">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in1_stream_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in2_stream_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_stream_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_vadd.entry42"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_add"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_result"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_stream_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_stream_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_vadd_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_c_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c9_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c10_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str93"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str94"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_c11_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="234" class="1004" name="size_c11_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c11/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="size_c10_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c10/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="size_c9_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c9/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="size_c_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="size_c/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="a_c_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_c/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="size_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="a_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_compute_add_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="3"/>
<pin id="269" dir="0" index="2" bw="32" slack="3"/>
<pin id="270" dir="0" index="3" bw="32" slack="3"/>
<pin id="271" dir="0" index="4" bw="32" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="0"/>
<pin id="273" dir="0" index="6" bw="32" slack="0"/>
<pin id="274" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_store_result_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="4" slack="0"/>
<pin id="284" dir="0" index="4" bw="4" slack="0"/>
<pin id="285" dir="0" index="5" bw="1" slack="0"/>
<pin id="286" dir="0" index="6" bw="5" slack="0"/>
<pin id="287" dir="0" index="7" bw="5" slack="0"/>
<pin id="288" dir="0" index="8" bw="32" slack="5"/>
<pin id="289" dir="0" index="9" bw="32" slack="0"/>
<pin id="290" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_load_input20_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="0" index="3" bw="4" slack="0"/>
<pin id="305" dir="0" index="4" bw="4" slack="0"/>
<pin id="306" dir="0" index="5" bw="1" slack="0"/>
<pin id="307" dir="0" index="6" bw="5" slack="0"/>
<pin id="308" dir="0" index="7" bw="5" slack="0"/>
<pin id="309" dir="0" index="8" bw="32" slack="1"/>
<pin id="310" dir="0" index="9" bw="32" slack="1"/>
<pin id="311" dir="0" index="10" bw="32" slack="0"/>
<pin id="312" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln77/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_load_input_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="0" index="3" bw="4" slack="0"/>
<pin id="327" dir="0" index="4" bw="4" slack="0"/>
<pin id="328" dir="0" index="5" bw="1" slack="0"/>
<pin id="329" dir="0" index="6" bw="5" slack="0"/>
<pin id="330" dir="0" index="7" bw="5" slack="0"/>
<pin id="331" dir="0" index="8" bw="32" slack="1"/>
<pin id="332" dir="0" index="9" bw="32" slack="0"/>
<pin id="333" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln78/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="call_ln75_krnl_vadd_entry42_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="0" index="3" bw="32" slack="0"/>
<pin id="348" dir="0" index="4" bw="32" slack="0"/>
<pin id="349" dir="0" index="5" bw="32" slack="0"/>
<pin id="350" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln75/1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="size_c11_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_c11 "/>
</bind>
</comp>

<comp id="360" class="1005" name="size_c10_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_c10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="size_c9_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size_c9 "/>
</bind>
</comp>

<comp id="372" class="1005" name="size_c_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="size_c "/>
</bind>
</comp>

<comp id="378" class="1005" name="a_c_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="237"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="266" pin=5"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="266" pin=6"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="279" pin=5"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="279" pin=6"/></net>

<net id="298"><net_src comp="42" pin="0"/><net_sink comp="279" pin=7"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="279" pin=9"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="315"><net_src comp="2" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="318"><net_src comp="8" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="300" pin=10"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="322" pin=5"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="322" pin=6"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="322" pin=7"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="322" pin=9"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="260" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="254" pin="2"/><net_sink comp="343" pin=2"/></net>

<net id="357"><net_src comp="234" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="363"><net_src comp="238" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="300" pin=9"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="369"><net_src comp="242" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="343" pin=5"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="322" pin=8"/></net>

<net id="375"><net_src comp="246" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="300" pin=8"/></net>

<net id="381"><net_src comp="250" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="343" pin=3"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="266" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {6 7 }
	Port: out_keep_V | {6 7 }
	Port: out_strb_V | {6 7 }
	Port: out_user_V | {6 7 }
	Port: out_last_V | {6 7 }
	Port: out_id_V | {6 7 }
	Port: out_dest_V | {6 7 }
	Port: in1_stream_V | {2 3 }
	Port: in2_stream_V | {2 3 }
	Port: out_stream_V | {4 5 }
 - Input state : 
	Port: krnl_vadd : in1_data_V | {2 3 }
	Port: krnl_vadd : in1_keep_V | {2 3 }
	Port: krnl_vadd : in1_strb_V | {2 3 }
	Port: krnl_vadd : in1_user_V | {2 3 }
	Port: krnl_vadd : in1_last_V | {2 3 }
	Port: krnl_vadd : in1_id_V | {2 3 }
	Port: krnl_vadd : in1_dest_V | {2 3 }
	Port: krnl_vadd : in2_data_V | {2 3 }
	Port: krnl_vadd : in2_keep_V | {2 3 }
	Port: krnl_vadd : in2_strb_V | {2 3 }
	Port: krnl_vadd : in2_user_V | {2 3 }
	Port: krnl_vadd : in2_last_V | {2 3 }
	Port: krnl_vadd : in2_id_V | {2 3 }
	Port: krnl_vadd : in2_dest_V | {2 3 }
	Port: krnl_vadd : a | {1 }
	Port: krnl_vadd : size | {1 }
	Port: krnl_vadd : in1_stream_V | {4 5 }
	Port: krnl_vadd : in2_stream_V | {4 5 }
	Port: krnl_vadd : out_stream_V | {6 7 }
  - Chain level:
	State 1
		call_ln75 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |       grp_compute_add_fu_266       |    5    |    0    |   603   |   767   |
|          |       grp_store_result_fu_279      |    0    |  1.769  |   160   |   122   |
|   call   |       grp_load_input20_fu_300      |    0    |    0    |   127   |    56   |
|          |        grp_load_input_fu_322       |    0    |    0    |   127   |    56   |
|          | call_ln75_krnl_vadd_entry42_fu_343 |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |        size_read_read_fu_254       |    0    |    0    |    0    |    0    |
|          |         a_read_read_fu_260         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    5    |  1.769  |   1017  |   1001  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   a_c_reg_378  |   32   |
|size_c10_reg_360|   32   |
|size_c11_reg_354|   32   |
| size_c9_reg_366|   32   |
| size_c_reg_372 |   32   |
+----------------+--------+
|      Total     |   160  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    1   |  1017  |  1001  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |  1177  |  1001  |
+-----------+--------+--------+--------+--------+
