## G8.2 General system control registers

This section lists the System registers in AArch32 state that are not part of one of the other listed groups.

* [G8.2.1 ACTLR, Auxiliary Control Register](G8.2/arm-G8.2.1.md)
* [G8.2.2 ACTLR2, Auxiliary Control Register 2](G8.2/arm-G8.2.2.md)
* [G8.2.3 ADFSR, Auxiliary Data Fault Status Register](G8.2/arm-G8.2.3.md)
* [G8.2.4 AIDR, Auxiliary ID Register](G8.2/arm-G8.2.4.md)
* [G8.2.5 AIFSR, Auxiliary Instruction Fault Status Register](G8.2/arm-G8.2.5.md)
* [G8.2.6 AMAIR0, Auxiliary Memory Attribute Indirection Register 0](G8.2/arm-G8.2.6.md)
* [G8.2.7 AMAIR1, Auxiliary Memory Attribute Indirection Register 1](G8.2/arm-G8.2.7.md)
* [G8.2.8 APSR, Application Program Status Register](G8.2/arm-G8.2.8.md)
* [G8.2.9 ATS12NSOPR, Address Translate Stages 1 and 2 Non-secure Only PL1 Read](G8.2/arm-G8.2.9.md)
* [G8.2.10 ATS12NSOPW, Address Translate Stages 1 and 2 Non-secure Only PL1 Write](G8.2/arm-G8.2.10.md)
* [G8.2.11 ATS12NSOUR, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read](G8.2/arm-G8.2.11.md)
* [G8.2.12 ATS12NSOUW, Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write](G8.2/arm-G8.2.12.md)
* [G8.2.13 ATS1CPR, Address Translate Stage 1 Current state PL1 Read](G8.2/arm-G8.2.13.md)
* [G8.2.14 ATS1CPRP, Address Translate Stage 1 Current state PL1 Read PAN](G8.2/arm-G8.2.14.md)
* [G8.2.15 ATS1CPW, Address Translate Stage 1 Current state PL1 Write](G8.2/arm-G8.2.15.md)
* [G8.2.16 ATS1CPWP, Address Translate Stage 1 Current state PL1 Write PAN](G8.2/arm-G8.2.16.md)
* [G8.2.17 ATS1CUR, Address Translate Stage 1 Current state Unprivileged Read](G8.2/arm-G8.2.17.md)
* [G8.2.18 ATS1CUW, Address Translate Stage 1 Current state Unprivileged Write](G8.2/arm-G8.2.18.md)
* [G8.2.19 ATS1HR, Address Translate Stage 1 Hyp mode Read](G8.2/arm-G8.2.19.md)
* [G8.2.20 ATS1HW, Address Translate Stage 1 Hyp mode Write](G8.2/arm-G8.2.20.md)
* [G8.2.21 BPIALL, Branch Predictor Invalidate All](G8.2/arm-G8.2.21.md)
* [G8.2.22 BPIALLIS, Branch Predictor Invalidate All, Inner Shareable](G8.2/arm-G8.2.22.md)
* [G8.2.23 BPIMVA, Branch Predictor Invalidate by VA](G8.2/arm-G8.2.23.md)
* [G8.2.24 CCSIDR, Current Cache Size ID Register](G8.2/arm-G8.2.24.md)
* [G8.2.25 CCSIDR2, Current Cache Size ID Register 2](G8.2/arm-G8.2.25.md)
* [G8.2.26 CFPRCTX, Control Flow Prediction Restriction by Context](G8.2/arm-G8.2.26.md)
* [G8.2.27 CLIDR, Cache Level ID Register](G8.2/arm-G8.2.27.md)
* [G8.2.28 CONTEXTIDR, Context ID Register](G8.2/arm-G8.2.28.md)
* [G8.2.29 COSPRCTX, Clear Other Speculative Prediction Restriction by Context](G8.2/arm-G8.2.29.md)
* [G8.2.30 CP15DMB, Data Memory Barrier System instruction](G8.2/arm-G8.2.30.md)
* [G8.2.31 CP15DSB, Data Synchronization Barrier System instruction](G8.2/arm-G8.2.31.md)
* [G8.2.32 CP15ISB, Instruction Synchronization Barrier System instruction](G8.2/arm-G8.2.32.md)
* [G8.2.33 CPACR, Architectural Feature Access Control Register](G8.2/arm-G8.2.33.md)
* [G8.2.34 CPPRCTX, Cache Prefetch Prediction Restriction by Context](G8.2/arm-G8.2.34.md)
* [G8.2.35 CPSR, Current Program Status Register](G8.2/arm-G8.2.35.md)
* [G8.2.36 CSSELR, Cache Size Selection Register](G8.2/arm-G8.2.36.md)
* [G8.2.37 CTR, Cache Type Register](G8.2/arm-G8.2.37.md)
* [G8.2.38 DACR, Domain Access Control Register](G8.2/arm-G8.2.38.md)
* [G8.2.39 DCCIMVAC, Data Cache line Clean and Invalidate by VA to PoC](G8.2/arm-G8.2.39.md)
* [G8.2.40 DCCISW, Data Cache line Clean and Invalidate by Set/Way](G8.2/arm-G8.2.40.md)
* [G8.2.41 DCCMVAC, Data Cache line Clean by VA to PoC](G8.2/arm-G8.2.41.md)
* [G8.2.42 DCCMVAU, Data Cache line Clean by VA to PoU](G8.2/arm-G8.2.42.md)
* [G8.2.43 DCCSW, Data Cache line Clean by Set/Way](G8.2/arm-G8.2.43.md)
* [G8.2.44 DCIMVAC, Data Cache line Invalidate by VA to PoC](G8.2/arm-G8.2.44.md)
* [G8.2.45 DCISW, Data Cache line Invalidate by Set/Way](G8.2/arm-G8.2.45.md)
* [G8.2.46 DFAR, Data Fault Address Register](G8.2/arm-G8.2.46.md)
* [G8.2.47 DFSR, Data Fault Status Register](G8.2/arm-G8.2.47.md)
* [G8.2.48 DTLBIALL, Data TLB Invalidate All](G8.2/arm-G8.2.48.md)
* [G8.2.49 DTLBIASID, Data TLB Invalidate by ASID match](G8.2/arm-G8.2.49.md)
* [G8.2.50 DTLBIMVA, Data TLB Invalidate by VA](G8.2/arm-G8.2.50.md)
* [G8.2.51 DVPRCTX, Data Value Prediction Restriction by Context](G8.2/arm-G8.2.51.md)
* [G8.2.52 ELR\_hyp, Exception Link Register (Hyp mode)](G8.2/arm-G8.2.52.md)
* [G8.2.53 FCSEIDR, FCSE Process ID register](G8.2/arm-G8.2.53.md)
* [G8.2.54 FPEXC, Floating-Point Exception Control register](G8.2/arm-G8.2.54.md)
* [G8.2.55 FPSCR, Floating-Point Status and Control Register](G8.2/arm-G8.2.55.md)
* [G8.2.56 FPSID, Floating-Point System ID register](G8.2/arm-G8.2.56.md)
* [G8.2.57 HACR, Hyp Auxiliary Configuration Register](G8.2/arm-G8.2.57.md)
* [G8.2.58 HACTLR, Hyp Auxiliary Control Register](G8.2/arm-G8.2.58.md)
* [G8.2.59 HACTLR2, Hyp Auxiliary Control Register 2](G8.2/arm-G8.2.59.md)
* [G8.2.60 HADFSR, Hyp Auxiliary Data Fault Status Register](G8.2/arm-G8.2.60.md)
* [G8.2.61 HAIFSR, Hyp Auxiliary Instruction Fault Status Register](G8.2/arm-G8.2.61.md)
* [G8.2.62 HAMAIR0, Hyp Auxiliary Memory Attribute Indirection Register 0](G8.2/arm-G8.2.62.md)
* [G8.2.63 HAMAIR1, Hyp Auxiliary Memory Attribute Indirection Register 1](G8.2/arm-G8.2.63.md)
* [G8.2.64 HCPTR, Hyp Architectural Feature Trap Register](G8.2/arm-G8.2.64.md)
* [G8.2.65 HCR, Hyp Configuration Register](G8.2/arm-G8.2.65.md)
* [G8.2.66 HCR2, Hyp Configuration Register 2](G8.2/arm-G8.2.66.md)
* [G8.2.67 HDFAR, Hyp Data Fault Address Register](G8.2/arm-G8.2.67.md)
* [G8.2.68 HIFAR, Hyp Instruction Fault Address Register](G8.2/arm-G8.2.68.md)
* [G8.2.69 HMAIR0, Hyp Memory Attribute Indirection Register 0](G8.2/arm-G8.2.69.md)
* [G8.2.70 HMAIR1, Hyp Memory Attribute Indirection Register 1](G8.2/arm-G8.2.70.md)
* [G8.2.71 HPFAR, Hyp IPA Fault Address Register](G8.2/arm-G8.2.71.md)
* [G8.2.72 HRMR, Hyp Reset Management Register](G8.2/arm-G8.2.72.md)
* [G8.2.73 HSCTLR, Hyp System Control Register](G8.2/arm-G8.2.73.md)
* [G8.2.74 HSR, Hyp Syndrome Register](G8.2/arm-G8.2.74.md)
* [G8.2.75 HSTR, Hyp System Trap Register](G8.2/arm-G8.2.75.md)
* [G8.2.76 HTCR, Hyp Translation Control Register](G8.2/arm-G8.2.76.md)
* [G8.2.77 HTPIDR, Hyp Software Thread ID Register](G8.2/arm-G8.2.77.md)
* [G8.2.78 HTTBR, Hyp Translation Table Base Register](G8.2/arm-G8.2.78.md)
* [G8.2.79 HVBAR, Hyp Vector Base Address Register](G8.2/arm-G8.2.79.md)
* [G8.2.80 ICIALLU, Instruction Cache Invalidate All to PoU](G8.2/arm-G8.2.80.md)
* [G8.2.81 ICIALLUIS, Instruction Cache Invalidate All to PoU, Inner Shareable](G8.2/arm-G8.2.81.md)
* [G8.2.82 ICIMVAU, Instruction Cache line Invalidate by VA to PoU](G8.2/arm-G8.2.82.md)
* [G8.2.83 ID\_AFR0, Auxiliary Feature Register 0](G8.2/arm-G8.2.83.md)
* [G8.2.84 ID\_DFR0, Debug Feature Register 0](G8.2/arm-G8.2.84.md)
* [G8.2.85 ID\_DFR1, Debug Feature Register 1](G8.2/arm-G8.2.85.md)
* [G8.2.86 ID\_ISAR0, Instruction Set Attribute Register 0](G8.2/arm-G8.2.86.md)
* [G8.2.87 ID\_ISAR1, Instruction Set Attribute Register 1](G8.2/arm-G8.2.87.md)
* [G8.2.88 ID\_ISAR2, Instruction Set Attribute Register 2](G8.2/arm-G8.2.88.md)
* [G8.2.89 ID\_ISAR3, Instruction Set Attribute Register 3](G8.2/arm-G8.2.89.md)
* [G8.2.90 ID\_ISAR4, Instruction Set Attribute Register 4](G8.2/arm-G8.2.90.md)
* [G8.2.91 ID\_ISAR5, Instruction Set Attribute Register 5](G8.2/arm-G8.2.91.md)
* [G8.2.92 ID\_ISAR6, Instruction Set Attribute Register 6](G8.2/arm-G8.2.92.md)
* [G8.2.93 ID\_MMFR0, Memory Model Feature Register 0](G8.2/arm-G8.2.93.md)
* [G8.2.94 ID\_MMFR1, Memory Model Feature Register 1](G8.2/arm-G8.2.94.md)
* [G8.2.95 ID\_MMFR2, Memory Model Feature Register 2](G8.2/arm-G8.2.95.md)
* [G8.2.96 ID\_MMFR3, Memory Model Feature Register 3](G8.2/arm-G8.2.96.md)
* [G8.2.97 ID\_MMFR4, Memory Model Feature Register 4](G8.2/arm-G8.2.97.md)
* [G8.2.98 ID\_MMFR5, Memory Model Feature Register 5](G8.2/arm-G8.2.98.md)
* [G8.2.99 ID\_PFR0, Processor Feature Register 0](G8.2/arm-G8.2.99.md)
* [G8.2.100 ID\_PFR1, Processor Feature Register 1](G8.2/arm-G8.2.100.md)
* [G8.2.101 ID\_PFR2, Processor Feature Register 2](G8.2/arm-G8.2.101.md)
* [G8.2.102 IFAR, Instruction Fault Address Register](G8.2/arm-G8.2.102.md)
* [G8.2.103 IFSR, Instruction Fault Status Register](G8.2/arm-G8.2.103.md)
* [G8.2.104 ISR, Interrupt Status Register](G8.2/arm-G8.2.104.md)
* [G8.2.105 ITLBIALL, Instruction TLB Invalidate All](G8.2/arm-G8.2.105.md)
* [G8.2.106 ITLBIASID, Instruction TLB Invalidate by ASID match](G8.2/arm-G8.2.106.md)
* [G8.2.107 ITLBIMVA, Instruction TLB Invalidate by VA](G8.2/arm-G8.2.107.md)
* [G8.2.108 JIDR, Jazelle ID Register](G8.2/arm-G8.2.108.md)
* [G8.2.109 JMCR, Jazelle Main Configuration Register](G8.2/arm-G8.2.109.md)
* [G8.2.110 JOSCR, Jazelle OS Control Register](G8.2/arm-G8.2.110.md)
* [G8.2.111 MAIR0, Memory Attribute Indirection Register 0](G8.2/arm-G8.2.111.md)
* [G8.2.112 MAIR1, Memory Attribute Indirection Register 1](G8.2/arm-G8.2.112.md)
* [G8.2.113 MIDR, Main ID Register](G8.2/arm-G8.2.113.md)
* [G8.2.114 MPIDR, Multiprocessor Affinity Register](G8.2/arm-G8.2.114.md)
* [G8.2.115 MVBAR, Monitor Vector Base Address Register](G8.2/arm-G8.2.115.md)
* [G8.2.116 MVFR0, Media and VFP Feature Register 0](G8.2/arm-G8.2.116.md)
* [G8.2.117 MVFR1, Media and VFP Feature Register 1](G8.2/arm-G8.2.117.md)
* [G8.2.118 MVFR2, Media and VFP Feature Register 2](G8.2/arm-G8.2.118.md)
* [G8.2.119 NMRR, Normal Memory Remap Register](G8.2/arm-G8.2.119.md)
* [G8.2.120 NSACR, Non-Secure Access Control Register](G8.2/arm-G8.2.120.md)
* [G8.2.121 PAR, Physical Address Register](G8.2/arm-G8.2.121.md)
* [G8.2.122 PRRR, Primary Region Remap Register](G8.2/arm-G8.2.122.md)
* [G8.2.123 REVIDR, Revision ID Register](G8.2/arm-G8.2.123.md)
* [G8.2.124 RMR, Reset Management Register](G8.2/arm-G8.2.124.md)
* [G8.2.125 RVBAR, Reset Vector Base Address Register](G8.2/arm-G8.2.125.md)
* [G8.2.126 SCR, Secure Configuration Register](G8.2/arm-G8.2.126.md)
* [G8.2.127 SCTLR, System Control Register](G8.2/arm-G8.2.127.md)
* [G8.2.128 SPSR, Saved Program Status Register](G8.2/arm-G8.2.128.md)
* [G8.2.129 SPSR\_abt, Saved Program Status Register (Abort mode)](G8.2/arm-G8.2.129.md)
* [G8.2.130 SPSR\_fiq, Saved Program Status Register (FIQ mode)](G8.2/arm-G8.2.130.md)
* [G8.2.131 SPSR\_hyp, Saved Program Status Register (Hyp mode)](G8.2/arm-G8.2.131.md)
* [G8.2.132 SPSR\_irq, Saved Program Status Register (IRQ mode)](G8.2/arm-G8.2.132.md)
* [G8.2.133 SPSR\_mon, Saved Program Status Register (Monitor mode)](G8.2/arm-G8.2.133.md)
* [G8.2.134 SPSR\_svc, Saved Program Status Register (Supervisor mode)](G8.2/arm-G8.2.134.md)
* [G8.2.135 SPSR\_und, Saved Program Status Register (Undefined mode)](G8.2/arm-G8.2.135.md)
* [G8.2.136 TCMTR, TCM Type Register](G8.2/arm-G8.2.136.md)
* [G8.2.137 TLBIALL, TLB Invalidate All](G8.2/arm-G8.2.137.md)
* [G8.2.138 TLBIALLH, TLB Invalidate All, Hyp mode](G8.2/arm-G8.2.138.md)
* [G8.2.139 TLBIALLHIS, TLB Invalidate All, Hyp mode, Inner Shareable](G8.2/arm-G8.2.139.md)
* [G8.2.140 TLBIALLIS, TLB Invalidate All, Inner Shareable](G8.2/arm-G8.2.140.md)
* [G8.2.141 TLBIALLNSNH, TLB Invalidate All, Non-Secure Non-Hyp](G8.2/arm-G8.2.141.md)
* [G8.2.142 TLBIALLNSNHIS, TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable](G8.2/arm-G8.2.142.md)
* [G8.2.143 TLBIASID, TLB Invalidate by ASID match](G8.2/arm-G8.2.143.md)
* [G8.2.144 TLBIASIDIS, TLB Invalidate by ASID match, Inner Shareable](G8.2/arm-G8.2.144.md)
* [G8.2.145 TLBIIPAS2, TLB Invalidate by Intermediate Physical Address, Stage 2](G8.2/arm-G8.2.145.md)
* [G8.2.146 TLBIIPAS2IS, TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable](G8.2/arm-G8.2.146.md)
* [G8.2.147 TLBIIPAS2L, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level](G8.2/arm-G8.2.147.md)
* [G8.2.148 TLBIIPAS2LIS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable](G8.2/arm-G8.2.148.md)
* [G8.2.149 TLBIMVA, TLB Invalidate by VA](G8.2/arm-G8.2.149.md)
* [G8.2.150 TLBIMVAA, TLB Invalidate by VA, All ASID](G8.2/arm-G8.2.150.md)
* [G8.2.151 TLBIMVAAIS, TLB Invalidate by VA, All ASID, Inner Shareable](G8.2/arm-G8.2.151.md)
* [G8.2.152 TLBIMVAAL, TLB Invalidate by VA, All ASID, Last level](G8.2/arm-G8.2.152.md)
* [G8.2.153 TLBIMVAALIS, TLB Invalidate by VA, All ASID, Last level, Inner Shareable](G8.2/arm-G8.2.153.md)
* [G8.2.154 TLBIMVAH, TLB Invalidate by VA, Hyp mode](G8.2/arm-G8.2.154.md)
* [G8.2.155 TLBIMVAHIS, TLB Invalidate by VA, Hyp mode, Inner Shareable](G8.2/arm-G8.2.155.md)
* [G8.2.156 TLBIMVAIS, TLB Invalidate by VA, Inner Shareable](G8.2/arm-G8.2.156.md)
* [G8.2.157 TLBIMVAL, TLB Invalidate by VA, Last level](G8.2/arm-G8.2.157.md)
* [G8.2.158 TLBIMVALH, TLB Invalidate by VA, Last level, Hyp mode](G8.2/arm-G8.2.158.md)
* [G8.2.159 TLBIMVALHIS, TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable](G8.2/arm-G8.2.159.md)
* [G8.2.160 TLBIMVALIS, TLB Invalidate by VA, Last level, Inner Shareable](G8.2/arm-G8.2.160.md)
* [G8.2.161 TLBTR, TLB Type Register](G8.2/arm-G8.2.161.md)
* [G8.2.162 TPIDRPRW, PL1 Software Thread ID Register](G8.2/arm-G8.2.162.md)
* [G8.2.163 TPIDRURO, PL0 Read-Only Software Thread ID Register](G8.2/arm-G8.2.163.md)
* [G8.2.164 TPIDRURW, PL0 Read/Write Software Thread ID Register](G8.2/arm-G8.2.164.md)
* [G8.2.165 TTBCR, Translation Table Base Control Register](G8.2/arm-G8.2.165.md)
* [G8.2.166 TTBCR2, Translation Table Base Control Register 2](G8.2/arm-G8.2.166.md)
* [G8.2.167 TTBR0, Translation Table Base Register 0](G8.2/arm-G8.2.167.md)
* [G8.2.168 TTBR1, Translation Table Base Register 1](G8.2/arm-G8.2.168.md)
* [G8.2.169 VBAR, Vector Base Address Register](G8.2/arm-G8.2.169.md)
* [G8.2.170 VMPIDR, Virtualization Multiprocessor ID Register](G8.2/arm-G8.2.170.md)
* [G8.2.171 VPIDR, Virtualization Processor ID Register](G8.2/arm-G8.2.171.md)
* [G8.2.172 VTCR, Virtualization Translation Control Register](G8.2/arm-G8.2.172.md)
* [G8.2.173 VTTBR, Virtualization Translation Table Base Register](G8.2/arm-G8.2.173.md)
