// Seed: 1026959673
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3
);
  assign id_3 = 1;
  wor id_5;
  wire id_6;
  logic [7:0] id_7;
  assign id_2 = id_0;
  assign module_1.id_17 = 0;
  assign id_7[{{1'h0{1}} {1}}] = id_0;
  assign id_5 = id_0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4
    , id_19,
    output wor id_5,
    input tri1 id_6,
    input logic id_7,
    input tri1 id_8
    , id_20,
    input uwire id_9,
    output tri0 id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13,
    input uwire id_14,
    input wor id_15,
    input tri0 id_16,
    output logic id_17
);
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_4
  );
  always id_17 = #((id_7)) 1;
endmodule
