blk_mem_gen_16x8.v,verilog,xil_defaultlib,../../../../Lab2_double.srcs/sources_1/ip/blk_mem_gen_16x8/sim/blk_mem_gen_16x8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
