#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Dec 06 22:56:21 2016
# Process ID: 24884
# Current directory: C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.runs/synth_1
# Command line: vivado.exe -log Fourier_Func_Gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fourier_Func_Gen.tcl
# Log file: C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.runs/synth_1/Fourier_Func_Gen.vds
# Journal file: C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Fourier_Func_Gen.tcl -notrace
Command: synth_design -top Fourier_Func_Gen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 283.109 ; gain = 73.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fourier_Func_Gen' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:45]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'State_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Clk_Divider' (1#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:40]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'Display_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:98]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'DAC_Clk_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:99]
INFO: [Synth 8-3491] module 'Clk_Divider' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'Inital_Theta_Clock_Gen' of component 'Clk_Divider' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:100]
INFO: [Synth 8-3491] module 'Fourier_Register' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:34' bound to instance 'Store_Amplitude' of component 'Fourier_Register' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Fourier_Register' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Fourier_Register' (2#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:42]
INFO: [Synth 8-3491] module 'Bin_to_V_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:34' bound to instance 'Switch_Decoder' of component 'Bin_to_V_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Bin_to_V_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin_to_V_Decoder' (3#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:40]
INFO: [Synth 8-3491] module 'Disp_Output' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Disp_Output.vhd:34' bound to instance 'Sev_Seg_Output_Logic' of component 'Disp_Output' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Disp_Output' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Disp_Output.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Disp_Output' (4#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Disp_Output.vhd:42]
INFO: [Synth 8-3491] module 'Sev_Seg_Driver' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sev_Seg_Driver.vhd:5' bound to instance 'Sev_Seg_Driver_Part' of component 'Sev_Seg_Driver' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Sev_Seg_Driver' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sev_Seg_Driver.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sev_Seg_Driver.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sev_Seg_Driver' (5#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sev_Seg_Driver.vhd:13]
INFO: [Synth 8-3491] module 'Sigma_Delta' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sigma_Delta.vhd:34' bound to instance 'One_Bit_DAC' of component 'Sigma_Delta' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Sigma_Delta' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sigma_Delta.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Sigma_Delta' (6#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Sigma_Delta.vhd:40]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_1' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cos_Decoder' (7#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:18]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_2' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:109]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_3' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:110]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_4' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:111]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_5' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:112]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_6' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:113]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_7' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:114]
INFO: [Synth 8-3491] module 'Cos_Decoder' declared at 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Cos_Decoder.vhd:6' bound to instance 'Cos_8' of component 'Cos_Decoder' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:115]
WARNING: [Synth 8-614] signal 's_Reg0' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg1' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg2' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg3' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg4' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg5' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg6' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-614] signal 's_Reg7' is read in the process but is not in the sensitivity list [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:117]
WARNING: [Synth 8-3848] Net Sum_of_cos in module/entity Fourier_Func_Gen does not have driver. [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'Fourier_Func_Gen' (8#1) [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 334.109 ; gain = 124.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[15] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[14] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[13] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[12] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[11] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[10] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[9] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[8] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[7] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[6] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[5] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[4] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[3] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[2] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[1] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
WARNING: [Synth 8-3295] tying undriven pin One_Bit_DAC:Modu_in[0] to constant 0 [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 334.109 ; gain = 124.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fourier_Func_Gen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fourier_Func_Gen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 630.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'Fourier_Register'
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Reg0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CaBus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    cost |                              000 |                              000
                   cos2t |                              001 |                              001
                   cos3t |                              010 |                              010
                   cos4t |                              011 |                              011
                   cos5t |                              100 |                              100
                   cos6t |                              101 |                              101
                   cos7t |                              110 |                              110
                   cos8t |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'Fourier_Register'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 48    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  24 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Fourier_Func_Gen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module Clk_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Fourier_Register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module Bin_to_V_Decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Disp_Output 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sev_Seg_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module Sigma_Delta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
Module Cos_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[15] )
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[16]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Sev_Seg_Driver_Part/CaBus_reg[0] )
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[14]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[13]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[12]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[11]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[10]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[9]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[8]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[7]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[6]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[5]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[4]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[3]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[2]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'One_Bit_DAC/counter_reg[1]' (FD) to 'One_Bit_DAC/counter_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\One_Bit_DAC/counter_reg[15] )
WARNING: [Synth 8-3332] Sequential element (Sev_Seg_Driver_Part/CaBus_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Sev_Seg_Output_Logic/B_Button_prev_reg) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Sev_Seg_Output_Logic/B_Button_Press_reg) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (Sev_Seg_Output_Logic/PS_reg) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[1]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[2]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[3]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[4]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[5]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[6]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[7]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[8]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[9]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[10]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[11]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[12]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[13]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[14]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[15]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[16]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[17]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[18]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[19]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[20]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[21]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[22]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[23]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[24]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[25]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[26]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[27]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[28]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[29]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[30]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/counter_reg[31]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (DAC_Clk_Gen/Toggle_reg) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (One_Bit_DAC/counter_reg[15]) is unused and will be removed from module Fourier_Func_Gen.
WARNING: [Synth 8-3332] Sequential element (One_Bit_DAC/counter_reg[0]) is unused and will be removed from module Fourier_Func_Gen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|Cos_Decoder | sin_data_int | 4096x12       | LUT            | 
|Cos_Decoder | cos_data_int | 4096x12       | LUT            | 
+------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[15] with 1st driver pin 'Switch_Decoder/Volt_reg[15]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[15] with 2nd driver pin 'Store_Amplitude/State_reg[3]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[14] with 1st driver pin 'Switch_Decoder/Volt_reg[14]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[14] with 2nd driver pin 'Store_Amplitude/State_reg[2]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[13] with 1st driver pin 'Switch_Decoder/Volt_reg[13]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[13] with 2nd driver pin 'Store_Amplitude/State_reg[1]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[12] with 1st driver pin 'Switch_Decoder/Volt_reg[12]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[12] with 2nd driver pin 'Store_Amplitude/State_reg[0]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:179]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[11] with 1st driver pin 'Switches_IBUF[11]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[11] with 2nd driver pin 'Switch_Decoder/Volt_reg[11]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[10] with 1st driver pin 'Switches_IBUF[10]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[10] with 2nd driver pin 'Switch_Decoder/Volt_reg[10]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[9] with 1st driver pin 'Switches_IBUF[9]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[9] with 2nd driver pin 'Switch_Decoder/Volt_reg[9]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[8] with 1st driver pin 'Switches_IBUF[8]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[8] with 2nd driver pin 'Switch_Decoder/Volt_reg[8]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[7] with 1st driver pin 'Switches_IBUF[7]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[7] with 2nd driver pin 'Switch_Decoder/Volt_reg[7]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[6] with 1st driver pin 'Switches_IBUF[6]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[6] with 2nd driver pin 'Switch_Decoder/Volt_reg[6]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[5] with 1st driver pin 'Switches_IBUF[5]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[5] with 2nd driver pin 'Switch_Decoder/Volt_reg[5]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[4] with 1st driver pin 'Switches_IBUF[4]_inst/O' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Func_Gen.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Switches_IBUF[4] with 2nd driver pin 'Switch_Decoder/Volt_reg[4]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[3] with 1st driver pin 'Switch_Decoder/Volt_reg[3]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[3] with 2nd driver pin 'Store_Amplitude/Reg2_reg[3]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:163]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[2] with 1st driver pin 'Switch_Decoder/Volt_reg[2]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[2] with 2nd driver pin 'Store_Amplitude/Reg2_reg[2]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:163]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[1] with 1st driver pin 'Switch_Decoder/Volt_reg[1]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[1] with 2nd driver pin 'Store_Amplitude/Reg2_reg[1]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:163]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[0] with 1st driver pin 'Switch_Decoder/Volt_reg[0]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Bin_to_V_Decoder.vhd:46]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Display_Reg[0] with 2nd driver pin 'Store_Amplitude/Reg2_reg[0]/Q' [C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.srcs/sources_1/new/Fourier_Register.vhd:163]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    32|
|3     |LUT1   |   128|
|4     |LUT2   |    13|
|5     |LUT3   |     3|
|6     |LUT4   |    20|
|7     |LUT5   |    17|
|8     |LUT6   |    64|
|9     |FDCE   |     3|
|10    |FDRE   |   237|
|11    |IBUF   |    21|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |   553|
|2     |  Display_Clk_Gen     |Clk_Divider      |   120|
|3     |  Sev_Seg_Driver_Part |Sev_Seg_Driver   |    34|
|4     |  State_Clk_Gen       |Clk_Divider_0    |   120|
|5     |  Store_Amplitude     |Fourier_Register |   223|
|6     |  Switch_Decoder      |Bin_to_V_Decoder |    20|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 630.145 ; gain = 124.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 630.145 ; gain = 420.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 64 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 630.145 ; gain = 420.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick/Documents/GitHub/Cal-Poly-SLO-CPE-133/Final_Project_1/Final_Project_1.runs/synth_1/Fourier_Func_Gen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 630.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 06 22:56:59 2016...
