Loading plugins phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -d CY8C4245AXQ-483 -s D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.319ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.038ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Mar 12 16:50:45 2025


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Mar 12 16:50:45 2025

Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Mar 12 16:50:45 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Microprocess2\Lab4\Lab4\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Microprocess2\Lab4\Lab4\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Mar 12 16:50:45 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Microprocess2\Lab4\Lab4\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Microprocess2\Lab4\Lab4\Design01.cydsn\codegentemp\Design01.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_180
	Net_181
	Net_182
	Net_183
	Net_184
	Net_185
	Net_186
	Net_189
	Net_190
	Net_197
	\CapSense:Net_1421\
	\CapSense:Net_1420\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_Green_net_0
Aliasing \EZI2C:select_s_wire\ to zero
Aliasing \EZI2C:rx_wire\ to zero
Aliasing \EZI2C:sclk_s_wire\ to zero
Aliasing \EZI2C:mosi_s_wire\ to zero
Aliasing \EZI2C:miso_m_wire\ to zero
Aliasing \EZI2C:tmpOE__sda_net_0\ to tmpOE__Pin_Green_net_0
Aliasing \EZI2C:tmpOE__scl_net_0\ to tmpOE__Pin_Green_net_0
Aliasing \EZI2C:cts_wire\ to zero
Aliasing \CapSense:Net_1568\ to zero
Aliasing \CapSense:IDACMod:Net_3\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:Net_1700\ to zero
Aliasing \CapSense:tmpOE__Sns_net_4\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:tmpOE__Sns_net_3\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:tmpOE__Sns_net_2\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:tmpOE__Sns_net_1\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:IDACComp:Net_3\ to tmpOE__Pin_Green_net_0
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__Pin_Green_net_0
Aliasing tmpOE__Pin_Blue_net_0 to tmpOE__Pin_Green_net_0
Aliasing \PWM_Blue:Net_75\ to zero
Aliasing \PWM_Blue:Net_69\ to tmpOE__Pin_Green_net_0
Aliasing \PWM_Blue:Net_66\ to zero
Aliasing \PWM_Blue:Net_82\ to zero
Aliasing \PWM_Blue:Net_72\ to zero
Aliasing \PWM_Green:Net_75\ to zero
Aliasing \PWM_Green:Net_69\ to tmpOE__Pin_Green_net_0
Aliasing \PWM_Green:Net_66\ to zero
Aliasing \PWM_Green:Net_82\ to zero
Aliasing \PWM_Green:Net_72\ to zero
Removing Lhs of wire one[12] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \EZI2C:select_s_wire\[20] = zero[11]
Removing Lhs of wire \EZI2C:rx_wire\[21] = zero[11]
Removing Lhs of wire \EZI2C:Net_1170\[24] = \EZI2C:Net_847\[19]
Removing Lhs of wire \EZI2C:sclk_s_wire\[25] = zero[11]
Removing Lhs of wire \EZI2C:mosi_s_wire\[26] = zero[11]
Removing Lhs of wire \EZI2C:miso_m_wire\[27] = zero[11]
Removing Lhs of wire \EZI2C:tmpOE__sda_net_0\[29] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[35] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \EZI2C:cts_wire\[44] = zero[11]
Removing Lhs of wire \CapSense:csd_sense\[69] = zero[11]
Removing Lhs of wire \CapSense:Net_1568\[70] = zero[11]
Removing Lhs of wire \CapSense:IDACMod:Net_3\[73] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:Net_1700\[82] = zero[11]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[98] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[99] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[100] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[101] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[102] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:IDACComp:Net_3\[116] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[118] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire tmpOE__Pin_Blue_net_0[124] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \PWM_Blue:Net_81\[131] = Net_200[142]
Removing Lhs of wire \PWM_Blue:Net_75\[132] = zero[11]
Removing Lhs of wire \PWM_Blue:Net_69\[133] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \PWM_Blue:Net_66\[134] = zero[11]
Removing Lhs of wire \PWM_Blue:Net_82\[135] = zero[11]
Removing Lhs of wire \PWM_Blue:Net_72\[136] = zero[11]
Removing Lhs of wire \PWM_Green:Net_81\[144] = Net_211[155]
Removing Lhs of wire \PWM_Green:Net_75\[145] = zero[11]
Removing Lhs of wire \PWM_Green:Net_69\[146] = tmpOE__Pin_Green_net_0[5]
Removing Lhs of wire \PWM_Green:Net_66\[147] = zero[11]
Removing Lhs of wire \PWM_Green:Net_82\[148] = zero[11]
Removing Lhs of wire \PWM_Green:Net_72\[149] = zero[11]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.246ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 12 March 2025 16:50:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Microprocess2\Lab4\Lab4\Design01.cydsn\Design01.cyprj -d CY8C4245AXQ-483 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SnsClk'. Signal=\CapSense:Net_1691_ff5\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_2'. Signal=Net_211_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_200_ff9
    Fixed Function Clock 2: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff2\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Green(0)__PA ,
            pin_input => Net_37 ,
            annotation => Net_28 ,
            pad => Pin_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => Net_195 ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => Net_194 ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: LinearSlider0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_1729_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: LinearSlider0_Sns1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_1729_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: LinearSlider0_Sns2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_1729_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: LinearSlider0_Sns3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_1729_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: LinearSlider0_Sns4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_1729_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_1704\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Blue(0)__PA ,
            pin_input => Net_51 ,
            annotation => Net_30 ,
            pad => Pin_Blue(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_1417\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   12 :   24 :   36 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   31 :   32 :  3.13 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.015ms
Tech Mapping phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_Green(0)                        : [IOP=(0)][IoId=(2)]                
\EZI2C:sda(0)\                      : [IOP=(3)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(3)][IoId=(0)]                
\CapSense:Sns(0)\                   : [IOP=(1)][IoId=(1)]                
\CapSense:Sns(1)\                   : [IOP=(1)][IoId=(2)]                
\CapSense:Sns(2)\                   : [IOP=(1)][IoId=(3)]                
\CapSense:Sns(3)\                   : [IOP=(1)][IoId=(4)]                
\CapSense:Sns(4)\                   : [IOP=(1)][IoId=(5)]                
\CapSense:Cmod(0)\                  : [IOP=(4)][IoId=(2)]                
Pin_Blue(0)                         : [IOP=(0)][IoId=(3)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\EZI2C:SCB\                         : SCB_[FFB(SCB,1)]                   
\CapSense:IDACMod:cy_psoc4_idac\    : CSIDAC8_[FFB(CSIDAC8,0)]           
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\CapSense:IDACComp:cy_psoc4_idac\   : CSIDAC7_[FFB(CSIDAC7,0)]           
\PWM_Blue:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,0)]               
\PWM_Green:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.0923274s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0025238 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_1704\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
  Net: \CapSense:Net_1729_0\ {
    source
    swhv_3
    amuxbusa
    P1_P41
    p1_1
    P1_P44
    p1_4
    P1_P42
    p1_2
    P1_P43
    p1_3
    P1_P45
    p1_5
    swhv_1
    idac0_out
  }
}
Map of item to net {
  Net_2110                                         -> \CapSense:Net_1704\
  swh_2                                            -> \CapSense:Net_1704\
  p4_2                                             -> \CapSense:Net_1704\
  P4_P42                                           -> \CapSense:Net_1704\
  source                                           -> \CapSense:Net_1729_0\
  swhv_3                                           -> \CapSense:Net_1729_0\
  amuxbusa                                         -> \CapSense:Net_1729_0\
  P1_P41                                           -> \CapSense:Net_1729_0\
  p1_1                                             -> \CapSense:Net_1729_0\
  P1_P44                                           -> \CapSense:Net_1729_0\
  p1_4                                             -> \CapSense:Net_1729_0\
  P1_P42                                           -> \CapSense:Net_1729_0\
  p1_2                                             -> \CapSense:Net_1729_0\
  P1_P43                                           -> \CapSense:Net_1729_0\
  p1_3                                             -> \CapSense:Net_1729_0\
  P1_P45                                           -> \CapSense:Net_1729_0\
  p1_5                                             -> \CapSense:Net_1729_0\
  swhv_1                                           -> \CapSense:Net_1729_0\
  idac0_out                                        -> \CapSense:Net_1729_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_178 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_1417\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Green(0)__PA ,
        pin_input => Net_37 ,
        annotation => Net_28 ,
        pad => Pin_Green(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Blue(0)__PA ,
        pin_input => Net_51 ,
        annotation => Net_30 ,
        pad => Pin_Blue(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: LinearSlider0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: LinearSlider0_Sns1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: LinearSlider0_Sns2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: LinearSlider0_Sns3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: LinearSlider0_Sns4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => Net_194 ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => Net_195 ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_1704\ ,
        pad => \CapSense:Cmod(0)_PAD\ ,
        pin_input => __ONE__ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense:Net_1423_ff6\ ,
            ff_div_5 => \CapSense:Net_1691_ff5\ ,
            ff_div_8 => Net_211_ff8 ,
            ff_div_9 => Net_200_ff9 ,
            ff_div_2 => \EZI2C:Net_847_ff2\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff2\ ,
            interrupt => Net_178 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => Net_194 ,
            i2c_sda => Net_195 ,
            tr_tx_req => Net_196 ,
            tr_rx_req => Net_187 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            shield => \CapSense:Net_1343\ ,
            csh => \CapSense:Net_1716\ ,
            cmod => \CapSense:Net_1704\ ,
            sense_out => \CapSense:sense_in\ ,
            sample_out => \CapSense:Net_1707\ ,
            clk1 => \CapSense:Net_1691_ff5\ ,
            clk2 => \CapSense:Net_1423_ff6\ ,
            irq => \CapSense:Net_1417\ );
        Properties:
        {
            cy_registers = ""
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 5
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDACMod:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDACComp:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Blue:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_200_ff9 ,
            capture => zero ,
            count => tmpOE__Pin_Green_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_208 ,
            tr_overflow => Net_204 ,
            tr_compare_match => Net_199 ,
            line => Net_51 ,
            line_compl => Net_203 ,
            interrupt => Net_202 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_Green:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_211_ff8 ,
            capture => zero ,
            count => tmpOE__Pin_Green_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_219 ,
            tr_overflow => Net_215 ,
            tr_compare_match => Net_210 ,
            line => Net_37 ,
            line_compl => Net_214 ,
            interrupt => Net_213 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |       Pin_Green(0) | In(Net_37)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_Blue(0) | In(Net_51)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------
   1 |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(2)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(3)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(4)\ | 
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:scl(0)\ | FB(Net_194)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:sda(0)\ | FB(Net_195)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | In(__ONE__), Analog(\CapSense:Net_1704\)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.271ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.336ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.265ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.265ms
API generation phase: Elapsed time ==> 1s.467ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
