name:    verilog
version: 0.0.11

category: Language, Hardware, Embedded

synopsis: Verilog preprocessor, parser, and AST.

description:
  A parser and supporting a small subset of Verilog.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.10

library
  default-language: Haskell2010
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  ghc-options: -W

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git



package-hashes:
    MD5:a0821d74050eacb1ff01d106fefebdf5
    SHA1:92ed47e24f9582cab42eaef1aceafa2df7be88c5
    SHA256:863487a4cdd6e7d208498b2b0def869617453c0e52cfd3b16f1639e4d8371452
    SHA512:1e7ec81c494b165e2fb38a191210436a7d47c4da2f1986998757e541552f5dd3653dd79d109303714032483786912b39c7d5d16c1913b5fc95e9d0d58c04ab96
    Skein512_512:515eb98218326b1c1e915e7f4da252c23e6ff831d918b9376a34aa488f37ab16301b7759ab24c65cae8c96399b71c445ee1500ff7d241d37ee831eba3cb4cf54

package-locations:
    https://hackage.haskell.org/package/verilog-0.0.11/verilog-0.0.11.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.11.tar.gz

package-size: 35689
