<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flga2104-2-i</Part>
        <TopModelName>diamond</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>1.843</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>152</Best-caseLatency>
            <Average-caseLatency>152</Average-caseLatency>
            <Worst-caseLatency>155</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.775 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>50</DataflowPipelineThroughput>
            <Interval-min>50</Interval-min>
            <Interval-max>50</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>194</FF>
            <LUT>626</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>diamond</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_address0</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_ce0</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_d0</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_q0</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_we0</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_address1</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_ce1</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_d1</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_q1</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecIn_we1</name>
            <Object>vecIn</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_address0</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_ce0</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_d0</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_q0</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_we0</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_address1</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_ce1</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_d1</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_q1</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>vecOut_we1</name>
            <Object>vecOut</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>diamond</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>funcA_U0</InstName>
                    <ModuleName>funcA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>48</ID>
                    <BindInstances>t_fu_161_p2 t_1_fu_179_p2 i_fu_143_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>funcB_U0</InstName>
                    <ModuleName>funcB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>58</ID>
                    <BindInstances>out_r_d1 out_r_d0 i_fu_112_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>funcC_U0</InstName>
                    <ModuleName>funcC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <BindInstances>i_fu_114_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>funcD_U0</InstName>
                    <ModuleName>funcD</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>70</ID>
                    <BindInstances>vecOut_d1 vecOut_d0 i_fu_147_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>c1_U c2_U c3_U c4_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>funcA</Name>
            <Loops>
                <Loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.843</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop0>
                        <Name>Loop0</Name>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="sub" PRAGMA="" RTLNAME="t_fu_161_p2" SOURCE="diamond.cpp:38" URAM="0" VARIABLE="t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="sub" PRAGMA="" RTLNAME="t_1_fu_179_p2" SOURCE="diamond.cpp:38" URAM="0" VARIABLE="t_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_143_p2" SOURCE="diamond.cpp:34" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>funcB</Name>
            <Loops>
                <Loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.843</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop0>
                        <Name>Loop0</Name>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="out_r_d1" SOURCE="diamond.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="out_r_d0" SOURCE="diamond.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_112_p2" SOURCE="diamond.cpp:47" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>funcC</Name>
            <Loops>
                <Loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.305</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop0>
                        <Name>Loop0</Name>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_114_p2" SOURCE="diamond.cpp:58" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>funcD</Name>
            <Loops>
                <Loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.843</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>51</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop0>
                        <Name>Loop0</Name>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop0>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="vecOut_d1" SOURCE="diamond.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="vecOut_d0" SOURCE="diamond.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_147_p2" SOURCE="diamond.cpp:69" URAM="0" VARIABLE="i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>diamond</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.843</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>152</Best-caseLatency>
                    <Average-caseLatency>152</Average-caseLatency>
                    <Worst-caseLatency>155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.775 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>50</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>50</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>194</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>626</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="c1_U" SOURCE="diamond.cpp:21" URAM="0" VARIABLE="c1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="c2_U" SOURCE="diamond.cpp:21" URAM="0" VARIABLE="c2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="c3_U" SOURCE="diamond.cpp:21" URAM="0" VARIABLE="c3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="c4_U" SOURCE="diamond.cpp:21" URAM="0" VARIABLE="c4"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vecIn" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="vecIn_address0" name="vecIn_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="vecIn_ce0" name="vecIn_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="vecIn_d0" name="vecIn_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="vecIn_q0" name="vecIn_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="vecIn_we0" name="vecIn_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="vecIn_address1" name="vecIn_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="vecIn_ce1" name="vecIn_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="vecIn_d1" name="vecIn_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="vecIn_q1" name="vecIn_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="vecIn_we1" name="vecIn_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vecOut" index="1" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="vecOut_address0" name="vecOut_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="vecOut_ce0" name="vecOut_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="vecOut_d0" name="vecOut_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="vecOut_q0" name="vecOut_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="vecOut_we0" name="vecOut_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="vecOut_address1" name="vecOut_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="vecOut_ce1" name="vecOut_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="vecOut_d1" name="vecOut_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="vecOut_q1" name="vecOut_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="vecOut_we1" name="vecOut_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="vecIn_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="vecIn_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecIn_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecIn_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecIn_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecIn_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecIn_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="vecIn_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecIn_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecIn_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecIn_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecIn_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecIn_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="vecOut_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecOut_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecOut_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="vecOut_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecOut_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="vecOut_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="vecOut_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>vecOut_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="vecOut"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="vecIn_address0">7, , </column>
                    <column name="vecIn_address1">7, , </column>
                    <column name="vecIn_d0">8, , </column>
                    <column name="vecIn_d1">8, , </column>
                    <column name="vecIn_q0">8, , </column>
                    <column name="vecIn_q1">8, , </column>
                    <column name="vecOut_address0">7, , </column>
                    <column name="vecOut_address1">7, , </column>
                    <column name="vecOut_d0">8, , </column>
                    <column name="vecOut_d1">8, , </column>
                    <column name="vecOut_q0">8, , </column>
                    <column name="vecOut_q1">8, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vecIn">in, unsigned char*</column>
                    <column name="vecOut">out, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="vecIn">vecIn_address0, port, offset, </column>
                    <column name="vecIn">vecIn_ce0, port, , </column>
                    <column name="vecIn">vecIn_d0, port, , </column>
                    <column name="vecIn">vecIn_q0, port, , </column>
                    <column name="vecIn">vecIn_we0, port, , </column>
                    <column name="vecIn">vecIn_address1, port, offset, </column>
                    <column name="vecIn">vecIn_ce1, port, , </column>
                    <column name="vecIn">vecIn_d1, port, , </column>
                    <column name="vecIn">vecIn_q1, port, , </column>
                    <column name="vecIn">vecIn_we1, port, , </column>
                    <column name="vecOut">vecOut_address0, port, offset, </column>
                    <column name="vecOut">vecOut_ce0, port, , </column>
                    <column name="vecOut">vecOut_d0, port, , </column>
                    <column name="vecOut">vecOut_q0, port, , </column>
                    <column name="vecOut">vecOut_we0, port, , </column>
                    <column name="vecOut">vecOut_address1, port, offset, </column>
                    <column name="vecOut">vecOut_ce1, port, , </column>
                    <column name="vecOut">vecOut_d1, port, , </column>
                    <column name="vecOut">vecOut_q1, port, , </column>
                    <column name="vecOut">vecOut_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="diamond.cpp:22" status="valid" parentFunction="diamond" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="diamond.cpp:36" status="valid" parentFunction="funca" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="diamond.cpp:37" status="valid" parentFunction="funca" variable="" isDirective="0" options="factor = 2"/>
        <Pragma type="pipeline" location="diamond.cpp:49" status="valid" parentFunction="funcb" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="diamond.cpp:50" status="valid" parentFunction="funcb" variable="" isDirective="0" options="factor = 2"/>
        <Pragma type="pipeline" location="diamond.cpp:60" status="valid" parentFunction="funcc" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="diamond.cpp:61" status="valid" parentFunction="funcc" variable="" isDirective="0" options="factor = 2"/>
        <Pragma type="pipeline" location="diamond.cpp:71" status="valid" parentFunction="funcd" variable="" isDirective="0" options="rewind"/>
        <Pragma type="unroll" location="diamond.cpp:72" status="valid" parentFunction="funcd" variable="" isDirective="0" options="factor = 2"/>
    </PragmaReport>
</profile>

