{"Source Block": ["oh/elink/hdl/erx_clocks.v@59:69@HdlIdDef", "   wire       idelay_ref_clk_pll;\n   \n   //PLL\n   wire       rx_lclk_fb;\n   wire       rx_nreset_in;\n   wire       rx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n"], "Clone Blocks": [["oh/elink/hdl/erx_clocks.v@58:68", "   wire       rx_lclk_div4_pll;\n   wire       idelay_ref_clk_pll;\n   \n   //PLL\n   wire       rx_lclk_fb;\n   wire       rx_nreset_in;\n   wire       rx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n"], ["oh/elink/hdl/erx_clocks.v@57:67", "   wire       rx_lclk_pll;\n   wire       rx_lclk_div4_pll;\n   wire       idelay_ref_clk_pll;\n   \n   //PLL\n   wire       rx_lclk_fb;\n   wire       rx_nreset_in;\n   wire       rx_nreset;\n   \n   //###########################\n   // RESET STATE MACHINE\n"]], "Diff Content": {"Delete": [[64, "   wire       rx_nreset;\n"]], "Add": []}}