// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Mon Dec  5 22:48:53 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/tlyons01/es4/smack_buds/my_pll/rtl/my_pll.v"
// file 1 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/collisions.vhd"
// file 2 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/controller.vhd"
// file 3 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/game_logic.vhd"
// file 4 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pattern_gen.vhd"
// file 5 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/physics.vhd"
// file 6 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/platform.vhd"
// file 7 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 8 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_idle_rom.vhd"
// file 9 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom1.vhd"
// file 10 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom2.vhd"
// file 11 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/top.vhd"
// file 12 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/vga.vhd"
// file 13 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 14 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 57 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 64 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output up, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);   /* synthesis lineinfo="@11(5[8],5[11])"*/
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire HSYNC_c, up_c, RGB_c_5, RGB_c_4, RGB_c_3, RGB_c_2, RGB_c_1, 
        RGB_c_0, controller_in_c, controller_latch_c;
    wire [10:0]internalrow;   /* synthesis lineinfo="@11(76[9],76[20])"*/
    wire [10:0]internalcol;   /* synthesis lineinfo="@11(77[9],77[20])"*/
    
    wire internalvalid;
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@11(79[9],79[34])"*/
    wire [10:0]xpos;   /* synthesis lineinfo="@11(81[9],81[13])"*/
    wire [10:0]ypos;   /* synthesis lineinfo="@11(82[9],82[13])"*/
    
    wire GND_net, col_10__N_140, row_10__N_152, VSYNC_N_156, n6, n405, 
        n11, n7;
    wire [10:0]drawing_tony_x_N_227;
    wire [10:0]drawing_tony_y_N_240;
    
    wire toout_5__N_169, toout_5__N_167;
    wire [3:0]xVelocity;   /* synthesis lineinfo="@5(30[14],30[23])"*/
    
    wire n2, x_10__N_385;
    wire [10:0]x_10__N_374;
    
    wire n5507, n8, n6_adj_559, n248, col_l_N_270, VCC_net, n2951, 
        n4053, n3236, n4261, n2875, n2812;
    
    VLO i1 (.Z(GND_net));
    OB \RGB_pad[4]  (.I(RGB_c_4), .O(RGB[4]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[5]  (.I(RGB_c_5), .O(RGB[5]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB up_pad (.I(up_c), .O(up));   /* synthesis lineinfo="@11(10[4],10[6])"*/
    vga internalvga (GND_net, {internalrow}, {internalcol}, internalvalid, 
        n405, internal25clk, row_10__N_152, col_10__N_140, xpos[3], 
        n6_adj_559, n8, HSYNC_c, VSYNC_N_156);   /* synthesis lineinfo="@11(92[18],92[21])"*/
    OB VSYNC_pad (.I(VSYNC_N_156), .O(VSYNC));   /* synthesis lineinfo="@11(9[4],9[9])"*/
    OB HSYNC_pad (.I(HSYNC_c), .O(HSYNC));   /* synthesis lineinfo="@11(8[4],8[9])"*/
    pllclock_to_60_hz sixtyHZclock (GND_net, internal25clk, internal60hzclk);   /* synthesis lineinfo="@11(90[19],90[36])"*/
    OB \RGB_pad[3]  (.I(RGB_c_3), .O(RGB[3]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[2]  (.I(RGB_c_2), .O(RGB[2]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[1]  (.I(RGB_c_1), .O(RGB[1]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB testPLLout_pad (.I(testPLLout_c), .O(testPLLout));   /* synthesis lineinfo="@11(12[4],12[14])"*/
    OB controller_latch_pad (.I(controller_latch_c), .O(controller_latch));   /* synthesis lineinfo="@11(15[4],15[20])"*/
    OB controller_clock_pad (.I(controller_clock_c), .O(controller_clock));   /* synthesis lineinfo="@11(16[4],16[20])"*/
    IB ext12m_pad (.I(ext12m), .O(ext12m_c));   /* synthesis lineinfo="@11(7[4],7[10])"*/
    IB controller_in_pad (.I(controller_in), .O(controller_in_c));   /* synthesis lineinfo="@11(14[4],14[17])"*/
    (* lut_function="(A+(B))" *) LUT4 i185_2_lut (.A(col_10__N_140), .B(row_10__N_152), 
            .Z(n405));
    defparam i185_2_lut.INIT = "0xeeee";
    game_logic game (ypos[0], internal60hzclk, x_10__N_385, n3236, xVelocity[2], 
            GND_net, {xpos}, xVelocity[3], x_10__N_374[7], ypos[3], 
            ypos[4], n2875, n4053, ypos[1], n5507, controller_buttons_signal[7], 
            ypos[2], ypos[9], ypos[7], ypos[8], ypos[5], ypos[6], 
            n248, n2951, n2, drawing_tony_y_N_240[4], drawing_tony_y_N_240[3], 
            drawing_tony_y_N_240[2], drawing_tony_y_N_240[7], drawing_tony_y_N_240[6], 
            drawing_tony_y_N_240[5], drawing_tony_y_N_240[8], drawing_tony_y_N_240[10], 
            drawing_tony_y_N_240[9], n4261, drawing_tony_x_N_227[10], 
            col_l_N_270, n7, n11);   /* synthesis lineinfo="@11(105[9],105[19])"*/
    my_pll pll (GND_net, ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@11(91[10],91[16])"*/
    (* lut_function="(A+(B))" *) LUT4 i2188_2_lut (.A(x_10__N_385), .B(x_10__N_374[7]), 
            .Z(n2951));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2188_2_lut.INIT = "0xeeee";
    pattern_gen patternmaker (GND_net, {xpos}, drawing_tony_x_N_227[10], 
            {internalrow}, ypos[5], ypos[6], drawing_tony_y_N_240[5], 
            drawing_tony_y_N_240[6], ypos[3], ypos[4], drawing_tony_y_N_240[3], 
            drawing_tony_y_N_240[4], drawing_tony_y_N_240[2], drawing_tony_y_N_240[7], 
            drawing_tony_y_N_240[8], {internalcol}, n6_adj_559, ypos[7], 
            ypos[8], ypos[9], drawing_tony_y_N_240[9], drawing_tony_y_N_240[10], 
            n8, ypos[1], ypos[0], ypos[2], toout_5__N_169, internal25clk, 
            internalvalid, toout_5__N_167, RGB_c_4, RGB_c_0, RGB_c_1, 
            RGB_c_2, RGB_c_3, RGB_c_5, n11, n6, n7, n2812, controller_buttons_signal[0]);   /* synthesis lineinfo="@11(93[19],93[30])"*/
    controller controller1 (GND_net, toout_5__N_169, controller_buttons_signal[0], 
            toout_5__N_167, controller_buttons_signal[7], x_10__N_385, 
            controller_in_c, controller_clock_c, controller_latch_c, xVelocity[2], 
            n5507, col_l_N_270, xpos[0], xpos[3], xVelocity[3], n248, 
            n4053, n2, n4261, n3236, internalcol[3], n6, n2812, 
            up_c, n2875, xpos[4]);   /* synthesis lineinfo="@11(84[18],84[28])"*/
    VHI i7612 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (input GND_net, output [10:0]internalrow, output [10:0]internalcol, 
            output internalvalid, input n405, input internal25clk, output row_10__N_152, 
            output col_10__N_140, input \xpos[3] , input n6, output n8, 
            output HSYNC_c, output VSYNC_N_156);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire n5587, n9506, n5589;
    wire [10:0]n62;
    
    wire n9503, VCC_net, n6994, n4, n4245;
    wire [10:0]n49;
    
    wire n2904, n14, n15, n10, n16, n15_adj_547, n5669, n9608, 
        n6_adj_549, n18, n5667, n9605, n5665, n9602, n5663, n9599, 
        n5661, n9596, n9527, n6_adj_558, n7012, n5595, n9518, 
        n5593, n9515, n5591, n9512, n9509;
    
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n5587), .CI0(n5587), .A1(GND_net), .B1(internalrow[2]), 
        .C1(GND_net), .D1(n9506), .CI1(n9506), .CO0(n9506), .CO1(n5589), 
        .S0(n62[1]), .S1(n62[2]));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n9503), .CI1(n9503), 
        .CO0(n9503), .CO1(n5587), .S1(n62[0]));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(internalrow[6]), .B(internalrow[8]), 
            .C(internalrow[7]), .Z(n6994));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B)+!A (B+!(C)))" *) LUT4 i1_3_lut (.A(internalcol[7]), 
            .B(internalcol[10]), .C(internalcol[8]), .Z(n4));
    defparam i1_3_lut.INIT = "0xcdcd";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i3489_3_lut (.A(internalrow[5]), 
            .B(internalrow[9]), .C(n6994), .Z(n4245));
    defparam i3489_3_lut.INIT = "0xecec";
    (* lut_function="(A (B (C (D))+!B (C))+!A ((D)+!B))" *) LUT4 valid_I_0_4_lut (.A(internalcol[9]), 
            .B(n4245), .C(n4), .D(internalrow[10]), .Z(internalvalid));   /* synthesis lineinfo="@12(40[23],40[52])"*/
    defparam valid_I_0_4_lut.INIT = "0xf531";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i9 (.D(n62[9]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[9]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i8 (.D(n62[8]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[8]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i7 (.D(n62[7]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[7]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i6 (.D(n62[6]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[6]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i5 (.D(n62[5]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[5]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i4 (.D(n62[4]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[4]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i3 (.D(n62[3]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[3]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i2 (.D(n62[2]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[2]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i1 (.D(n62[1]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[1]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i0 (.D(n49[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[0]));
    defparam col_176__i0.REGSET = "RESET";
    defparam col_176__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i0 (.D(n62[0]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[0]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 col_10__I_0_i8_4_lut_3_lut (.A(internalcol[3]), 
            .B(\xpos[3] ), .C(n6), .Z(n8));
    defparam col_10__I_0_i8_4_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(internalcol[6]), .B(internalcol[5]), 
            .Z(n2904));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i5_4_lut (.A(internalcol[0]), 
            .B(internalcol[7]), .C(internalcol[2]), .D(n2904), .Z(n14));
    defparam i5_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(internalcol[8]), 
            .B(internalcol[1]), .C(internalcol[4]), .D(internalcol[3]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i8_4_lut (.A(n15), .B(internalcol[9]), 
            .C(n14), .D(internalcol[10]), .Z(col_10__N_140));
    defparam i8_4_lut.INIT = "0x0080";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_49 (.A(internalrow[8]), 
            .B(internalrow[10]), .Z(n10));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i1_2_lut_adj_49.INIT = "0xeeee";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i7_4_lut (.A(internalrow[2]), 
            .B(internalrow[1]), .C(internalrow[5]), .D(n10), .Z(n16));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i7_4_lut.INIT = "0xfffd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_50 (.A(internalrow[7]), 
            .B(internalrow[0]), .C(internalrow[6]), .D(internalrow[4]), 
            .Z(n15_adj_547));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6_4_lut_adj_50.INIT = "0xfffe";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i6616_4_lut (.A(internalrow[9]), 
            .B(n15_adj_547), .C(internalrow[3]), .D(n16), .Z(row_10__N_152));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6616_4_lut.INIT = "0x0020";
    FA2 col_176_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n5669), .CI0(n5669), .A1(GND_net), .B1(GND_net), .C1(internalcol[10]), 
        .D1(n9608), .CI1(n9608), .CO0(n9608), .S0(n49[9]), .S1(n49[10]));
    defparam col_176_add_4_11.INIT0 = "0xc33c";
    defparam col_176_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_51 (.A(internalcol[9]), 
            .B(internalcol[7]), .Z(n6_adj_549));
    defparam i1_2_lut_adj_51.INIT = "0x8888";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i31_3_lut (.A(internalcol[6]), 
            .B(internalcol[4]), .C(internalcol[5]), .Z(n18));
    defparam i31_3_lut.INIT = "0x7e7e";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i6626_4_lut (.A(internalcol[10]), 
            .B(n18), .C(internalcol[8]), .D(n6_adj_549), .Z(HSYNC_c));
    defparam i6626_4_lut.INIT = "0xfbff";
    FA2 col_176_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n5667), .CI0(n5667), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n9605), .CI1(n9605), .CO0(n9605), .CO1(n5669), .S0(n49[7]), 
        .S1(n49[8]));
    defparam col_176_add_4_9.INIT0 = "0xc33c";
    defparam col_176_add_4_9.INIT1 = "0xc33c";
    FA2 col_176_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n5665), .CI0(n5665), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n9602), .CI1(n9602), .CO0(n9602), .CO1(n5667), .S0(n49[5]), 
        .S1(n49[6]));
    defparam col_176_add_4_7.INIT0 = "0xc33c";
    defparam col_176_add_4_7.INIT1 = "0xc33c";
    FA2 col_176_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n5663), .CI0(n5663), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n9599), .CI1(n9599), .CO0(n9599), .CO1(n5665), .S0(n49[3]), 
        .S1(n49[4]));
    defparam col_176_add_4_5.INIT0 = "0xc33c";
    defparam col_176_add_4_5.INIT1 = "0xc33c";
    FA2 col_176_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n5661), .CI0(n5661), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n9596), .CI1(n9596), .CO0(n9596), .CO1(n5663), .S0(n49[1]), 
        .S1(n49[2]));
    defparam col_176_add_4_3.INIT0 = "0xc33c";
    defparam col_176_add_4_3.INIT1 = "0xc33c";
    FA2 col_176_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n9527), .CI1(n9527), 
        .CO0(n9527), .CO1(n5661), .S1(n49[0]));
    defparam col_176_add_4_1.INIT0 = "0xc33c";
    defparam col_176_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_52 (.A(internalrow[10]), 
            .B(internalrow[5]), .Z(n6_adj_558));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i1_2_lut_adj_52.INIT = "0x4444";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_4_lut (.A(internalrow[4]), 
            .B(internalrow[1]), .C(internalrow[3]), .D(internalrow[2]), 
            .Z(n7012));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i2_4_lut.INIT = "0x0040";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6612_4_lut (.A(n6994), .B(n7012), 
            .C(internalrow[9]), .D(n6_adj_558), .Z(VSYNC_N_156));   /* synthesis lineinfo="@12(39[13],39[61])"*/
    defparam i6612_4_lut.INIT = "0xf7ff";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i1 (.D(n49[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[1]));
    defparam col_176__i1.REGSET = "RESET";
    defparam col_176__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i2 (.D(n49[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[2]));
    defparam col_176__i2.REGSET = "RESET";
    defparam col_176__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i3 (.D(n49[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[3]));
    defparam col_176__i3.REGSET = "RESET";
    defparam col_176__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i4 (.D(n49[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[4]));
    defparam col_176__i4.REGSET = "RESET";
    defparam col_176__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i5 (.D(n49[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[5]));
    defparam col_176__i5.REGSET = "RESET";
    defparam col_176__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i6 (.D(n49[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[6]));
    defparam col_176__i6.REGSET = "RESET";
    defparam col_176__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i7 (.D(n49[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[7]));
    defparam col_176__i7.REGSET = "RESET";
    defparam col_176__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i8 (.D(n49[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[8]));
    defparam col_176__i8.REGSET = "RESET";
    defparam col_176__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i9 (.D(n49[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[9]));
    defparam col_176__i9.REGSET = "RESET";
    defparam col_176__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_176__i10 (.D(n49[10]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_140), .Q(internalcol[10]));
    defparam col_176__i10.REGSET = "RESET";
    defparam col_176__i10.SRMODE = "CE_OVER_LSR";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n5595), .CI0(n5595), .A1(GND_net), .B1(internalrow[10]), 
        .C1(GND_net), .D1(n9518), .CI1(n9518), .CO0(n9518), .S0(n62[9]), 
        .S1(n62[10]));
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n5593), .CI0(n5593), .A1(GND_net), .B1(internalrow[8]), 
        .C1(GND_net), .D1(n9515), .CI1(n9515), .CO0(n9515), .CO1(n5595), 
        .S0(n62[7]), .S1(n62[8]));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n5591), .CI0(n5591), .A1(GND_net), .B1(internalrow[6]), 
        .C1(GND_net), .D1(n9512), .CI1(n9512), .CO0(n9512), .CO1(n5593), 
        .S0(n62[5]), .S1(n62[6]));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n5589), .CI0(n5589), .A1(GND_net), .B1(internalrow[4]), 
        .C1(GND_net), .D1(n9509), .CI1(n9509), .CO0(n9509), .CO1(n5591), 
        .S0(n62[3]), .S1(n62[4]));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i10 (.D(n62[10]), 
            .SP(n405), .CK(internal25clk), .SR(row_10__N_152), .Q(internalrow[10]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i10.REGSET = "RESET";
    defparam row__i10.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input GND_net, input internal25clk, output internal60hzclk);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire n5681, n9623;
    wire [18:0]clock_count;   /* synthesis lineinfo="@7(13[9],13[20])"*/
    
    wire n5683;
    wire [18:0]n81;
    
    wire n5679, n9620, n5677, n9617, n5675, n9614, n5673, n9611, 
        n9530, VCC_net, n7421, n8, n12, n11, n14, n6, n5689, 
        n9635, n5687, n9632, n5685, n9629, n9626;
    
    FA2 clock_count_175_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n5681), .CI0(n5681), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n9623), .CI1(n9623), .CO0(n9623), .CO1(n5683), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_175_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n5679), .CI0(n5679), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n9620), .CI1(n9620), .CO0(n9620), .CO1(n5681), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_175_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[1]));
    defparam clock_count_175__i1.REGSET = "RESET";
    defparam clock_count_175__i1.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_175_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n5677), .CI0(n5677), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n9617), .CI1(n9617), .CO0(n9617), .CO1(n5679), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_175_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_7.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n5675), .CI0(n5675), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n9614), .CI1(n9614), .CO0(n9614), .CO1(n5677), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_175_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n5673), .CI0(n5673), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n9611), .CI1(n9611), .CO0(n9611), .CO1(n5675), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_175_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_3.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n9530), 
        .CI1(n9530), .CO0(n9530), .CO1(n5673), .S1(n81[0]));
    defparam clock_count_175_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i6101_3_lut (.A(clock_count[14]), 
            .B(clock_count[7]), .C(clock_count[18]), .Z(n7421));
    defparam i6101_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(clock_count[13]), .B(clock_count[17]), 
            .Z(n8));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(clock_count[4]), 
            .B(clock_count[1]), .C(clock_count[0]), .D(clock_count[2]), 
            .Z(n12));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i4_4_lut (.A(clock_count[8]), 
            .B(n8), .C(n7421), .D(clock_count[9]), .Z(n11));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i4_4_lut.INIT = "0xdfff";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i5_4_lut_adj_47 (.A(clock_count[12]), 
            .B(clock_count[11]), .C(n11), .D(n12), .Z(n14));
    defparam i5_4_lut_adj_47.INIT = "0xfff7";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_4_lut (.A(clock_count[3]), 
            .B(clock_count[16]), .C(n14), .D(clock_count[5]), .Z(n6));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i1_4_lut.INIT = "0x0800";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut_adj_48 (.A(clock_count[10]), 
            .B(clock_count[15]), .C(clock_count[6]), .D(n6), .Z(internal60hzclk));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i4_4_lut_adj_48.INIT = "0x8000";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[2]));
    defparam clock_count_175__i2.REGSET = "RESET";
    defparam clock_count_175__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[3]));
    defparam clock_count_175__i3.REGSET = "RESET";
    defparam clock_count_175__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[4]));
    defparam clock_count_175__i4.REGSET = "RESET";
    defparam clock_count_175__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[5]));
    defparam clock_count_175__i5.REGSET = "RESET";
    defparam clock_count_175__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[6]));
    defparam clock_count_175__i6.REGSET = "RESET";
    defparam clock_count_175__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[7]));
    defparam clock_count_175__i7.REGSET = "RESET";
    defparam clock_count_175__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[8]));
    defparam clock_count_175__i8.REGSET = "RESET";
    defparam clock_count_175__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[9]));
    defparam clock_count_175__i9.REGSET = "RESET";
    defparam clock_count_175__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[10]));
    defparam clock_count_175__i10.REGSET = "RESET";
    defparam clock_count_175__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[11]));
    defparam clock_count_175__i11.REGSET = "RESET";
    defparam clock_count_175__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[12]));
    defparam clock_count_175__i12.REGSET = "RESET";
    defparam clock_count_175__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[13]));
    defparam clock_count_175__i13.REGSET = "RESET";
    defparam clock_count_175__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[14]));
    defparam clock_count_175__i14.REGSET = "RESET";
    defparam clock_count_175__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[15]));
    defparam clock_count_175__i15.REGSET = "RESET";
    defparam clock_count_175__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[16]));
    defparam clock_count_175__i16.REGSET = "RESET";
    defparam clock_count_175__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[17]));
    defparam clock_count_175__i17.REGSET = "RESET";
    defparam clock_count_175__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[18]));
    defparam clock_count_175__i18.REGSET = "RESET";
    defparam clock_count_175__i18.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_175_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n5689), .CI0(n5689), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n9635), .CI1(n9635), .CO0(n9635), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_175_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_19.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n5687), .CI0(n5687), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n9632), .CI1(n9632), .CO0(n9632), .CO1(n5689), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_175_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_17.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n5685), .CI0(n5685), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n9629), .CI1(n9629), .CO0(n9629), .CO1(n5687), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_175_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_15.INIT1 = "0xc33c";
    FA2 clock_count_175_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n5683), .CI0(n5683), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n9626), .CI1(n9626), .CO0(n9626), .CO1(n5685), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_175_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_175_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_175__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[0]));
    defparam clock_count_175__i0.REGSET = "RESET";
    defparam clock_count_175__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (output \ypos[0] , input internal60hzclk, input x_10__N_385, 
            input n3236, output \xVelocity[2] , input GND_net, output [10:0]xpos, 
            output \xVelocity[3] , output \x_10__N_374[7] , output \ypos[3] , 
            output \ypos[4] , output n2875, output n4053, output \ypos[1] , 
            output n5507, input \controller_buttons_signal[7] , output \ypos[2] , 
            output \ypos[9] , output \ypos[7] , output \ypos[8] , output \ypos[5] , 
            output \ypos[6] , input n248, input n2951, output n2, input \drawing_tony_y_N_240[4] , 
            input \drawing_tony_y_N_240[3] , input \drawing_tony_y_N_240[2] , 
            input \drawing_tony_y_N_240[7] , input \drawing_tony_y_N_240[6] , 
            input \drawing_tony_y_N_240[5] , input \drawing_tony_y_N_240[8] , 
            input \drawing_tony_y_N_240[10] , input \drawing_tony_y_N_240[9] , 
            output n4261, input \drawing_tony_x_N_227[10] , output col_l_N_270, 
            output n7, output n11);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire col_t, n12, n11_c;
    
    physics phys_map (\ypos[0] , internal60hzclk, x_10__N_385, n3236, 
            \xVelocity[3] , \xVelocity[2] , Open_0, Open_1, GND_net, 
            {xpos}, \x_10__N_374[7] , \ypos[3] , \ypos[4] , n2875, 
            n4053, \ypos[1] , n5507, col_t, \controller_buttons_signal[7] , 
            \ypos[2] , \ypos[9] , \ypos[7] , \ypos[8] , \ypos[5] , 
            \ypos[6] , n248, n12, n11_c, n2951, n2);   /* synthesis lineinfo="@3(75[13],75[20])"*/
    collisions col_map (\drawing_tony_y_N_240[4] , \drawing_tony_y_N_240[3] , 
            \drawing_tony_y_N_240[2] , \drawing_tony_y_N_240[7] , \drawing_tony_y_N_240[6] , 
            \drawing_tony_y_N_240[5] , \drawing_tony_y_N_240[8] , \drawing_tony_y_N_240[10] , 
            \drawing_tony_y_N_240[9] , \ypos[6] , \ypos[5] , \ypos[3] , 
            \ypos[8] , \ypos[9] , \ypos[7] , {xpos}, n2875, n4261, 
            \ypos[1] , \ypos[0] , \ypos[4] , \ypos[2] , n11_c, n12, 
            \drawing_tony_x_N_227[10] , col_t, col_l_N_270, n7, n11);   /* synthesis lineinfo="@3(62[12],62[22])"*/
    
endmodule

//
// Verilog Description of module physics
//

module physics (output \ypos[0] , input internal60hzclk, input x_10__N_385, 
            input n3236, output \xVelocity[3] , output \xVelocity[2] , 
            output \xVelocity[1] , output \xVelocity[0] , input GND_net, 
            output [10:0]xpos, output \x_10__N_374[7] , output \ypos[3] , 
            output \ypos[4] , input n2875, output n4053, output \ypos[1] , 
            output n5507, input col_t, input \controller_buttons_signal[7] , 
            output \ypos[2] , output \ypos[9] , output \ypos[7] , output \ypos[8] , 
            output \ypos[5] , output \ypos[6] , input n248, output n12, 
            output n11, input n2951, output n2);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    wire [10:0]y_10__N_389;
    
    wire n6483, n5557, n9434, n5559;
    wire [10:0]n62;
    
    wire n5555, n9431, n117, n639, n8, n641, n637, n640, n636, 
        n12_c, n638, n635, n4, n5553, n9428, n634, n632, n633, 
        n644;
    wire [10:0]n1;
    wire [10:0]n62_adj_541;
    
    wire n165;
    wire [10:0]n656;
    
    wire n668;
    wire [10:0]x_10__N_374;
    
    wire n677, n670, n675, n18, n5745, n9455;
    wire [10:0]n1_adj_542;
    wire [10:0]n1_adj_543;
    
    wire n674, n678, n17, n672, n669, n676, n673, n19, n681;
    wire [4:0]n111;
    
    wire VCC_net;
    wire [4:0]yVelocity;   /* synthesis lineinfo="@5(29[14],29[23])"*/
    
    wire n2682, n5551, n9425;
    wire [3:0]xVelocity;   /* synthesis lineinfo="@5(30[14],30[23])"*/
    
    wire n6486, n6484, n8_adj_470;
    wire [10:0]n1253;
    
    wire n7796, n563, n7386, n566, n9419, n5530, n9305, n5532, 
        n7384, n565, n7388, n567, n285, n170, n6_adj_479, n2_adj_480, 
        n7377, n7378, n562, n7382, n564, n7392, n569, n7390, 
        n568, n174, n8_adj_483, n6_adj_484, n4285, n561, n573, 
        n560, n575;
    wire [10:0]n585;
    
    wire n606, n5743, n9452, n5741, n9449, n5739, n9446;
    wire [9:0]n1267;
    
    wire n609, n642, n4203, n107;
    wire [10:0]n1006;
    
    wire n114_adj_498, n5613, n9473, n111_2, n174_adj_499, n115, 
        n112, n116_adj_500, n110, n113, n5737, n9443, n109, n676_adj_504, 
        n239;
    wire [4:0]n129;
    
    wire n605, n175, n8_adj_505, n604, n602, n603, n4237, n601, 
        n600, n599, n6447, n598, n9422, n636_adj_510, n635_adj_511, 
        n639_adj_512, n10_adj_513, n16, n637_adj_514, n643, n640_adj_515, 
        n15, n634_adj_516, n646, n5611, n9470, n94, n5571, n9488, 
        n5733, n9332;
    wire [10:0]n1_adj_544;
    
    wire n9296, n5528, n5731, n9329, n5729, n9326, n5727, n9323, 
        n5725, n9320, n9299, n5722, n9416, n5609, n9467, n5607, 
        n9464, n5605, n9461, n5569, n9485, n5720, n9413, n5718, 
        n9410, n9302, n9458, n5567, n9482, n5536, n9314, n5565, 
        n9479, n5534, n9311, n5563, n9476, n9308, n5716, n9407, 
        n5714, n9404, n4_adj_529, n9317, n673_adj_532, n671, n668_adj_533, 
        n95, n9440, n9437, n5711, n9365, n5709, n9362, n5707, 
        n9359, n12_adj_536, n11_adj_537, n5705, n9356, n5703, n9353, 
        n9350, n5699, n9347, n166, n5697, n9344, n227, n5695, 
        n9341, n340, n5693, n9338, n172, n171, n9335, n173;
    wire [3:0]n21;
    
    wire n638_adj_538, n4173, n4145, n4161, n641_adj_540, GND_net_c;
    
    FD1P3XZ xVelocity_178__i2 (.D(n6483), .SP(n3236), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(\xVelocity[2] ));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_178__i2.REGSET = "RESET";
    defparam xVelocity_178__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i0 (.D(x_10__N_374[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i0.REGSET = "RESET";
    defparam x_i0.SRMODE = "CE_OVER_LSR";
    FA2 add_33_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(\xVelocity[3] ), 
        .D0(n5557), .CI0(n5557), .A1(GND_net), .B1(xpos[8]), .C1(\xVelocity[3] ), 
        .D1(n9434), .CI1(n9434), .CO0(n9434), .CO1(n5559), .S0(n62[7]), 
        .S1(n62[8]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_9.INIT0 = "0xc33c";
    defparam add_33_add_5_9.INIT1 = "0xc33c";
    FA2 add_33_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(\xVelocity[3] ), 
        .D0(n5555), .CI0(n5555), .A1(GND_net), .B1(xpos[6]), .C1(\xVelocity[3] ), 
        .D1(n9431), .CI1(n9431), .CO0(n9431), .CO1(n5557), .S0(n62[5]), 
        .S1(n62[6]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_7.INIT0 = "0xc33c";
    defparam add_33_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n117), .B(n639), .Z(n8));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n641), .B(n637), 
            .C(n640), .D(n636), .Z(n12_c));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut (.A(n638), .B(n635), 
            .C(n12_c), .D(n8), .Z(n4));
    defparam i1_4_lut.INIT = "0xeccc";
    FA2 add_33_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(\xVelocity[3] ), 
        .D0(n5553), .CI0(n5553), .A1(GND_net), .B1(xpos[4]), .C1(\xVelocity[3] ), 
        .D1(n9428), .CI1(n9428), .CO0(n9428), .CO1(n5555), .S0(n62[3]), 
        .S1(n62[4]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_5.INIT0 = "0xc33c";
    defparam add_33_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3497_4_lut (.A(n634), 
            .B(n632), .C(n633), .D(n4), .Z(n644));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3497_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B))" *) LUT4 i623_2_lut (.A(n1[10]), .B(n62_adj_541[10]), 
            .Z(n165));
    defparam i623_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3498_2_lut (.A(n644), .B(n656[10]), 
            .Z(n668));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3498_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i0 (.D(n111[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2682), .Q(yVelocity[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i0.REGSET = "RESET";
    defparam yVelocity__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i437_3_lut (.A(n641), 
            .B(n656[1]), .C(n644), .Z(n677));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i437_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i430_3_lut (.A(n634), 
            .B(n656[8]), .C(n644), .Z(n670));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i430_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i435_3_lut (.A(n639), 
            .B(n656[3]), .C(n644), .Z(n675));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i435_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n675), .B(n670), 
            .C(n677), .D(n668), .Z(n18));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    FA2 mod_34_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_542[9]), 
        .D0(n5745), .CI0(n5745), .A1(GND_net), .B1(GND_net), .C1(n1_adj_542[10]), 
        .D1(n9455), .CI1(n9455), .CO0(n9455), .S0(n1_adj_543[9]), .S1(n1_adj_543[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6_3_lut (.A(n674), .B(\x_10__N_374[7] ), 
            .C(n678), .Z(n17));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i6_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n672), .B(n669), 
            .C(n676), .D(n673), .Z(n19));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_34_i441_4_lut (.A(n62[10]), 
            .B(n19), .C(n17), .D(n18), .Z(n681));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i441_4_lut.INIT = "0xaaa8";
    FD1P3XZ xVelocity_178__i3 (.D(n6486), .SP(n3236), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(\xVelocity[3] ));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_178__i3.REGSET = "RESET";
    defparam xVelocity_178__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_33_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(xVelocity[1]), 
        .D0(n5551), .CI0(n5551), .A1(GND_net), .B1(xpos[2]), .C1(\xVelocity[2] ), 
        .D1(n9425), .CI1(n9425), .CO0(n9425), .CO1(n5553), .S0(n62[1]), 
        .S1(n62[2]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_3.INIT0 = "0xc33c";
    defparam add_33_add_5_3.INIT1 = "0xc33c";
    FD1P3XZ xVelocity_178__i1 (.D(n6484), .SP(n3236), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[1]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_178__i1.REGSET = "RESET";
    defparam xVelocity_178__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i438_3_lut (.A(n117), 
            .B(n656[0]), .C(n644), .Z(n678));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i438_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i2 (.D(n676_adj_504), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[1] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i2.REGSET = "RESET";
    defparam y_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i6373_2_lut (.A(n8_adj_470), .B(n1253[8]), 
            .Z(n7796));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6373_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i6062_4_lut (.A(n62_adj_541[8]), 
            .B(n7796), .C(n62_adj_541[10]), .D(n1[8]), .Z(n563));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6062_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6068_3_lut (.A(n62_adj_541[5]), 
            .B(n7386), .C(n62_adj_541[10]), .Z(n566));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6068_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(xVelocity[0]), .D1(n9419), .CI1(n9419), .CO0(n9419), 
        .CO1(n5551), .S1(n62[0]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_1.INIT0 = "0xc33c";
    defparam add_33_add_5_1.INIT1 = "0xc33c";
    FA2 add_47_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(yVelocity[3]), 
        .D0(n5530), .CI0(n5530), .A1(GND_net), .B1(\ypos[4] ), .C1(yVelocity[4]), 
        .D1(n9305), .CI1(n9305), .CO0(n9305), .CO1(n5532), .S0(n62_adj_541[3]), 
        .S1(n62_adj_541[4]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_5.INIT0 = "0xc33c";
    defparam add_47_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6066_3_lut (.A(n62_adj_541[6]), 
            .B(n7384), .C(n62_adj_541[10]), .Z(n565));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6066_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6070_3_lut (.A(n62_adj_541[4]), 
            .B(n7388), .C(n62_adj_541[10]), .Z(n567));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6070_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i8_3_lut (.A(n62_adj_541[7]), 
            .B(n1[7]), .C(n62_adj_541[10]), .Z(n285));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i6_3_lut (.A(n62_adj_541[5]), 
            .B(n1[5]), .C(n62_adj_541[10]), .Z(n170));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(n1[3]), .B(n1[4]), 
            .C(n1[6]), .D(n6_adj_479), .Z(n2_adj_480));
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (D))+!A (B (C (D))))" *) LUT4 i3_4_lut (.A(n285), 
            .B(n1[10]), .C(n2_adj_480), .D(n1[9]), .Z(n8_adj_470));
    defparam i3_4_lut.INIT = "0xc800";
    (* lut_function="(A (B))" *) LUT4 i6058_2_lut (.A(n1[8]), .B(n8_adj_470), 
            .Z(n7377));
    defparam i6058_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6060_3_lut (.A(n62_adj_541[9]), 
            .B(n7378), .C(n62_adj_541[10]), .Z(n562));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6060_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6064_3_lut (.A(n62_adj_541[7]), 
            .B(n7382), .C(n62_adj_541[10]), .Z(n564));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6064_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6074_3_lut (.A(n62_adj_541[2]), 
            .B(n7392), .C(n62_adj_541[10]), .Z(n569));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6074_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6072_3_lut (.A(n62_adj_541[3]), 
            .B(n7390), .C(n62_adj_541[10]), .Z(n568));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6072_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(n568), .B(n174), 
            .C(n569), .Z(n8_adj_483));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(n564), .B(n562), .Z(n6_adj_484));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3529_4_lut (.A(n567), 
            .B(n565), .C(n8_adj_483), .D(n566), .Z(n4285));
    defparam i3529_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3555_4_lut (.A(n4285), 
            .B(n561), .C(n6_adj_484), .D(n563), .Z(n573));
    defparam i3555_4_lut.INIT = "0xeccc";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i328_2_lut_3_lut (.A(yVelocity[1]), 
            .B(n560), .C(yVelocity[2]), .Z(n111[2]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i328_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i330_2_lut_3_lut (.A(yVelocity[1]), 
            .B(n560), .C(yVelocity[2]), .Z(n575));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i330_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i2_3_lut (.A(n62_adj_541[1]), 
            .B(n1[1]), .C(n62_adj_541[10]), .Z(n174));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i390_3_lut (.A(n174), 
            .B(n585[1]), .C(n573), .Z(n606));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i390_3_lut.INIT = "0xcaca";
    FA2 mod_34_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_542[7]), 
        .D0(n5743), .CI0(n5743), .A1(GND_net), .B1(GND_net), .C1(n1_adj_542[8]), 
        .D1(n9452), .CI1(n9452), .CO0(n9452), .CO1(n5745), .S0(n1_adj_543[7]), 
        .S1(n1_adj_543[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_542[5]), 
        .D0(n5741), .CI0(n5741), .A1(GND_net), .B1(GND_net), .C1(n1_adj_542[6]), 
        .D1(n9449), .CI1(n9449), .CO0(n9449), .CO1(n5743), .S0(n1_adj_543[5]), 
        .S1(n1_adj_543[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_542[3]), 
        .D0(n5739), .CI0(n5739), .A1(GND_net), .B1(GND_net), .C1(n1_adj_542[4]), 
        .D1(n9446), .CI1(n9446), .CO0(n9446), .CO1(n5741), .S0(n1_adj_543[3]), 
        .S1(n1_adj_543[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i415_3_lut (.A(n606), 
            .B(n1267[1]), .C(n609), .Z(n642));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i415_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i410_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[3]), .D(n114_adj_498), .Z(n639));
    defparam mod_34_i410_3_lut_4_lut.INIT = "0xf780";
    FA2 add_524_12 (.A0(GND_net), .B0(n107), .C0(GND_net), .D0(n5613), 
        .CI0(n5613), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9473), 
        .CI1(n9473), .CO0(n9473), .S0(n1006[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_12.INIT0 = "0xc33c";
    defparam add_524_12.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i407_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[6]), .D(n111_2), .Z(n636));
    defparam mod_34_i407_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i404_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[9]), .D(n174_adj_499), .Z(n633));
    defparam mod_34_i404_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i411_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[2]), .D(n115), .Z(n640));
    defparam mod_34_i411_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i408_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[5]), .D(n112), .Z(n637));
    defparam mod_34_i408_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i412_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[1]), .D(n116_adj_500), .Z(n641));
    defparam mod_34_i412_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i406_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[7]), .D(n110), .Z(n635));
    defparam mod_34_i406_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i409_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[4]), .D(n113), .Z(n638));
    defparam mod_34_i409_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i3_1_lut (.A(n62[2]), 
            .Z(n1_adj_542[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    FA2 mod_34_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_542[1]), 
        .D0(n5737), .CI0(n5737), .A1(GND_net), .B1(GND_net), .C1(n1_adj_542[2]), 
        .D1(n9443), .CI1(n9443), .CO0(n9443), .CO1(n5739), .S0(n1_adj_543[1]), 
        .S1(n1_adj_543[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i2_1_lut (.A(n62[1]), 
            .Z(n1_adj_542[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i5_1_lut (.A(n62[4]), 
            .Z(n1_adj_542[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i405_3_lut_4_lut (.A(n4203), 
            .B(n107), .C(n1006[8]), .D(n109), .Z(n634));
    defparam mod_34_i405_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i4_1_lut (.A(n62[3]), 
            .Z(n1_adj_542[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i7_1_lut (.A(n62[6]), 
            .Z(n1_adj_542[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i315_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n560));
    defparam i315_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 i313_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n111[0]));
    defparam i313_2_lut_3_lut.INIT = "0x2d2d";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i6_1_lut (.A(n62[5]), 
            .Z(n1_adj_542[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i9_1_lut (.A(n62[8]), 
            .Z(n1_adj_542[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i3297_2_lut (.A(n2875), .B(xpos[4]), 
            .Z(n4053));
    defparam i3297_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i8_1_lut (.A(n62[7]), 
            .Z(n1_adj_542[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i4 (.D(n129[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(yVelocity[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i4.REGSET = "RESET";
    defparam yVelocity__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i3 (.D(y_10__N_389[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[2] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i3.REGSET = "RESET";
    defparam y_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i4753_2_lut (.A(xVelocity[1]), .B(xVelocity[0]), 
            .Z(n5507));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4753_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_38 (.A(n605), .B(n175), 
            .C(n606), .Z(n8_adj_505));
    defparam i3_3_lut_adj_38.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3481_4_lut (.A(n604), 
            .B(n602), .C(n8_adj_505), .D(n603), .Z(n4237));
    defparam i3481_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_39 (.A(n4237), 
            .B(n601), .C(n600), .D(n599), .Z(n6447));
    defparam i3_4_lut_adj_39.INIT = "0x8000";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_4_lut_adj_40 (.A(n598), .B(n6447), 
            .C(n573), .D(n585[10]), .Z(n609));
    defparam i1_4_lut_adj_40.INIT = "0xfeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i1_3_lut (.A(n62_adj_541[0]), 
            .B(n1[0]), .C(n62_adj_541[10]), .Z(n175));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i1_3_lut.INIT = "0xcaca";
    FA2 mod_34_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_adj_542[0]), .D1(n9422), 
        .CI1(n9422), .CO0(n9422), .CO1(n5737), .S1(n1_adj_543[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_41 (.A(n636_adj_510), 
            .B(n635_adj_511), .C(n639_adj_512), .D(n10_adj_513), .Z(n16));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i7_4_lut_adj_41.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(n637_adj_514), 
            .B(n643), .C(n640_adj_515), .D(n642), .Z(n15));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_48_i419_4_lut (.A(n62_adj_541[10]), 
            .B(n15), .C(n634_adj_516), .D(n16), .Z(n646));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i419_4_lut.INIT = "0xaaa8";
    FA2 add_524_10 (.A0(GND_net), .B0(n109), .C0(VCC_net), .D0(n5611), 
        .CI0(n5611), .A1(GND_net), .B1(n174_adj_499), .C1(VCC_net), 
        .D1(n9470), .CI1(n9470), .CO0(n9470), .CO1(n5613), .S0(n1006[8]), 
        .S1(n1006[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_10.INIT0 = "0xc33c";
    defparam add_524_10.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i37_2_lut (.A(col_t), .B(\controller_buttons_signal[7] ), 
            .Z(n94));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i37_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i416_3_lut (.A(n175), 
            .B(n1267[0]), .C(n609), .Z(n643));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i416_3_lut.INIT = "0xcaca";
    FA2 mod_34_add_426_11 (.A0(GND_net), .B0(n633), .C0(GND_net), .D0(n5571), 
        .CI0(n5571), .A1(GND_net), .B1(n632), .C1(VCC_net), .D1(n9488), 
        .CI1(n9488), .CO0(n9488), .S0(n656[9]), .S1(n656[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_11.INIT0 = "0xc33c";
    defparam mod_34_add_426_11.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_544[9]), 
        .D0(n5733), .CI0(n5733), .A1(GND_net), .B1(GND_net), .C1(n1_adj_544[10]), 
        .D1(n9332), .CI1(n9332), .CO0(n9332), .S0(n1[9]), .S1(n1[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    FA2 add_47_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(yVelocity[0]), .D1(n9296), .CI1(n9296), 
        .CO0(n9296), .CO1(n5528), .S1(n62_adj_541[0]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_1.INIT0 = "0xc33c";
    defparam add_47_add_5_1.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_544[7]), 
        .D0(n5731), .CI0(n5731), .A1(GND_net), .B1(GND_net), .C1(n1_adj_544[8]), 
        .D1(n9329), .CI1(n9329), .CO0(n9329), .CO1(n5733), .S0(n1[7]), 
        .S1(n1[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_544[5]), 
        .D0(n5729), .CI0(n5729), .A1(GND_net), .B1(GND_net), .C1(n1_adj_544[6]), 
        .D1(n9326), .CI1(n9326), .CO0(n9326), .CO1(n5731), .S0(n1[5]), 
        .S1(n1[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i3294_3_lut (.A(n643), 
            .B(n94), .C(n646), .Z(y_10__N_389[0]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3294_3_lut.INIT = "0xdede";
    FA2 mod_48_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_544[3]), 
        .D0(n5727), .CI0(n5727), .A1(GND_net), .B1(GND_net), .C1(n1_adj_544[4]), 
        .D1(n9323), .CI1(n9323), .CO0(n9323), .CO1(n5729), .S0(n1[3]), 
        .S1(n1[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_544[1]), 
        .D0(n5725), .CI0(n5725), .A1(GND_net), .B1(GND_net), .C1(n1_adj_544[2]), 
        .D1(n9320), .CI1(n9320), .CO0(n9320), .CO1(n5727), .S0(n1[1]), 
        .S1(n1[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_adj_544[0]), .D1(n9299), 
        .CI1(n9299), .CO0(n9299), .CO1(n5725), .S1(n1[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    FA2 add_545_11 (.A0(GND_net), .B0(n598), .C0(VCC_net), .D0(n5722), 
        .CI0(n5722), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9416), 
        .CI1(n9416), .CO0(n9416), .S0(n1267[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_11.INIT0 = "0xc33c";
    defparam add_545_11.INIT1 = "0xc33c";
    FA2 add_524_8 (.A0(GND_net), .B0(n111_2), .C0(GND_net), .D0(n5609), 
        .CI0(n5609), .A1(GND_net), .B1(n110), .C1(GND_net), .D1(n9467), 
        .CI1(n9467), .CO0(n9467), .CO1(n5611), .S0(n1006[6]), .S1(n1006[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_8.INIT0 = "0xc33c";
    defparam add_524_8.INIT1 = "0xc33c";
    FA2 add_524_6 (.A0(GND_net), .B0(n113), .C0(GND_net), .D0(n5607), 
        .CI0(n5607), .A1(GND_net), .B1(n112), .C1(GND_net), .D1(n9464), 
        .CI1(n9464), .CO0(n9464), .CO1(n5609), .S0(n1006[4]), .S1(n1006[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_6.INIT0 = "0xc33c";
    defparam add_524_6.INIT1 = "0xc33c";
    FA2 add_524_4 (.A0(GND_net), .B0(n115), .C0(GND_net), .D0(n5605), 
        .CI0(n5605), .A1(GND_net), .B1(n114_adj_498), .C1(GND_net), 
        .D1(n9461), .CI1(n9461), .CO0(n9461), .CO1(n5607), .S0(n1006[2]), 
        .S1(n1006[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_4.INIT0 = "0xc33c";
    defparam add_524_4.INIT1 = "0xc33c";
    FA2 mod_34_add_426_9 (.A0(GND_net), .B0(n635), .C0(VCC_net), .D0(n5569), 
        .CI0(n5569), .A1(GND_net), .B1(n634), .C1(VCC_net), .D1(n9485), 
        .CI1(n9485), .CO0(n9485), .CO1(n5571), .S0(n656[7]), .S1(n656[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_9.INIT0 = "0xc33c";
    defparam mod_34_add_426_9.INIT1 = "0xc33c";
    FA2 add_545_9 (.A0(GND_net), .B0(n600), .C0(GND_net), .D0(n5720), 
        .CI0(n5720), .A1(GND_net), .B1(n599), .C1(GND_net), .D1(n9413), 
        .CI1(n9413), .CO0(n9413), .CO1(n5722), .S0(n1267[7]), .S1(n1267[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_9.INIT0 = "0xc33c";
    defparam add_545_9.INIT1 = "0xc33c";
    FA2 add_545_7 (.A0(GND_net), .B0(n602), .C0(VCC_net), .D0(n5718), 
        .CI0(n5718), .A1(GND_net), .B1(n601), .C1(GND_net), .D1(n9410), 
        .CI1(n9410), .CO0(n9410), .CO1(n5720), .S0(n1267[5]), .S1(n1267[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_7.INIT0 = "0xc33c";
    defparam add_545_7.INIT1 = "0xc33c";
    FA2 add_47_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(yVelocity[1]), 
        .D0(n5528), .CI0(n5528), .A1(GND_net), .B1(\ypos[2] ), .C1(yVelocity[2]), 
        .D1(n9302), .CI1(n9302), .CO0(n9302), .CO1(n5530), .S0(n62_adj_541[1]), 
        .S1(n62_adj_541[2]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_3.INIT0 = "0xc33c";
    defparam add_47_add_5_3.INIT1 = "0xc33c";
    FA2 add_524_2 (.A0(GND_net), .B0(n117), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n116_adj_500), .C1(GND_net), .D1(n9458), .CI1(n9458), 
        .CO0(n9458), .CO1(n5605), .S1(n1006[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_524_2.INIT0 = "0xc33c";
    defparam add_524_2.INIT1 = "0xc33c";
    FA2 mod_34_add_426_7 (.A0(GND_net), .B0(n637), .C0(GND_net), .D0(n5567), 
        .CI0(n5567), .A1(GND_net), .B1(n636), .C1(GND_net), .D1(n9482), 
        .CI1(n9482), .CO0(n9482), .CO1(n5569), .S0(n656[5]), .S1(n656[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_7.INIT0 = "0xc33c";
    defparam mod_34_add_426_7.INIT1 = "0xc33c";
    FA2 add_47_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(yVelocity[4]), 
        .D0(n5536), .CI0(n5536), .A1(GND_net), .B1(GND_net), .C1(yVelocity[4]), 
        .D1(n9314), .CI1(n9314), .CO0(n9314), .S0(n62_adj_541[9]), .S1(n62_adj_541[10]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_11.INIT0 = "0xc33c";
    defparam add_47_add_5_11.INIT1 = "0xc33c";
    FA2 mod_34_add_426_5 (.A0(GND_net), .B0(n639), .C0(GND_net), .D0(n5565), 
        .CI0(n5565), .A1(GND_net), .B1(n638), .C1(GND_net), .D1(n9479), 
        .CI1(n9479), .CO0(n9479), .CO1(n5567), .S0(n656[3]), .S1(n656[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_5.INIT0 = "0xc33c";
    defparam mod_34_add_426_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i4 (.D(y_10__N_389[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[3] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i4.REGSET = "SET";
    defparam y_i4.SRMODE = "CE_OVER_LSR";
    FA2 add_47_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(yVelocity[4]), 
        .D0(n5534), .CI0(n5534), .A1(GND_net), .B1(\ypos[8] ), .C1(yVelocity[4]), 
        .D1(n9311), .CI1(n9311), .CO0(n9311), .CO1(n5536), .S0(n62_adj_541[7]), 
        .S1(n62_adj_541[8]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_9.INIT0 = "0xc33c";
    defparam add_47_add_5_9.INIT1 = "0xc33c";
    FA2 mod_34_add_426_3 (.A0(GND_net), .B0(n641), .C0(GND_net), .D0(n5563), 
        .CI0(n5563), .A1(GND_net), .B1(n640), .C1(GND_net), .D1(n9476), 
        .CI1(n9476), .CO0(n9476), .CO1(n5565), .S0(n656[1]), .S1(n656[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_3.INIT0 = "0xc33c";
    defparam mod_34_add_426_3.INIT1 = "0xc33c";
    FA2 add_47_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(yVelocity[4]), 
        .D0(n5532), .CI0(n5532), .A1(GND_net), .B1(\ypos[6] ), .C1(yVelocity[4]), 
        .D1(n9308), .CI1(n9308), .CO0(n9308), .CO1(n5534), .S0(n62_adj_541[5]), 
        .S1(n62_adj_541[6]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_7.INIT0 = "0xc33c";
    defparam add_47_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(xVelocity[1]), 
            .B(n248), .C(xVelocity[0]), .Z(n6484));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut.INIT = "0x9696";
    FA2 add_545_5 (.A0(GND_net), .B0(n604), .C0(GND_net), .D0(n5716), 
        .CI0(n5716), .A1(GND_net), .B1(n603), .C1(GND_net), .D1(n9407), 
        .CI1(n9407), .CO0(n9407), .CO1(n5718), .S0(n1267[3]), .S1(n1267[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_5.INIT0 = "0xc33c";
    defparam add_545_5.INIT1 = "0xc33c";
    FA2 add_545_3 (.A0(GND_net), .B0(n606), .C0(GND_net), .D0(n5714), 
        .CI0(n5714), .A1(GND_net), .B1(n605), .C1(GND_net), .D1(n9404), 
        .CI1(n9404), .CO0(n9404), .CO1(n5716), .S0(n1267[1]), .S1(n1267[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_3.INIT0 = "0xc33c";
    defparam add_545_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_4_lut (.A(\xVelocity[3] ), 
            .B(n248), .C(\xVelocity[2] ), .D(n4_adj_529), .Z(n6486));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_4_lut.INIT = "0x9aa6";
    FA2 add_545_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n175), .C1(VCC_net), .D1(n9317), .CI1(n9317), .CO0(n9317), 
        .CO1(n5714), .S1(n1267[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_545_1.INIT0 = "0xc33c";
    defparam add_545_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_42 (.A(xpos[1]), 
            .B(xpos[5]), .C(xpos[2]), .D(xpos[6]), .Z(n12));
    defparam i5_4_lut_adj_42.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i4_3_lut (.A(xpos[4]), .B(xpos[0]), 
            .C(xpos[3]), .Z(n11));
    defparam i4_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i5 (.D(n673_adj_532), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[4] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i5.REGSET = "RESET";
    defparam y_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i6 (.D(y_10__N_389[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[5] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i6.REGSET = "RESET";
    defparam y_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i7 (.D(n671), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[6] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i7.REGSET = "SET";
    defparam y_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i8 (.D(y_10__N_389[7]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[7] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i8.REGSET = "SET";
    defparam y_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i9 (.D(y_10__N_389[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[8] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i9.REGSET = "RESET";
    defparam y_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i10 (.D(n668_adj_533), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[9] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i10.REGSET = "RESET";
    defparam y_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i1 (.D(x_10__N_374[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i1.REGSET = "RESET";
    defparam x_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i2 (.D(x_10__N_374[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i2.REGSET = "RESET";
    defparam x_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i3 (.D(x_10__N_374[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i3.REGSET = "SET";
    defparam x_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i4 (.D(x_10__N_374[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i4.REGSET = "RESET";
    defparam x_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i5 (.D(x_10__N_374[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[5]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i5.REGSET = "RESET";
    defparam x_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i6 (.D(x_10__N_374[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[6]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i6.REGSET = "SET";
    defparam x_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i8 (.D(x_10__N_374[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[8]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i8.REGSET = "RESET";
    defparam x_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i9 (.D(x_10__N_374[9]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[9]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i9.REGSET = "RESET";
    defparam x_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i10 (.D(x_10__N_374[10]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(xpos[10]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i10.REGSET = "RESET";
    defparam x_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i2 (.D(n111[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2682), .Q(yVelocity[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i2.REGSET = "RESET";
    defparam yVelocity__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i3 (.D(n111[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2682), .Q(yVelocity[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i3.REGSET = "RESET";
    defparam yVelocity__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i38_2_lut (.A(col_t), .B(\controller_buttons_signal[7] ), 
            .Z(n95));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i38_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i7 (.D(n2951), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(GND_net_c), .Q(xpos[7]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i7.REGSET = "RESET";
    defparam x_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i11_1_lut (.A(n62[10]), 
            .Z(n1_adj_542[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i10_1_lut (.A(n62[9]), 
            .Z(n1_adj_542[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 mod_34_add_426_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n117), .C1(VCC_net), .D1(n9440), .CI1(n9440), .CO0(n9440), 
        .CO1(n5563), .S1(n656[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_1.INIT0 = "0xc33c";
    defparam mod_34_add_426_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i1 (.D(n129[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(yVelocity[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i1.REGSET = "RESET";
    defparam yVelocity__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_33_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(\xVelocity[3] ), 
        .D0(n5559), .CI0(n5559), .A1(GND_net), .B1(xpos[10]), .C1(\xVelocity[3] ), 
        .D1(n9437), .CI1(n9437), .CO0(n9437), .S0(n62[9]), .S1(n62[10]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_11.INIT0 = "0xc33c";
    defparam add_33_add_5_11.INIT1 = "0xc33c";
    FD1P3XZ xVelocity_178__i0 (.D(n21[0]), .SP(n3236), .CK(internal60hzclk), 
            .SR(x_10__N_385), .Q(xVelocity[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_178__i0.REGSET = "RESET";
    defparam xVelocity_178__i0.SRMODE = "CE_OVER_LSR";
    FA2 mod_48_add_379_12 (.A0(GND_net), .B0(n561), .C0(VCC_net), .D0(n5711), 
        .CI0(n5711), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9365), 
        .CI1(n9365), .CO0(n9365), .S0(n585[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_12.INIT0 = "0xc33c";
    defparam mod_48_add_379_12.INIT1 = "0xc33c";
    FA2 mod_48_add_379_10 (.A0(GND_net), .B0(n563), .C0(GND_net), .D0(n5709), 
        .CI0(n5709), .A1(GND_net), .B1(n562), .C1(GND_net), .D1(n9362), 
        .CI1(n9362), .CO0(n9362), .CO1(n5711), .S0(n585[8]), .S1(n585[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_10.INIT0 = "0xc33c";
    defparam mod_48_add_379_10.INIT1 = "0xc33c";
    FA2 mod_48_add_379_8 (.A0(GND_net), .B0(n565), .C0(VCC_net), .D0(n5707), 
        .CI0(n5707), .A1(GND_net), .B1(n564), .C1(GND_net), .D1(n9359), 
        .CI1(n9359), .CO0(n9359), .CO1(n5709), .S0(n585[6]), .S1(n585[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_8.INIT0 = "0xc33c";
    defparam mod_48_add_379_8.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i4_3_lut (.A(n62[3]), 
            .B(n1_adj_543[3]), .C(n62[10]), .Z(n114_adj_498));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i1_3_lut (.A(n62[0]), 
            .B(n1_adj_543[0]), .C(n62[10]), .Z(n117));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i431_3_lut (.A(n635), 
            .B(n656[7]), .C(n644), .Z(\x_10__N_374[7] ));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i431_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i434_3_lut (.A(n638), 
            .B(n656[4]), .C(n644), .Z(n674));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i434_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i433_3_lut (.A(n637), 
            .B(n656[5]), .C(n644), .Z(n673));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i433_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i436_3_lut (.A(n640), 
            .B(n656[2]), .C(n644), .Z(n676));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i429_3_lut (.A(n633), 
            .B(n656[9]), .C(n644), .Z(n669));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i429_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i432_3_lut (.A(n636), 
            .B(n656[6]), .C(n644), .Z(n672));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i432_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i9_3_lut (.A(n62[8]), 
            .B(n1_adj_543[8]), .C(n62[10]), .Z(n109));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i10_3_lut (.A(n62[9]), 
            .B(n1_adj_543[9]), .C(n62[10]), .Z(n174_adj_499));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i6_3_lut (.A(n62[5]), 
            .B(n1_adj_543[5]), .C(n62[10]), .Z(n112));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i681_2_lut (.A(n1_adj_543[10]), .B(n62[10]), 
            .Z(n107));
    defparam i681_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_43 (.A(n115), .B(n111_2), 
            .C(n114_adj_498), .D(n110), .Z(n12_adj_536));
    defparam i5_4_lut_adj_43.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i4_3_lut_adj_44 (.A(n112), .B(n116_adj_500), 
            .C(n113), .Z(n11_adj_537));
    defparam i4_3_lut_adj_44.INIT = "0x8080";
    FA2 mod_48_add_379_6 (.A0(GND_net), .B0(n567), .C0(GND_net), .D0(n5705), 
        .CI0(n5705), .A1(GND_net), .B1(n566), .C1(GND_net), .D1(n9356), 
        .CI1(n9356), .CO0(n9356), .CO1(n5707), .S0(n585[4]), .S1(n585[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_6.INIT0 = "0xc33c";
    defparam mod_48_add_379_6.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_45 (.A(n174_adj_499), 
            .B(n11_adj_537), .C(n109), .D(n12_adj_536), .Z(n4203));
    defparam i2_4_lut_adj_45.INIT = "0xfefa";
    FA2 mod_48_add_379_4 (.A0(GND_net), .B0(n569), .C0(GND_net), .D0(n5703), 
        .CI0(n5703), .A1(GND_net), .B1(n568), .C1(GND_net), .D1(n9353), 
        .CI1(n9353), .CO0(n9353), .CO1(n5705), .S0(n585[2]), .S1(n585[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_4.INIT0 = "0xc33c";
    defparam mod_48_add_379_4.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i2_3_lut (.A(n62[1]), 
            .B(n1_adj_543[1]), .C(n62[10]), .Z(n116_adj_500));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i5_3_lut (.A(n62[4]), 
            .B(n1_adj_543[4]), .C(n62[10]), .Z(n113));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i5_3_lut.INIT = "0xcaca";
    FA2 mod_48_add_379_2 (.A0(GND_net), .B0(n175), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n174), .C1(GND_net), .D1(n9350), .CI1(n9350), 
        .CO0(n9350), .CO1(n5703), .S1(n585[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_2.INIT0 = "0xc33c";
    defparam mod_48_add_379_2.INIT1 = "0xc33c";
    FA2 add_543_9 (.A0(GND_net), .B0(n166), .C0(GND_net), .D0(n5699), 
        .CI0(n5699), .A1(GND_net), .B1(n165), .C1(GND_net), .D1(n9347), 
        .CI1(n9347), .CO0(n9347), .S0(n1253[9]), .S1(n1253[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_543_9.INIT0 = "0xc33c";
    defparam add_543_9.INIT1 = "0xc33c";
    FA2 add_543_7 (.A0(GND_net), .B0(n285), .C0(VCC_net), .D0(n5697), 
        .CI0(n5697), .A1(GND_net), .B1(n227), .C1(GND_net), .D1(n9344), 
        .CI1(n9344), .CO0(n9344), .CO1(n5699), .S0(n1253[7]), .S1(n1253[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_543_7.INIT0 = "0xc33c";
    defparam add_543_7.INIT1 = "0xc33c";
    FA2 add_543_5 (.A0(GND_net), .B0(n170), .C0(GND_net), .D0(n5695), 
        .CI0(n5695), .A1(GND_net), .B1(n340), .C1(GND_net), .D1(n9341), 
        .CI1(n9341), .CO0(n9341), .CO1(n5697), .S0(n1253[5]), .S1(n1253[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_543_5.INIT0 = "0xc33c";
    defparam add_543_5.INIT1 = "0xc33c";
    FA2 add_543_3 (.A0(GND_net), .B0(n172), .C0(GND_net), .D0(n5693), 
        .CI0(n5693), .A1(GND_net), .B1(n171), .C1(GND_net), .D1(n9338), 
        .CI1(n9338), .CO0(n9338), .CO1(n5695), .S0(n1253[3]), .S1(n1253[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_543_3.INIT0 = "0xc33c";
    defparam add_543_3.INIT1 = "0xc33c";
    FA2 add_543_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n173), .C1(VCC_net), .D1(n9335), .CI1(n9335), .CO0(n9335), 
        .CO1(n5693), .S1(n1253[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_543_1.INIT0 = "0xc33c";
    defparam add_543_1.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1863_2_lut_4_lut (.A(n603), 
            .B(n1267[4]), .C(n609), .D(n646), .Z(n673_adj_532));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1863_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1998_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(n638_adj_538), .Z(y_10__N_389[5]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i1998_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B (C)))" *) LUT4 i3417_2_lut_3_lut (.A(n636_adj_510), 
            .B(n637_adj_514), .C(n638_adj_538), .Z(n4173));
    defparam i3417_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+!(B))" *) LUT4 i3370_2_lut (.A(\xVelocity[2] ), .B(\xVelocity[3] ), 
            .Z(n2));   /* synthesis lineinfo="@5(45[31],45[51])"*/
    defparam i3370_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A))" *) LUT4 i4747_1_lut (.A(xVelocity[0]), .Z(n21[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4747_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i3_3_lut (.A(n62_adj_541[2]), 
            .B(n1[2]), .C(n62_adj_541[10]), .Z(n173));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1861_2_lut_4_lut (.A(n641), 
            .B(n656[1]), .C(n644), .D(n681), .Z(x_10__N_374[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1861_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i5_3_lut (.A(n62_adj_541[4]), 
            .B(n1[4]), .C(n62_adj_541[10]), .Z(n171));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i4_3_lut (.A(n62_adj_541[3]), 
            .B(n1[3]), .C(n62_adj_541[10]), .Z(n172));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i7_3_lut (.A(n62_adj_541[6]), 
            .B(n1[6]), .C(n62_adj_541[10]), .Z(n340));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i9_3_lut (.A(n62_adj_541[8]), 
            .B(n1[8]), .C(n62_adj_541[10]), .Z(n227));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i10_3_lut (.A(n62_adj_541[9]), 
            .B(n1[9]), .C(n62_adj_541[10]), .Z(n166));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1860_2_lut_4_lut (.A(n640), 
            .B(n656[2]), .C(n644), .D(n681), .Z(x_10__N_374[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1860_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_34_i455_4_lut (.A(n668), 
            .B(n669), .C(n681), .D(n4145), .Z(x_10__N_374[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i455_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1859_2_lut_4_lut (.A(n639), 
            .B(n656[3]), .C(n644), .D(n681), .Z(x_10__N_374[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1859_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A+(B))" *) LUT4 i3389_2_lut (.A(n670), .B(\x_10__N_374[7] ), 
            .Z(n4145));
    defparam i3389_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i6374_3_lut (.A(n670), 
            .B(\x_10__N_374[7] ), .C(n681), .Z(x_10__N_374[8]));
    defparam i6374_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1858_2_lut_4_lut (.A(n638), 
            .B(n656[4]), .C(n644), .D(n681), .Z(x_10__N_374[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1858_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B))" *) LUT4 i6076_2_lut (.A(n609), .B(n1267[9]), 
            .Z(n634_adj_516));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6076_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1857_2_lut_4_lut (.A(n637), 
            .B(n656[5]), .C(n644), .D(n681), .Z(x_10__N_374[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1857_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_48_i432_4_lut (.A(n634_adj_516), 
            .B(n635_adj_511), .C(n646), .D(n4173), .Z(n668_adj_533));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i432_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1856_2_lut_4_lut (.A(n636), 
            .B(n656[6]), .C(n644), .D(n681), .Z(x_10__N_374[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1856_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i408_3_lut (.A(n599), 
            .B(n1267[8]), .C(n609), .Z(n635_adj_511));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i408_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+!(D)))+!A !(B+(C+!(D))))" *) LUT4 mod_34_i456_3_lut_4_lut (.A(n669), 
            .B(n670), .C(\x_10__N_374[7] ), .D(n681), .Z(x_10__N_374[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i456_3_lut_4_lut.INIT = "0xa9aa";
    (* lut_function="(A+(B (C+!(D))+!B !(C+!(D))))" *) LUT4 i2000_4_lut (.A(n94), 
            .B(n635_adj_511), .C(n4173), .D(n646), .Z(y_10__N_389[8]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i2000_4_lut.INIT = "0xebee";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i335_2_lut_4_lut (.A(yVelocity[3]), 
            .B(yVelocity[1]), .C(n560), .D(yVelocity[2]), .Z(n111[3]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i335_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B))" *) LUT4 i3405_2_lut (.A(n637_adj_514), .B(n638_adj_538), 
            .Z(n4161));
    defparam i3405_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i3387_3_lut_4_lut (.A(yVelocity[1]), 
            .B(col_t), .C(\controller_buttons_signal[7] ), .D(n560), .Z(n129[1]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3387_3_lut_4_lut.INIT = "0xd5ea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i409_3_lut (.A(n600), 
            .B(n1267[7]), .C(n609), .Z(n636_adj_510));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i409_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D)))+!A (B (C)))" *) LUT4 i3488_3_lut_4_lut (.A(n4203), 
            .B(n1_adj_543[10]), .C(n62[10]), .D(n1006[10]), .Z(n632));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3488_3_lut_4_lut.INIT = "0xc040";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+(C+!(D)))))" *) LUT4 i3400_4_lut (.A(n636_adj_510), 
            .B(n94), .C(n4161), .D(n646), .Z(y_10__N_389[7]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3400_4_lut.INIT = "0x2122";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i410_3_lut (.A(n601), 
            .B(n1267[6]), .C(n609), .Z(n637_adj_514));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i410_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))" *) LUT4 mod_48_i435_3_lut (.A(n637_adj_514), 
            .B(n638_adj_538), .C(n646), .Z(n671));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i435_3_lut.INIT = "0x9a9a";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1934_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(n239), .Z(n2682));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i1934_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i85_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(x_10__N_385), .Z(n239));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i85_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i411_3_lut (.A(n602), 
            .B(n1267[5]), .C(n609), .Z(n638_adj_538));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i411_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))" *) LUT4 i1_2_lut_4_lut (.A(n605), 
            .B(n1267[2]), .C(n609), .D(n638_adj_538), .Z(n10_adj_513));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i412_3_lut (.A(n603), 
            .B(n1267[4]), .C(n609), .Z(n639_adj_512));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i412_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_3_lut_4_lut (.A(\xVelocity[2] ), 
            .B(n248), .C(xVelocity[1]), .D(xVelocity[0]), .Z(n6483));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut_4_lut.INIT = "0x9aa6";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i413_3_lut (.A(n604), 
            .B(n1267[3]), .C(n609), .Z(n640_adj_515));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i413_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i3399_3_lut (.A(n640_adj_515), 
            .B(n94), .C(n646), .Z(y_10__N_389[3]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3399_3_lut.INIT = "0x1212";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i387_3_lut (.A(n567), 
            .B(n585[4]), .C(n573), .Z(n603));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i388_3_lut (.A(n568), 
            .B(n585[3]), .C(n573), .Z(n604));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i388_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i389_3_lut (.A(n569), 
            .B(n585[2]), .C(n573), .Z(n605));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i389_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i4754_4_lut_3_lut (.A(n248), 
            .B(xVelocity[1]), .C(xVelocity[0]), .Z(n4_adj_529));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4754_4_lut_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i414_3_lut (.A(n605), 
            .B(n1267[2]), .C(n609), .Z(n641_adj_540));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i414_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i6086_3_lut (.A(n641_adj_540), 
            .B(n94), .C(n646), .Z(y_10__N_389[2]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i6086_3_lut.INIT = "0xdede";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i385_3_lut (.A(n565), 
            .B(n585[6]), .C(n573), .Z(n601));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i385_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i386_3_lut (.A(n566), 
            .B(n585[5]), .C(n573), .Z(n602));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i383_3_lut (.A(n563), 
            .B(n585[8]), .C(n573), .Z(n599));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i384_3_lut (.A(n564), 
            .B(n585[7]), .C(n573), .Z(n600));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i3_3_lut (.A(n62[2]), 
            .B(n1_adj_543[2]), .C(n62[10]), .Z(n115));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i8_3_lut (.A(n62[7]), 
            .B(n1_adj_543[7]), .C(n62[10]), .Z(n110));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i7_3_lut (.A(n62[6]), 
            .B(n1_adj_543[6]), .C(n62[10]), .Z(n111_2));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i382_3_lut (.A(n562), 
            .B(n585[9]), .C(n573), .Z(n598));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i382_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i1_1_lut (.A(n62_adj_541[0]), 
            .Z(n1_adj_544[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i3_1_lut (.A(n62_adj_541[2]), 
            .Z(n1_adj_544[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i2_1_lut (.A(n62_adj_541[1]), 
            .Z(n1_adj_544[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i5_1_lut (.A(n62_adj_541[4]), 
            .Z(n1_adj_544[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i4_1_lut (.A(n62_adj_541[3]), 
            .Z(n1_adj_544[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i7_1_lut (.A(n62_adj_541[6]), 
            .Z(n1_adj_544[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i6_1_lut (.A(n62_adj_541[5]), 
            .Z(n1_adj_544[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i9_1_lut (.A(n62_adj_541[8]), 
            .Z(n1_adj_544[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i8_1_lut (.A(n62_adj_541[7]), 
            .Z(n1_adj_544[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i11_1_lut (.A(n62_adj_541[10]), 
            .Z(n1_adj_544[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i10_1_lut (.A(n62_adj_541[9]), 
            .Z(n1_adj_544[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1866_2_lut_4_lut (.A(n606), 
            .B(n1267[1]), .C(n609), .D(n646), .Z(n676_adj_504));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1866_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i1_1_lut (.A(n62[0]), 
            .Z(n1_adj_542[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6071_3_lut_4_lut (.A(n1[3]), 
            .B(n1253[3]), .C(n1[8]), .D(n8_adj_470), .Z(n7390));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6071_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6073_3_lut_4_lut (.A(n1[2]), 
            .B(n1253[2]), .C(n1[8]), .D(n8_adj_470), .Z(n7392));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6073_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B+(C (D))))" *) LUT4 i3388_4_lut (.A(yVelocity[4]), 
            .B(n95), .C(yVelocity[3]), .D(n575), .Z(n129[4]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3388_4_lut.INIT = "0xdeee";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6063_3_lut_4_lut (.A(n1[7]), 
            .B(n1253[7]), .C(n1[8]), .D(n8_adj_470), .Z(n7382));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6063_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6059_3_lut_4_lut (.A(n1[9]), 
            .B(n1253[9]), .C(n1[8]), .D(n8_adj_470), .Z(n7378));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6059_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i1_2_lut_4_lut_adj_46 (.A(n62_adj_541[5]), 
            .B(n1[5]), .C(n62_adj_541[10]), .D(n1[2]), .Z(n6_adj_479));
    defparam i1_2_lut_4_lut_adj_46.INIT = "0xca00";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6069_3_lut_4_lut (.A(n1[4]), 
            .B(n1253[4]), .C(n1[8]), .D(n8_adj_470), .Z(n7388));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6069_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6065_3_lut_4_lut (.A(n1[6]), 
            .B(n1253[6]), .C(n1[8]), .D(n8_adj_470), .Z(n7384));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6065_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i6067_3_lut_4_lut (.A(n1[5]), 
            .B(n1253[5]), .C(n1[8]), .D(n8_adj_470), .Z(n7386));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6067_3_lut_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 mod_48_i356_4_lut_4_lut (.A(n1[10]), 
            .B(n62_adj_541[10]), .C(n1253[10]), .D(n7377), .Z(n561));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i356_4_lut_4_lut.INIT = "0xc088";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1862_2_lut_4_lut (.A(n117), 
            .B(n656[0]), .C(n644), .D(n681), .Z(x_10__N_374[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1862_2_lut_4_lut.INIT = "0x35ca";
    VLO i2 (.Z(GND_net_c));
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i1 (.D(y_10__N_389[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_385), .Q(\ypos[0] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i1.REGSET = "RESET";
    defparam y_i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module collisions
//

module collisions (input \drawing_tony_y_N_240[4] , input \drawing_tony_y_N_240[3] , 
            input \drawing_tony_y_N_240[2] , input \drawing_tony_y_N_240[7] , 
            input \drawing_tony_y_N_240[6] , input \drawing_tony_y_N_240[5] , 
            input \drawing_tony_y_N_240[8] , input \drawing_tony_y_N_240[10] , 
            input \drawing_tony_y_N_240[9] , input \ypos[6] , input \ypos[5] , 
            input \ypos[3] , input \ypos[8] , input \ypos[9] , input \ypos[7] , 
            input [10:0]xpos, output n2875, output n4261, input \ypos[1] , 
            input \ypos[0] , input \ypos[4] , input \ypos[2] , input n11, 
            input n12, input \drawing_tony_x_N_227[10] , output col_t, 
            output col_l_N_270, output n7, output n11_adj_3);
    
    
    \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00110100100") floor (\drawing_tony_y_N_240[4] , 
            \drawing_tony_y_N_240[3] , \drawing_tony_y_N_240[2] , \drawing_tony_y_N_240[7] , 
            \drawing_tony_y_N_240[6] , \drawing_tony_y_N_240[5] , \drawing_tony_y_N_240[8] , 
            \drawing_tony_y_N_240[10] , \drawing_tony_y_N_240[9] , \ypos[6] , 
            \ypos[5] , \ypos[3] , \ypos[8] , \ypos[9] , \ypos[7] , 
            {xpos}, n2875, n4261, \ypos[1] , \ypos[0] , \ypos[4] , 
            \ypos[2] , n11, n12, \drawing_tony_x_N_227[10] , col_t, 
            col_l_N_270, n7, n11_adj_3);   /* synthesis lineinfo="@1(61[10],61[18])"*/
    
endmodule

//
// Verilog Description of module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00110100100") 
//

module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00110100100") (input \drawing_tony_y_N_240[4] , 
            input \drawing_tony_y_N_240[3] , input \drawing_tony_y_N_240[2] , 
            input \drawing_tony_y_N_240[7] , input \drawing_tony_y_N_240[6] , 
            input \drawing_tony_y_N_240[5] , input \drawing_tony_y_N_240[8] , 
            input \drawing_tony_y_N_240[10] , input \drawing_tony_y_N_240[9] , 
            input \ypos[6] , input \ypos[5] , input \ypos[3] , input \ypos[8] , 
            input \ypos[9] , input \ypos[7] , input [10:0]xpos, output n2875, 
            output n4261, input \ypos[1] , input \ypos[0] , input \ypos[4] , 
            input \ypos[2] , input n11, input n12, input \drawing_tony_x_N_227[10] , 
            output col_t, output col_l_N_270, output n7, output n11_adj_2);
    
    
    wire n6464, n4, passing_through_platform_top, n5, n14, below_platform, 
        n12_c, n4_adj_461, n4182, n6479, n4283, n7400, above_or_below_platform, 
        n12_adj_463;
    
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(\drawing_tony_y_N_240[4] ), 
            .B(\drawing_tony_y_N_240[3] ), .C(\drawing_tony_y_N_240[2] ), 
            .Z(n6464));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(\drawing_tony_y_N_240[7] ), 
            .B(n6464), .C(\drawing_tony_y_N_240[6] ), .D(\drawing_tony_y_N_240[5] ), 
            .Z(n4));
    defparam i1_4_lut.INIT = "0xa8a0";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i3376_4_lut (.A(\drawing_tony_y_N_240[8] ), 
            .B(\drawing_tony_y_N_240[10] ), .C(\drawing_tony_y_N_240[9] ), 
            .D(n4), .Z(passing_through_platform_top));   /* synthesis lineinfo="@6(54[45],54[93])"*/
    defparam i3376_4_lut.INIT = "0x3230";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i213_4_lut (.A(n5), .B(\ypos[6] ), 
            .C(\ypos[5] ), .D(\ypos[3] ), .Z(n14));
    defparam i213_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i216_4_lut (.A(\ypos[8] ), 
            .B(\ypos[9] ), .C(\ypos[7] ), .D(n14), .Z(below_platform));
    defparam i216_4_lut.INIT = "0xeccc";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i5_4_lut (.A(xpos[9]), 
            .B(xpos[5]), .C(xpos[2]), .D(below_platform), .Z(n12_c));
    defparam i5_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(xpos[1]), .B(n12_c), 
            .C(xpos[6]), .D(passing_through_platform_top), .Z(n2875));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut_adj_34 (.A(xpos[7]), .B(xpos[10]), 
            .C(xpos[8]), .Z(n4261));
    defparam i2_3_lut_adj_34.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\ypos[1] ), .B(\ypos[0] ), 
            .Z(n4_adj_461));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i3426_2_lut (.A(\ypos[7] ), .B(\ypos[8] ), 
            .Z(n4182));
    defparam i3426_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(\ypos[4] ), 
            .B(n4_adj_461), .C(\ypos[3] ), .D(\ypos[2] ), .Z(n6479));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3527_4_lut (.A(n11), 
            .B(xpos[8]), .C(xpos[7]), .D(n12), .Z(n4283));
    defparam i3527_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i6081_4_lut (.A(n6479), 
            .B(n4182), .C(\ypos[6] ), .D(\ypos[5] ), .Z(n7400));
    defparam i6081_4_lut.INIT = "0xc8c0";
    (* lut_function="(!(A+!(B+!(C (D)))))" *) LUT4 above_or_below_platform_I_12_4_lut (.A(\drawing_tony_x_N_227[10] ), 
            .B(xpos[10]), .C(n4283), .D(xpos[9]), .Z(above_or_below_platform));   /* synthesis lineinfo="@6(52[40],52[119])"*/
    defparam above_or_below_platform_I_12_4_lut.INIT = "0x4555";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_35 (.A(passing_through_platform_top), 
            .B(\ypos[9] ), .C(above_or_below_platform), .D(n7400), .Z(col_t));
    defparam i1_4_lut_adj_35.INIT = "0x0020";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i5_4_lut_adj_36 (.A(xpos[8]), 
            .B(xpos[0]), .C(n2875), .D(xpos[7]), .Z(n12_adj_463));
    defparam i5_4_lut_adj_36.INIT = "0x2000";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i6_4_lut_adj_37 (.A(xpos[4]), 
            .B(n12_adj_463), .C(xpos[10]), .D(xpos[3]), .Z(col_l_N_270));
    defparam i6_4_lut_adj_37.INIT = "0x0040";
    (* lut_function="(!(A))" *) LUT4 i202_1_lut (.A(\ypos[3] ), .Z(n7));   /* synthesis lineinfo="@6(58[48],58[93])"*/
    defparam i202_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i204_1_lut (.A(\ypos[5] ), .Z(n11_adj_2));   /* synthesis lineinfo="@6(58[48],58[93])"*/
    defparam i204_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_3_lut_4_lut (.A(\ypos[2] ), 
            .B(\ypos[4] ), .C(\ypos[1] ), .D(\ypos[0] ), .Z(n5));
    defparam i1_3_lut_4_lut.INIT = "0xccc8";
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input GND_net, input [10:0]xpos, output \drawing_tony_x_N_227[10] , 
            input [10:0]internalrow, input \ypos[5] , input \ypos[6] , 
            output \drawing_tony_y_N_240[5] , output \drawing_tony_y_N_240[6] , 
            input \ypos[3] , input \ypos[4] , output \drawing_tony_y_N_240[3] , 
            output \drawing_tony_y_N_240[4] , output \drawing_tony_y_N_240[2] , 
            output \drawing_tony_y_N_240[7] , output \drawing_tony_y_N_240[8] , 
            input [10:0]internalcol, output n6, input \ypos[7] , input \ypos[8] , 
            input \ypos[9] , output \drawing_tony_y_N_240[9] , output \drawing_tony_y_N_240[10] , 
            input n8, input \ypos[1] , input \ypos[0] , input \ypos[2] , 
            output toout_5__N_169, input internal25clk, input internalvalid, 
            input toout_5__N_167, output RGB_c_4, output RGB_c_0, output RGB_c_1, 
            output RGB_c_2, output RGB_c_3, output RGB_c_5, input n11, 
            output n6_adj_1, input n7, input n2812, input \controller_buttons_signal[0] );
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire n5583, n9401;
    wire [10:0]drawing_tony_x_N_227;
    wire [10:0]drawing_tony_y_N_240;
    
    wire n4, n5581, n9398, n5544, n9377, VCC_net, n5546, n5542, 
        n9374, n6_c, n8_c, n10, n12, n14, n16, n18, n5579, 
        n9395, n4_adj_414, n9380, n5548, n9383, n10_adj_417, n12_adj_418, 
        n5577, n9392, n14_adj_419, n16_adj_420, n4_adj_421, n6_adj_422, 
        n8_adj_423, n10_adj_424, n12_adj_425, n14_adj_426, n16_adj_427, 
        n18_adj_428, n18_adj_429, n20, n20_adj_430, n4_adj_431, n6_adj_432, 
        n8_adj_433, n10_adj_434, n12_adj_435, n14_adj_436, n16_adj_437, 
        n18_adj_438, n20_adj_439, n20_adj_440, n6_adj_441, n7_c;
    wire [21:0]n93;
    
    wire n22;
    wire [5:0]toout_5__N_161;
    wire [5:0]rgb_5__N_251;
    
    wire n5540, n9371, n5575, n9389, n4_adj_442;
    wire [10:0]diff_x_vector;   /* synthesis lineinfo="@4(30[8],30[21])"*/
    
    wire n9386, n9368, n5658, n9593;
    wire [30:0]counter;   /* synthesis lineinfo="@4(66[8],66[15])"*/
    
    wire n5656, n9590, n3, n2, n5654, n9587, n5, n4_adj_443, 
        n5601, n9497;
    wire [5:0]n1;
    wire [10:0]diff_y_vector;   /* synthesis lineinfo="@4(31[8],31[21])"*/
    
    wire n5652, n9584, n7_adj_445, n6_adj_446, n5650, n9581, n9, 
        n8_adj_447, n5599, n9494, n2817, n21, n20_adj_451, n19, 
        n18_adj_452, n17, n16_adj_453, n15, n14_adj_454, n13, n12_adj_455, 
        n11_adj_456, n10_adj_457, n4_adj_458, n2830, n503, n9491, 
        n5648, n9578, n5646, n9575, n5644, n9572, n5642, n9569, 
        n5640, n9566, n5638, n9563, n9524;
    wire [5:0]rgb_5__N_263;
    wire [5:0]rgb_5__N_257;
    
    wire GND_net_c;
    
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(GND_net), .D0(n5583), 
        .CI0(n5583), .A1(GND_net), .B1(xpos[10]), .C1(GND_net), .D1(n9401), 
        .CI1(n9401), .CO0(n9401), .S0(drawing_tony_x_N_227[9]), .S1(\drawing_tony_x_N_227[10] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_y_I_10_i4_4_lut (.A(drawing_tony_y_N_240[0]), 
            .B(drawing_tony_y_N_240[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i4_4_lut.INIT = "0x8ecf";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(GND_net), .D0(n5581), 
        .CI0(n5581), .A1(GND_net), .B1(xpos[8]), .C1(GND_net), .D1(n9398), 
        .CI1(n9398), .CO0(n9398), .CO1(n5583), .S0(drawing_tony_x_N_227[7]), 
        .S1(drawing_tony_x_N_227[8]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_173_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(VCC_net), .D0(n5544), 
        .CI0(n5544), .A1(GND_net), .B1(\ypos[6] ), .C1(GND_net), .D1(n9377), 
        .CI1(n9377), .CO0(n9377), .CO1(n5546), .S0(\drawing_tony_y_N_240[5] ), 
        .S1(\drawing_tony_y_N_240[6] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_7.INIT0 = "0xc33c";
    defparam add_173_add_5_7.INIT1 = "0xc33c";
    FA2 add_173_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(VCC_net), .D0(n5542), 
        .CI0(n5542), .A1(GND_net), .B1(\ypos[4] ), .C1(VCC_net), .D1(n9374), 
        .CI1(n9374), .CO0(n9374), .CO1(n5544), .S0(\drawing_tony_y_N_240[3] ), 
        .S1(\drawing_tony_y_N_240[4] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_5.INIT0 = "0xc33c";
    defparam add_173_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i6_3_lut (.A(n4), 
            .B(\drawing_tony_y_N_240[2] ), .C(internalrow[2]), .Z(n6_c));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i8_3_lut (.A(n6_c), 
            .B(\drawing_tony_y_N_240[3] ), .C(internalrow[3]), .Z(n8_c));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i10_3_lut (.A(n8_c), 
            .B(\drawing_tony_y_N_240[4] ), .C(internalrow[4]), .Z(n10));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i12_3_lut (.A(n10), 
            .B(\drawing_tony_y_N_240[5] ), .C(internalrow[5]), .Z(n12));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i14_3_lut (.A(n12), 
            .B(\drawing_tony_y_N_240[6] ), .C(internalrow[6]), .Z(n14));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i16_3_lut (.A(n14), 
            .B(\drawing_tony_y_N_240[7] ), .C(internalrow[7]), .Z(n16));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i18_3_lut (.A(n16), 
            .B(\drawing_tony_y_N_240[8] ), .C(internalrow[8]), .Z(n18));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i18_3_lut.INIT = "0x8e8e";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(GND_net), .D0(n5579), 
        .CI0(n5579), .A1(GND_net), .B1(xpos[6]), .C1(GND_net), .D1(n9395), 
        .CI1(n9395), .CO0(n9395), .CO1(n5581), .S0(drawing_tony_x_N_227[5]), 
        .S1(drawing_tony_x_N_227[6]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 col_10__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(xpos[1]), .D(xpos[0]), .Z(n4_adj_414));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i6_3_lut (.A(n4_adj_414), 
            .B(internalcol[2]), .C(xpos[2]), .Z(n6));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i6_3_lut.INIT = "0x8e8e";
    FA2 add_173_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(GND_net), .D0(n5546), 
        .CI0(n5546), .A1(GND_net), .B1(\ypos[8] ), .C1(GND_net), .D1(n9380), 
        .CI1(n9380), .CO0(n9380), .CO1(n5548), .S0(\drawing_tony_y_N_240[7] ), 
        .S1(\drawing_tony_y_N_240[8] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_9.INIT0 = "0xc33c";
    defparam add_173_add_5_9.INIT1 = "0xc33c";
    FA2 add_173_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(GND_net), 
        .D0(n5548), .CI0(n5548), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9383), .CI1(n9383), .CO0(n9383), .S0(\drawing_tony_y_N_240[9] ), 
        .S1(\drawing_tony_y_N_240[10] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_11.INIT0 = "0xc33c";
    defparam add_173_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i10_3_lut (.A(n8), 
            .B(internalcol[4]), .C(xpos[4]), .Z(n10_adj_417));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i12_3_lut (.A(n10_adj_417), 
            .B(internalcol[5]), .C(xpos[5]), .Z(n12_adj_418));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i12_3_lut.INIT = "0x8e8e";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(VCC_net), .D0(n5577), 
        .CI0(n5577), .A1(GND_net), .B1(xpos[4]), .C1(VCC_net), .D1(n9392), 
        .CI1(n9392), .CO0(n9392), .CO1(n5579), .S0(drawing_tony_x_N_227[3]), 
        .S1(drawing_tony_x_N_227[4]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i14_3_lut (.A(n12_adj_418), 
            .B(internalcol[6]), .C(xpos[6]), .Z(n14_adj_419));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i16_3_lut (.A(n14_adj_419), 
            .B(internalcol[7]), .C(xpos[7]), .Z(n16_adj_420));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 row_10__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(\ypos[1] ), .D(\ypos[0] ), .Z(n4_adj_421));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i6_3_lut (.A(n4_adj_421), 
            .B(internalrow[2]), .C(\ypos[2] ), .Z(n6_adj_422));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i8_3_lut (.A(n6_adj_422), 
            .B(internalrow[3]), .C(\ypos[3] ), .Z(n8_adj_423));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i10_3_lut (.A(n8_adj_423), 
            .B(internalrow[4]), .C(\ypos[4] ), .Z(n10_adj_424));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i12_3_lut (.A(n10_adj_424), 
            .B(internalrow[5]), .C(\ypos[5] ), .Z(n12_adj_425));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i14_3_lut (.A(n12_adj_425), 
            .B(internalrow[6]), .C(\ypos[6] ), .Z(n14_adj_426));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i16_3_lut (.A(n14_adj_426), 
            .B(internalrow[7]), .C(\ypos[7] ), .Z(n16_adj_427));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i18_3_lut (.A(n16_adj_427), 
            .B(internalrow[8]), .C(\ypos[8] ), .Z(n18_adj_428));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i18_3_lut (.A(n16_adj_420), 
            .B(internalcol[8]), .C(xpos[8]), .Z(n18_adj_429));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i20_3_lut (.A(n18_adj_428), 
            .B(internalrow[9]), .C(\ypos[9] ), .Z(n20));   /* synthesis lineinfo="@4(104[32],104[40])"*/
    defparam row_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i20_3_lut (.A(n18_adj_429), 
            .B(internalcol[9]), .C(xpos[9]), .Z(n20_adj_430));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam col_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_x_I_9_i4_4_lut (.A(drawing_tony_x_N_227[0]), 
            .B(drawing_tony_x_N_227[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4_adj_431));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i6_3_lut (.A(n4_adj_431), 
            .B(drawing_tony_x_N_227[2]), .C(internalcol[2]), .Z(n6_adj_432));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i8_3_lut (.A(n6_adj_432), 
            .B(drawing_tony_x_N_227[3]), .C(internalcol[3]), .Z(n8_adj_433));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i10_3_lut (.A(n8_adj_433), 
            .B(drawing_tony_x_N_227[4]), .C(internalcol[4]), .Z(n10_adj_434));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i12_3_lut (.A(n10_adj_434), 
            .B(drawing_tony_x_N_227[5]), .C(internalcol[5]), .Z(n12_adj_435));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i14_3_lut (.A(n12_adj_435), 
            .B(drawing_tony_x_N_227[6]), .C(internalcol[6]), .Z(n14_adj_436));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i16_3_lut (.A(n14_adj_436), 
            .B(drawing_tony_x_N_227[7]), .C(internalcol[7]), .Z(n16_adj_437));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i18_3_lut (.A(n16_adj_437), 
            .B(drawing_tony_x_N_227[8]), .C(internalcol[8]), .Z(n18_adj_438));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i20_3_lut (.A(n18), 
            .B(\drawing_tony_y_N_240[9] ), .C(internalrow[9]), .Z(n20_adj_439));   /* synthesis lineinfo="@4(104[45],104[67])"*/
    defparam drawing_tony_y_I_10_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i20_3_lut (.A(n18_adj_438), 
            .B(drawing_tony_x_N_227[9]), .C(internalcol[9]), .Z(n20_adj_440));   /* synthesis lineinfo="@4(103[45],103[66])"*/
    defparam drawing_tony_x_I_9_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(n20_adj_430), 
            .B(n20), .C(xpos[10]), .D(internalcol[10]), .Z(n6_adj_441));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i1_4_lut.INIT = "0x80c8";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i2_4_lut (.A(n20_adj_440), 
            .B(n20_adj_439), .C(internalcol[10]), .D(\drawing_tony_x_N_227[10] ), 
            .Z(n7_c));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i2_4_lut.INIT = "0x80c8";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_4_lut_adj_31 (.A(internalrow[10]), 
            .B(n7_c), .C(\drawing_tony_y_N_240[10] ), .D(n6_adj_441), 
            .Z(toout_5__N_169));   /* synthesis lineinfo="@4(114[35],114[68])"*/
    defparam i1_4_lut_adj_31.INIT = "0x0400";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i2 (.D(n93[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n21));
    defparam counter_177_195__i2.REGSET = "RESET";
    defparam counter_177_195__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3334_4_lut (.A(toout_5__N_161[4]), 
            .B(internalvalid), .C(rgb_5__N_251[4]), .D(toout_5__N_167), 
            .Z(RGB_c_4));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3334_4_lut.INIT = "0xc088";
    FA2 add_173_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(VCC_net), .D0(n5540), 
        .CI0(n5540), .A1(GND_net), .B1(\ypos[2] ), .C1(VCC_net), .D1(n9371), 
        .CI1(n9371), .CO0(n9371), .CO1(n5542), .S0(drawing_tony_y_N_240[1]), 
        .S1(\drawing_tony_y_N_240[2] ));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_3.INIT0 = "0xc33c";
    defparam add_173_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(GND_net), .D0(n5575), 
        .CI0(n5575), .A1(GND_net), .B1(xpos[2]), .C1(GND_net), .D1(n9389), 
        .CI1(n9389), .CO0(n9389), .CO1(n5577), .S0(drawing_tony_x_N_227[1]), 
        .S1(drawing_tony_x_N_227[2]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3291_4_lut (.A(toout_5__N_161[0]), 
            .B(internalvalid), .C(rgb_5__N_251[0]), .D(toout_5__N_167), 
            .Z(RGB_c_0));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3291_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3339_4_lut (.A(toout_5__N_161[1]), 
            .B(internalvalid), .C(rgb_5__N_251[1]), .D(toout_5__N_167), 
            .Z(RGB_c_1));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3339_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3336_4_lut (.A(toout_5__N_161[2]), 
            .B(internalvalid), .C(rgb_5__N_251[2]), .D(toout_5__N_167), 
            .Z(RGB_c_2));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3336_4_lut.INIT = "0xc088";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i291_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(xpos[1]), .D(internalcol[1]), .Z(n4_adj_442));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i291_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(internalcol[1]), .D(xpos[1]), .Z(diff_x_vector[1]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4bb4";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3335_4_lut (.A(toout_5__N_161[3]), 
            .B(internalvalid), .C(rgb_5__N_251[3]), .D(toout_5__N_167), 
            .Z(RGB_c_3));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3335_4_lut.INIT = "0xc088";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(VCC_net), .D1(n9386), .CI1(n9386), .CO0(n9386), 
        .CO1(n5575), .S1(drawing_tony_x_N_227[0]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    FA2 add_173_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(VCC_net), .D1(n9368), .CI1(n9368), .CO0(n9368), 
        .CO1(n5540), .S1(drawing_tony_y_N_240[0]));   /* synthesis lineinfo="@4(104[52],104[53])"*/
    defparam add_173_add_5_1.INIT0 = "0xc33c";
    defparam add_173_add_5_1.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(counter[21]), 
        .D0(n5658), .CI0(n5658), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9593), .CI1(n9593), .CO0(n9593), .S0(n93[21]));
    defparam counter_177_195_add_4_23.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_23.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(n3), 
        .D0(n5656), .CI0(n5656), .A1(GND_net), .B1(GND_net), .C1(n2), 
        .D1(n9590), .CI1(n9590), .CO0(n9590), .CO1(n5658), .S0(n93[19]), 
        .S1(n93[20]));
    defparam counter_177_195_add_4_21.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_21.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(n5), 
        .D0(n5654), .CI0(n5654), .A1(GND_net), .B1(GND_net), .C1(n4_adj_443), 
        .D1(n9587), .CI1(n9587), .CO0(n9587), .CO1(n5656), .S0(n93[17]), 
        .S1(n93[18]));
    defparam counter_177_195_add_4_19.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3317_4_lut (.A(toout_5__N_161[5]), 
            .B(internalvalid), .C(rgb_5__N_251[5]), .D(toout_5__N_167), 
            .Z(RGB_c_5));   /* synthesis lineinfo="@4(120[11],120[38])"*/
    defparam i3317_4_lut.INIT = "0xc088";
    FA2 add_404_6 (.A0(GND_net), .B0(internalrow[4]), .C0(n1[4]), .D0(n5601), 
        .CI0(n5601), .A1(GND_net), .B1(internalrow[5]), .C1(n11), .D1(n9497), 
        .CI1(n9497), .CO0(n9497), .S0(diff_y_vector[4]), .S1(diff_y_vector[5]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_404_6.INIT0 = "0xc33c";
    defparam add_404_6.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(n7_adj_445), 
        .D0(n5652), .CI0(n5652), .A1(GND_net), .B1(GND_net), .C1(n6_adj_446), 
        .D1(n9584), .CI1(n9584), .CO0(n9584), .CO1(n5654), .S0(n93[15]), 
        .S1(n93[16]));
    defparam counter_177_195_add_4_17.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_17.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(n9), 
        .D0(n5650), .CI0(n5650), .A1(GND_net), .B1(GND_net), .C1(n8_adj_447), 
        .D1(n9581), .CI1(n9581), .CO0(n9581), .CO1(n5652), .S0(n93[13]), 
        .S1(n93[14]));
    defparam counter_177_195_add_4_15.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i298_3_lut (.A(internalcol[2]), 
            .B(xpos[2]), .C(n4_adj_442), .Z(n6_adj_1));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam i298_3_lut.INIT = "0xb2b2";
    FA2 add_404_4 (.A0(GND_net), .B0(internalrow[2]), .C0(n1[2]), .D0(n5599), 
        .CI0(n5599), .A1(GND_net), .B1(internalrow[3]), .C1(n7), .D1(n9494), 
        .CI1(n9494), .CO0(n9494), .CO1(n5601), .S0(diff_y_vector[2]), 
        .S1(diff_y_vector[3]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_404_4.INIT0 = "0xc33c";
    defparam add_404_4.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(n4_adj_442), 
            .B(xpos[2]), .C(internalcol[2]), .Z(n2817));
    defparam i2_3_lut.INIT = "0x9696";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i3 (.D(n93[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n20_adj_451));
    defparam counter_177_195__i3.REGSET = "RESET";
    defparam counter_177_195__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i4 (.D(n93[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n19));
    defparam counter_177_195__i4.REGSET = "RESET";
    defparam counter_177_195__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i5 (.D(n93[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n18_adj_452));
    defparam counter_177_195__i5.REGSET = "RESET";
    defparam counter_177_195__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i6 (.D(n93[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n17));
    defparam counter_177_195__i6.REGSET = "RESET";
    defparam counter_177_195__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i7 (.D(n93[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n16_adj_453));
    defparam counter_177_195__i7.REGSET = "RESET";
    defparam counter_177_195__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i8 (.D(n93[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n15));
    defparam counter_177_195__i8.REGSET = "RESET";
    defparam counter_177_195__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i9 (.D(n93[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n14_adj_454));
    defparam counter_177_195__i9.REGSET = "RESET";
    defparam counter_177_195__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i10 (.D(n93[9]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n13));
    defparam counter_177_195__i10.REGSET = "RESET";
    defparam counter_177_195__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i11 (.D(n93[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n12_adj_455));
    defparam counter_177_195__i11.REGSET = "RESET";
    defparam counter_177_195__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i12 (.D(n93[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n11_adj_456));
    defparam counter_177_195__i12.REGSET = "RESET";
    defparam counter_177_195__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i13 (.D(n93[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n10_adj_457));
    defparam counter_177_195__i13.REGSET = "RESET";
    defparam counter_177_195__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i14 (.D(n93[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n9));
    defparam counter_177_195__i14.REGSET = "RESET";
    defparam counter_177_195__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i15 (.D(n93[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n8_adj_447));
    defparam counter_177_195__i15.REGSET = "RESET";
    defparam counter_177_195__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i16 (.D(n93[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n7_adj_445));
    defparam counter_177_195__i16.REGSET = "RESET";
    defparam counter_177_195__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i17 (.D(n93[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n6_adj_446));
    defparam counter_177_195__i17.REGSET = "RESET";
    defparam counter_177_195__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i18 (.D(n93[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n5));
    defparam counter_177_195__i18.REGSET = "RESET";
    defparam counter_177_195__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i19 (.D(n93[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n4_adj_443));
    defparam counter_177_195__i19.REGSET = "RESET";
    defparam counter_177_195__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i20 (.D(n93[19]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n3));
    defparam counter_177_195__i20.REGSET = "RESET";
    defparam counter_177_195__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i21 (.D(n93[20]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(n2));
    defparam counter_177_195__i21.REGSET = "RESET";
    defparam counter_177_195__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i22 (.D(n93[21]), 
            .SP(VCC_net), .CK(internal25clk), .SR(GND_net_c), .Q(counter[21]));
    defparam counter_177_195__i22.REGSET = "RESET";
    defparam counter_177_195__i22.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(xpos[4]), .B(internalcol[4]), 
            .Z(n4_adj_458));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A !(B (C+!(D))+!B !(C+!(D)))))" *) LUT4 i2_4_lut_adj_32 (.A(internalcol[3]), 
            .B(n4_adj_458), .C(xpos[3]), .D(n6_adj_1), .Z(n2830));
    defparam i2_4_lut_adj_32.INIT = "0x63c6";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (B (C)+!B !(C (D)+!C !(D)))))" *) LUT4 mux_395_i4_4_lut (.A(n2812), 
            .B(\controller_buttons_signal[0] ), .C(n2830), .D(n503), .Z(diff_x_vector[4]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_395_i4_4_lut.INIT = "0x3c2d";
    FA2 add_404_2 (.A0(GND_net), .B0(internalrow[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(internalrow[1]), .C1(n1[1]), .D1(n9491), .CI1(n9491), 
        .CO0(n9491), .CO1(n5599), .S0(diff_y_vector[0]), .S1(diff_y_vector[1]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam add_404_2.INIT0 = "0xc33c";
    defparam add_404_2.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(n11_adj_456), 
        .D0(n5648), .CI0(n5648), .A1(GND_net), .B1(GND_net), .C1(n10_adj_457), 
        .D1(n9578), .CI1(n9578), .CO0(n9578), .CO1(n5650), .S0(n93[11]), 
        .S1(n93[12]));
    defparam counter_177_195_add_4_13.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 mux_395_i3_3_lut (.A(n503), 
            .B(\controller_buttons_signal[0] ), .C(n2812), .Z(diff_x_vector[3]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_395_i3_3_lut.INIT = "0x2d2d";
    (* lut_function="(!(A (B+!(C))+!A !(B+!(C))))" *) LUT4 mux_395_i2_3_lut (.A(n2817), 
            .B(\controller_buttons_signal[0] ), .C(diff_x_vector[1]), .Z(diff_x_vector[2]));   /* synthesis lineinfo="@4(109[21],110[63])"*/
    defparam mux_395_i2_3_lut.INIT = "0x6565";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut_adj_33 (.A(\controller_buttons_signal[0] ), 
            .B(xpos[0]), .C(internalcol[0]), .Z(diff_x_vector[0]));
    defparam i2_3_lut_adj_33.INIT = "0x6969";
    FA2 counter_177_195_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(n13), 
        .D0(n5646), .CI0(n5646), .A1(GND_net), .B1(GND_net), .C1(n12_adj_455), 
        .D1(n9575), .CI1(n9575), .CO0(n9575), .CO1(n5648), .S0(n93[9]), 
        .S1(n93[10]));
    defparam counter_177_195_add_4_11.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_11.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(n15), 
        .D0(n5644), .CI0(n5644), .A1(GND_net), .B1(GND_net), .C1(n14_adj_454), 
        .D1(n9572), .CI1(n9572), .CO0(n9572), .CO1(n5646), .S0(n93[7]), 
        .S1(n93[8]));
    defparam counter_177_195_add_4_9.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_9.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n17), 
        .D0(n5642), .CI0(n5642), .A1(GND_net), .B1(GND_net), .C1(n16_adj_453), 
        .D1(n9569), .CI1(n9569), .CO0(n9569), .CO1(n5644), .S0(n93[5]), 
        .S1(n93[6]));
    defparam counter_177_195_add_4_7.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_7.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n19), 
        .D0(n5640), .CI0(n5640), .A1(GND_net), .B1(GND_net), .C1(n18_adj_452), 
        .D1(n9566), .CI1(n9566), .CO0(n9566), .CO1(n5642), .S0(n93[3]), 
        .S1(n93[4]));
    defparam counter_177_195_add_4_5.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_5.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n21), 
        .D0(n5638), .CI0(n5638), .A1(GND_net), .B1(GND_net), .C1(n20_adj_451), 
        .D1(n9563), .CI1(n9563), .CO0(n9563), .CO1(n5640), .S0(n93[1]), 
        .S1(n93[2]));
    defparam counter_177_195_add_4_3.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_3.INIT1 = "0xc33c";
    FA2 counter_177_195_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n22), .D1(n9524), .CI1(n9524), 
        .CO0(n9524), .CO1(n5638), .S1(n93[0]));
    defparam counter_177_195_add_4_1.INIT0 = "0xc33c";
    defparam counter_177_195_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i2_1_lut (.A(\ypos[1] ), 
            .Z(n1[1]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i1_1_lut (.A(\ypos[0] ), 
            .Z(n1[0]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i3_1_lut (.A(\ypos[2] ), 
            .Z(n1[2]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (B (C+(D))+!B ((D)+!C))))" *) LUT4 i258_2_lut_4_lut (.A(n4_adj_442), 
            .B(xpos[2]), .C(internalcol[2]), .D(diff_x_vector[1]), .Z(n503));   /* synthesis lineinfo="@4(110[23],110[43])"*/
    defparam i258_2_lut_4_lut.INIT = "0x0096";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i6_4_lut_4_lut (.A(rgb_5__N_263[5]), 
            .B(rgb_5__N_257[5]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[5]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i6_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i5_1_lut (.A(\ypos[4] ), 
            .Z(n1[4]));   /* synthesis lineinfo="@4(107[14],107[17])"*/
    defparam sub_41_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i4_4_lut_4_lut (.A(rgb_5__N_263[3]), 
            .B(rgb_5__N_257[3]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[3]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i4_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i3_4_lut_4_lut (.A(rgb_5__N_263[2]), 
            .B(rgb_5__N_257[2]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[2]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i3_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i2_4_lut_4_lut (.A(rgb_5__N_263[1]), 
            .B(rgb_5__N_257[1]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[1]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i2_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i1_4_lut_4_lut (.A(rgb_5__N_263[0]), 
            .B(rgb_5__N_257[0]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[0]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i1_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i5_4_lut_4_lut (.A(rgb_5__N_263[4]), 
            .B(rgb_5__N_257[4]), .C(counter[21]), .D(toout_5__N_169), 
            .Z(toout_5__N_161[4]));   /* synthesis lineinfo="@4(114[112],115[88])"*/
    defparam toout_5__I_6_i5_4_lut_4_lut.INIT = "0xacff";
    tony_run_rom2 tony_run_map2 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_263}, internal25clk, GND_net);   /* synthesis lineinfo="@4(85[18],85[31])"*/
    tony_run_rom1 tony_run_map1 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_257}, internal25clk, GND_net);   /* synthesis lineinfo="@4(78[18],78[31])"*/
    tony_idle_rom tony_map (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_251}, internal25clk, GND_net);   /* synthesis lineinfo="@4(71[15],71[28])"*/
    VLO i2 (.Z(GND_net_c));
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_177_195__i1 (.D(n93[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n22));
    defparam counter_177_195__i1.REGSET = "RESET";
    defparam counter_177_195__i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom2
//

module tony_run_rom2 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_263, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_23 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[1]), .RDATA3(rgb_5__N_263[0]));
    defparam mux_23.INIT_0 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_23.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_23.INIT_2 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_23.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_23.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_23.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_23.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_23.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_23.INIT_8 = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_23.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_23.INIT_A = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_23.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_23.INIT_C = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_23.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_23.INIT_E = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_23.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_23.DATA_WIDTH_W = "2";
    defparam mux_23.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_24 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[3]), .RDATA3(rgb_5__N_263[2]));
    defparam mux_24.INIT_0 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_24.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_24.INIT_2 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_24.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_24.INIT_4 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_24.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_24.INIT_6 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_24.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_24.INIT_8 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_24.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_24.INIT_A = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_24.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_24.INIT_C = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_24.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_24.INIT_E = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_24.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_24.DATA_WIDTH_W = "2";
    defparam mux_24.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_25 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_263[5]), .RDATA3(rgb_5__N_263[4]));
    defparam mux_25.INIT_0 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_25.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_25.INIT_2 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_25.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_25.INIT_4 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_25.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_25.INIT_6 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_25.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_25.INIT_8 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_25.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_25.INIT_A = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_25.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_25.INIT_C = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_25.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_25.INIT_E = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_25.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_25.DATA_WIDTH_W = "2";
    defparam mux_25.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom1
//

module tony_run_rom1 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_257, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_22 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[5]), .RDATA3(rgb_5__N_257[4]));
    defparam mux_22.INIT_0 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_22.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_22.INIT_2 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_22.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_22.INIT_4 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_22.INIT_6 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_22.INIT_8 = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_22.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_22.INIT_A = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_22.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_22.INIT_C = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_22.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_22.INIT_E = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_22.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_22.DATA_WIDTH_W = "2";
    defparam mux_22.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_21 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[3]), .RDATA3(rgb_5__N_257[2]));
    defparam mux_21.INIT_0 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_21.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_21.INIT_2 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_21.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_21.INIT_4 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_21.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_21.INIT_6 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_21.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_21.INIT_8 = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_21.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_21.INIT_A = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_21.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_21.INIT_C = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_21.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_21.INIT_E = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_21.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_21.DATA_WIDTH_W = "2";
    defparam mux_21.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_20 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_257[1]), .RDATA3(rgb_5__N_257[0]));
    defparam mux_20.INIT_0 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_20.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_20.INIT_2 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_20.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_20.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_20.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_20.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_20.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_20.INIT_8 = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_20.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_20.INIT_A = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_20.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_20.INIT_C = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_20.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_20.INIT_E = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_20.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_20.DATA_WIDTH_W = "2";
    defparam mux_20.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_idle_rom
//

module tony_idle_rom (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_251, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_19 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[5]), .RDATA3(rgb_5__N_251[4]));
    defparam mux_19.INIT_0 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_19.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_19.INIT_2 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_19.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_19.INIT_4 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_19.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_19.INIT_6 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_19.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_19.INIT_8 = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_19.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_19.INIT_A = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_19.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_19.INIT_C = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_19.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_19.INIT_E = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_19.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_19.DATA_WIDTH_W = "2";
    defparam mux_19.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_18 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[3]), .RDATA3(rgb_5__N_251[2]));
    defparam mux_18.INIT_0 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_18.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_18.INIT_2 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_18.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_18.INIT_4 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_18.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_18.INIT_6 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_18.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_18.INIT_8 = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_18.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_18.INIT_A = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_18.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_18.INIT_C = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_18.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_18.INIT_E = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_18.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_18.DATA_WIDTH_W = "2";
    defparam mux_18.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_17 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_251[1]), .RDATA3(rgb_5__N_251[0]));
    defparam mux_17.INIT_0 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_17.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_17.INIT_2 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_17.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_17.INIT_4 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_17.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_17.INIT_6 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_17.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_17.INIT_8 = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_17.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_17.INIT_A = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_17.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_17.INIT_C = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_17.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_17.INIT_E = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_17.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_17.DATA_WIDTH_W = "2";
    defparam mux_17.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module controller
//

module controller (input GND_net, input toout_5__N_169, output \controller_buttons_signal[0] , 
            output toout_5__N_167, output \controller_buttons_signal[7] , 
            output x_10__N_385, input controller_in_c, output controller_clock_c, 
            output controller_latch_c, input \xVelocity[2] , input n5507, 
            input col_l_N_270, input \xpos[0] , input \xpos[3] , input \xVelocity[3] , 
            output n248, input n4053, input n2, input n4261, output n3236, 
            input \internalcol[3] , input n6, output n2812, output up_c, 
            input n2875, input \xpos[4] );
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@2(24[8],24[11])"*/
    (* is_clock=1 *) wire [20:0]counter;   /* synthesis lineinfo="@2(25[8],25[15])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    
    wire VCC_net, n5628, n9551, n5630;
    wire [20:0]n89;
    
    wire n5626, n9548;
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@11(79[9],79[34])"*/
    wire [7:0]shift;   /* synthesis lineinfo="@2(27[8],27[13])"*/
    
    wire n15;
    wire [7:0]interimShift;   /* synthesis lineinfo="@2(28[8],28[20])"*/
    
    wire n5624, n9545, n5622, n9542, n5620, n9539, n5618, n9536, 
        n21, counter_19__N_59;
    wire [7:0]output_7__N_60;
    
    wire \counter[20]_enable_1 , n5616, n9533, n20, n9521, n10, 
        n7014, n14, n93, n4103, n6449, n8932, n7367, n7431, 
        n76, n60, n2907, n7777, n6_c, n68, n10_adj_409, n9, 
        n7015, n28, n36, n12, n10_adj_410, n11, n9_adj_411, n5634, 
        n9560, n5632, n9557, n9554, GND_net_c;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i0 (.D(shift[0]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[0]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i0.REGSET = "RESET";
    defparam interimShift_i0_i0.SRMODE = "CE_OVER_LSR";
    FA2 counter_174_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n5628), .CI0(n5628), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n9551), .CI1(n9551), .CO0(n9551), .CO1(n5630), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_174_add_4_15.INIT0 = "0xc33c";
    defparam counter_174_add_4_15.INIT1 = "0xc33c";
    FA2 counter_174_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n5626), .CI0(n5626), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n9548), .CI1(n9548), .CO0(n9548), .CO1(n5628), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_174_add_4_13.INIT0 = "0xc33c";
    defparam counter_174_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i2_3_lut (.A(controller_buttons_signal[1]), 
            .B(toout_5__N_169), .C(\controller_buttons_signal[0] ), .Z(toout_5__N_167));
    defparam i2_3_lut.INIT = "0x0404";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(n21));
    defparam counter_174__i1.REGSET = "RESET";
    defparam counter_174__i1.SRMODE = "CE_OVER_LSR";
    FA2 counter_174_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n5624), .CI0(n5624), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n9545), .CI1(n9545), .CO0(n9545), .CO1(n5626), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_174_add_4_11.INIT0 = "0xc33c";
    defparam counter_174_add_4_11.INIT1 = "0xc33c";
    FA2 counter_174_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n5622), .CI0(n5622), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n9542), .CI1(n9542), .CO0(n9542), .CO1(n5624), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_174_add_4_9.INIT0 = "0xc33c";
    defparam counter_174_add_4_9.INIT1 = "0xc33c";
    FA2 counter_174_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n5620), .CI0(n5620), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n9539), .CI1(n9539), .CO0(n9539), .CO1(n5622), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_174_add_4_7.INIT0 = "0xc33c";
    defparam counter_174_add_4_7.INIT1 = "0xc33c";
    FA2 counter_174_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n5618), .CI0(n5618), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n9536), .CI1(n9536), .CO0(n9536), .CO1(n5620), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_174_add_4_5.INIT0 = "0xc33c";
    defparam counter_174_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i5 (.D(output_7__N_60[7]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(\controller_buttons_signal[7] ));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i5.REGSET = "RESET";
    defparam output__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i4 (.D(output_7__N_60[4]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(x_10__N_385));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i4.REGSET = "RESET";
    defparam output__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i2 (.D(output_7__N_60[1]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(controller_buttons_signal[1]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i2.REGSET = "RESET";
    defparam output__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    FA2 counter_174_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n5616), 
        .CI0(n5616), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n9533), 
        .CI1(n9533), .CO0(n9533), .CO1(n5618), .S0(n89[1]), .S1(n89[2]));
    defparam counter_174_add_4_3.INIT0 = "0xc33c";
    defparam counter_174_add_4_3.INIT1 = "0xc33c";
    FA2 counter_174_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n9521), .CI1(n9521), 
        .CO0(n9521), .CO1(n5616), .S1(n89[0]));
    defparam counter_174_add_4_1.INIT0 = "0xc33c";
    defparam counter_174_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 inv_18_i1_1_lut (.A(shift[0]), .Z(output_7__N_60[0]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[11]), .B(counter[15]), 
            .Z(n10));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[17]), .B(counter[13]), 
            .C(counter[14]), .D(n7014), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[12]), .B(n14), 
            .C(n10), .D(counter[16]), .Z(controller_latch_c));
    defparam i7_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));   /* synthesis lineinfo="@2(46[1],55[8])"*/
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output__i1 (.D(output_7__N_60[0]), 
            .SP(\counter[20]_enable_1 ), .CK(counter[20]), .SR(GND_net_c), 
            .Q(\controller_buttons_signal[0] ));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i1.REGSET = "RESET";
    defparam output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C (D))+!B (C)))" *) LUT4 i1_4_lut (.A(\xVelocity[2] ), 
            .B(\controller_buttons_signal[0] ), .C(n5507), .D(col_l_N_270), 
            .Z(n93));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i1_4_lut.INIT = "0xfaba";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut_adj_19 (.A(\xpos[0] ), 
            .B(n4103), .C(\xpos[3] ), .Z(n6449));
    defparam i2_3_lut_adj_19.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i1 (.D(shift[1]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[1]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i1.REGSET = "RESET";
    defparam interimShift_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(D))+!A !(B (C)+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_20 (.A(\xVelocity[3] ), 
            .B(n6449), .C(n93), .D(n8932), .Z(n248));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i1_4_lut_adj_20.INIT = "0x7350";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut_adj_21 (.A(counter[8]), 
            .B(counter[14]), .C(n7367), .D(counter[17]), .Z(controller_clock_c));
    defparam i1_4_lut_adj_21.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 inv_18_i2_1_lut (.A(shift[1]), .Z(output_7__N_60[1]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 inv_18_i5_1_lut (.A(shift[4]), .Z(output_7__N_60[4]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i5_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C (D))+!B (C)))" *) LUT4 i6111_4_lut (.A(controller_buttons_signal[1]), 
            .B(n4053), .C(n2), .D(n4261), .Z(n7431));
    defparam i6111_4_lut.INIT = "0xa020";
    (* lut_function="(!(A))" *) LUT4 i2163_1_lut (.A(n15), .Z(\counter[20]_enable_1 ));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i2163_1_lut.INIT = "0x5555";
    (* lut_function="((B (C+(D))+!B !(C+!(D)))+!A)" *) LUT4 i33_4_lut (.A(col_l_N_270), 
            .B(n7431), .C(n76), .D(n8932), .Z(n60));
    defparam i33_4_lut.INIT = "0xdfd5";
    (* lut_function="(!(A))" *) LUT4 inv_18_i8_1_lut (.A(shift[7]), .Z(output_7__N_60[7]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(counter[16]), .B(counter[15]), 
            .Z(n2907));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A ((C+!(D))+!B)+!A !(B (D))))" *) LUT4 i6370_4_lut (.A(n76), 
            .B(controller_buttons_signal[1]), .C(n4103), .D(n2), .Z(n7777));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i6370_4_lut.INIT = "0x4c00";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_22 (.A(\xVelocity[2] ), 
            .B(x_10__N_385), .Z(n6_c));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam i1_2_lut_adj_22.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2471_3_lut (.A(n7777), 
            .B(n60), .C(\controller_buttons_signal[0] ), .Z(n68));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i2471_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(n5507), .B(n68), 
            .C(\xVelocity[3] ), .D(n6_c), .Z(n3236));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_23 (.A(counter[9]), .B(counter[10]), 
            .Z(n7014));
    defparam i1_2_lut_adj_23.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut_adj_24 (.A(counter[4]), 
            .B(counter[3]), .C(counter[2]), .D(counter[6]), .Z(n10_adj_409));
    defparam i4_4_lut_adj_24.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n7014), 
            .B(n9), .C(counter[8]), .D(n10_adj_409), .Z(n7015));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i222_4_lut (.A(n7015), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i222_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i230_4_lut (.A(n28), 
            .B(counter[17]), .C(n2907), .D(counter[14]), .Z(n36));
    defparam i230_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i217_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_19__N_59));
    defparam i217_4_lut.INIT = "0xccc8";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i4_4_lut_adj_25 (.A(shift[1]), 
            .B(shift[7]), .C(interimShift[1]), .D(interimShift[7]), .Z(n12));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i4_4_lut_adj_25.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i2_4_lut_adj_26 (.A(shift[2]), 
            .B(shift[4]), .C(interimShift[2]), .D(interimShift[4]), .Z(n10_adj_410));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i2_4_lut_adj_26.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i3_4_lut (.A(shift[3]), 
            .B(shift[5]), .C(interimShift[3]), .D(interimShift[5]), .Z(n11));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_27 (.A(shift[0]), 
            .B(shift[6]), .C(interimShift[0]), .D(interimShift[6]), .Z(n9_adj_411));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i1_4_lut_adj_27.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_28 (.A(n9_adj_411), 
            .B(n11), .C(n10_adj_410), .D(n12), .Z(n15));   /* synthesis lineinfo="@2(60[5],60[25])"*/
    defparam i7_4_lut_adj_28.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i2 (.D(shift[2]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[2]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i2.REGSET = "RESET";
    defparam interimShift_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i3 (.D(shift[3]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[3]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i3.REGSET = "RESET";
    defparam interimShift_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i4 (.D(shift[4]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[4]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i4.REGSET = "RESET";
    defparam interimShift_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i5 (.D(shift[5]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[5]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i5.REGSET = "RESET";
    defparam interimShift_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i6 (.D(shift[6]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[6]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i6.REGSET = "RESET";
    defparam interimShift_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ interimShift_i0_i7 (.D(shift[7]), 
            .SP(n15), .CK(counter[20]), .SR(GND_net_c), .Q(interimShift[7]));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam interimShift_i0_i7.REGSET = "RESET";
    defparam interimShift_i0_i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(n20));
    defparam counter_174__i2.REGSET = "RESET";
    defparam counter_174__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[2]));
    defparam counter_174__i3.REGSET = "RESET";
    defparam counter_174__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[3]));
    defparam counter_174__i4.REGSET = "RESET";
    defparam counter_174__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[4]));
    defparam counter_174__i5.REGSET = "RESET";
    defparam counter_174__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[5]));
    defparam counter_174__i6.REGSET = "RESET";
    defparam counter_174__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[6]));
    defparam counter_174__i7.REGSET = "RESET";
    defparam counter_174__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[7]));
    defparam counter_174__i8.REGSET = "RESET";
    defparam counter_174__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[8]));
    defparam counter_174__i9.REGSET = "RESET";
    defparam counter_174__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[9]));
    defparam counter_174__i10.REGSET = "RESET";
    defparam counter_174__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[10]));
    defparam counter_174__i11.REGSET = "RESET";
    defparam counter_174__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[11]));
    defparam counter_174__i12.REGSET = "RESET";
    defparam counter_174__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[12]));
    defparam counter_174__i13.REGSET = "RESET";
    defparam counter_174__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[13]));
    defparam counter_174__i14.REGSET = "RESET";
    defparam counter_174__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[14]));
    defparam counter_174__i15.REGSET = "RESET";
    defparam counter_174__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[15]));
    defparam counter_174__i16.REGSET = "RESET";
    defparam counter_174__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[16]));
    defparam counter_174__i17.REGSET = "RESET";
    defparam counter_174__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[17]));
    defparam counter_174__i18.REGSET = "RESET";
    defparam counter_174__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[18]));
    defparam counter_174__i19.REGSET = "RESET";
    defparam counter_174__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[19]));
    defparam counter_174__i20.REGSET = "RESET";
    defparam counter_174__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_174__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_19__N_59), .Q(counter[20]));
    defparam counter_174__i21.REGSET = "RESET";
    defparam counter_174__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B output__i3 (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(output_7__N_60[3]), .CE(\counter[20]_enable_1 ), 
            .IOLTO(GND_net_c), .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(counter[20]), 
            .PADDO(up_c));   /* synthesis lineinfo="@2(59[1],64[8])"*/
    defparam output__i3.LATCHIN = "LATCH_REG";
    defparam output__i3.DDROUT = "NO";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_29 (.A(\internalcol[3] ), 
            .B(\xpos[3] ), .C(n6), .Z(n2812));   /* synthesis lineinfo="@11(77[9],77[20])"*/
    defparam i2_3_lut_adj_29.INIT = "0x9696";
    FA2 counter_174_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n5634), .CI0(n5634), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n9560), .CI1(n9560), .CO0(n9560), .S0(n89[19]), .S1(n89[20]));
    defparam counter_174_add_4_21.INIT0 = "0xc33c";
    defparam counter_174_add_4_21.INIT1 = "0xc33c";
    FA2 counter_174_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n5632), .CI0(n5632), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n9557), .CI1(n9557), .CO0(n9557), .CO1(n5634), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_174_add_4_19.INIT0 = "0xc33c";
    defparam counter_174_add_4_19.INIT1 = "0xc33c";
    FA2 counter_174_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n5630), .CI0(n5630), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n9554), .CI1(n9554), .CO0(n9554), .CO1(n5632), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_174_add_4_17.INIT0 = "0xc33c";
    defparam counter_174_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_30 (.A(\xpos[0] ), .B(\xpos[3] ), 
            .Z(n76));   /* synthesis lineinfo="@11(81[9],81[13])"*/
    defparam i1_2_lut_adj_30.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 inv_18_i4_1_lut (.A(shift[3]), .Z(output_7__N_60[3]));   /* synthesis lineinfo="@2(61[16],61[21])"*/
    defparam inv_18_i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C)))" *) LUT4 i1_rep_1_2_lut_3_lut (.A(controller_buttons_signal[1]), 
            .B(\xVelocity[2] ), .C(\xVelocity[3] ), .Z(n8932));   /* synthesis lineinfo="@11(79[9],79[34])"*/
    defparam i1_rep_1_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6048_3_lut_4_lut (.A(counter[16]), 
            .B(counter[15]), .C(counter[12]), .D(counter[13]), .Z(n7367));
    defparam i6048_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i3347_2_lut_3_lut (.A(n2875), 
            .B(\xpos[4] ), .C(n4261), .Z(n4103));
    defparam i3347_2_lut_3_lut.INIT = "0x0808";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));   /* synthesis lineinfo="@11(84[18],84[28])"*/
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule
