Jaume Abella , Antonio González, On Reducing Register Pressure and Energy in Multiple-Banked Register Files, Proceedings of the 21st International Conference on Computer Design, p.14, October 13-15, 2003
David H. Albonesi , Rajeev Balasubramonian , Steven G. Dropsho , Sandhya Dwarkadas , Eby G. Friedman , Michael C. Huang , Volkan Kursun , Grigorios Magklis , Michael L. Scott , Greg Semeraro , Pradip Bose , Alper Buyuktosunoglu , Peter W. Cook , Stanley E. Schuster, Dynamically Tuning Processor Resources with Adaptive Processing, Computer, v.36 n.12, p.49-58, December 2003[doi>10.1109/MC.2003.1250883]
Frank Bellosa, The benefits of event: driven energy accounting in power-sensitive systems, Proceedings of the 9th workshop on ACM SIGOPS European workshop: beyond the PC: new challenges for the operating system, September 17-20, 2000, Kolding, Denmark[doi>10.1145/566726.566736]
Jeanne P. Bickford, Raymond Rosner, Erik Hedberg, Joseph W. Yoder, and Tomas S. Barnett. 2008. SRAM redundancy—Silicon area versus number of repairs trade-off. In Advanced Semiconductor Manufacturing Conference. 387--392.
William Lloyd Bircher , Lizy K. John, Complete System Power Estimation Using Processor Performance Events, IEEE Transactions on Computers, v.61 n.4, p.563-577, April 2012[doi>10.1109/TC.2011.47]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Aaron Carroll , Gernot Heiser, An analysis of power consumption in a smartphone, Proceedings of the 2010 USENIX conference on USENIX annual technical conference, p.21-21, June 23-25, 2010, Boston, MA
Francisco J. Cazorla , Alex Ramirez , Mateo Valero , Enrique Fernandez, Dynamically Controlled Resource Allocation in SMT Processors, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.171-182, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.17]
European Statistics. 2014. Energy price statistics. http://ec.europa.eu/eurostat/statistics-explained/index.php/Energy_price_statistics.
Ashutosh S. Dhodapkar , James E. Smith, Managing multi-configuration hardware via dynamic working set analysis, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Stijn Eyerman , Lieven Eeckhout, Per-thread cycle accounting in SMT processors, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508260]
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A performance counter architecture for computing accurate CPI components, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168880]
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
Houman Homayoun , Sudeep Pasricha , Mohammad Makhzan , Alex Veidenbaum, Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391488]
Michael C. Huang , Daniel Chaver , Luis Pinuel , Manuel Prieto , Francisco Tirado, Customizing the Branch Predictor to Reduce Complexity and Energy Consumption, IEEE Micro, v.23 n.5, p.12-25, September 2003[doi>10.1109/MM.2003.1240209]
Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859637]
Kamil Kedzierski, Miquel Moretó, Francisco J. Cazorla, and Mateo Valero. 2010. Adapting cache partitioning algorithms to pseudo-LRU replacement policies. In Proceedings of the 2010 IEEE International Symposium on Parallel and Distributed Processing. 1--12.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Qixiao Liu, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, and Mateo Valero. 2014. DReAM: Per-task DRAM energy metering in multicore systems. In Euro-Par 2014 Parallel Processing, Lecture Notes in Computer Science, Fernando Silva, Inês Dutra, and Vítor Santos Costa (Eds.), Vol. 8632. Springer, Berlin, 111--123.
Qixiao Liu , Miquel Moreto , Victor Jimenez , Jaume Abella , Francisco J. Cazorla , Mateo Valero, Hardware support for accurate per-task energy metering in multicore systems, ACM Transactions on Architecture and Code Optimization (TACO), v.10 n.4, p.1-27, December 2013[doi>10.1145/2541228.2555291]
Carlos Luque , Miquel Moreto , Francisco J. Cazorla , Roberto Gioiosa , Alper Buyuktosunoglu , Mateo Valero, CPU Accounting in CMP Processors, IEEE Computer Architecture Letters, v.8 n.1, p.17-20, January 2009[doi>10.1109/L-CA.2009.3]
Carlos Luque , Miquel Moreto , Francisco J. Cazorla , Roberto Gioiosa , Alper Buyuktosunoglu , Mateo Valero, CPU Accounting for Multicore Processors, IEEE Transactions on Computers, v.61 n.2, p.251-264, February 2012[doi>10.1109/TC.2011.152]
Carlos Luque , Miquel Moreto , Francisco J. Cazorla , Mateo Valero, Fair CPU time accounting in CMP&plus;SMT processors, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.4, p.1-25, January 2013[doi>10.1145/2400682.2400709]
Jason Mars , Lingjia Tang , Robert Hundt , Kevin Skadron , Mary Lou Soffa, Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155650]
Jason Mars , Neil Vachharajani , Robert Hundt , Mary Lou Soffa, Contention aware execution: online contention detection and response, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization, April 24-28, 2010, Toronto, Ontario, Canada[doi>10.1145/1772954.1772991]
John C. McCullough , Yuvraj Agarwal , Jaideep Chandrashekar , Sathyanarayan Kuppuswamy , Alex C. Snoeren , Rajesh K. Gupta, Evaluating the effectiveness of model-based power characterization, Proceedings of the 2011 USENIX conference on USENIX annual technical conference, p.12-12, June 15-17, 2011, Portland, OR
Micron. 2007. Calculating memory system power for DDR3. Micron Technical Notes (2007).
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A tool to understand large caches. HP Tech Report HPL-2009-85.
Nokia. 2012. Nokia Energy Profiler. http://nokia-energy-profiler.en.softonic.com/symbian.
Abhinav Pathak , Y. Charlie Hu , Ming Zhang , Paramvir Bahl , Yi-Min Wang, Fine-grained power modeling for smartphones using system call tracing, Proceedings of the sixth conference on Computer systems, April 10-13, 2011, Salzburg, Austria[doi>10.1145/1966445.1966460]
Pavlos Petoumenos , Georgia Psychou , Stefanos Kaxiras , Juan Manuel Cebrian Gonzalez , Juan Luis Aragon, MLP-Aware instruction queue resizing: the key to power-efficient performance, Proceedings of the 23rd international conference on Architecture of Computing Systems, February 22-25, 2010, Hannover, Germany[doi>10.1007/978-3-642-11950-7_11]
Kishore Kumar Pusukuri, David Vengerov, and Alexandra Fedorova. 2009. A methodology for developing simple and robust power models using performance monitoring events. In Proceedings of the Annual Workshop on the Interaction between Operating Systems and Computer Architecture.
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Paul Rosenfeld , Elliott Cooper-Balis , Bruce Jacob, DRAMSim2: A Cycle Accurate Memory System Simulator, IEEE Computer Architecture Letters, v.10 n.1, p.16-19, January 2011[doi>10.1109/L-CA.2011.4]
Kai Shen , Arrvindh Shriraman , Sandhya Dwarkadas , Xiao Zhang , Zhuan Chen, Power containers: an OS facility for fine-grained power and energy management on multicore servers, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA[doi>10.1145/2451116.2451124]
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
Lingjia Tang , Jason Mars , Neil Vachharajani , Robert Hundt , Mary Lou Soffa, The impact of memory subsystem resource sharing on datacenter applications, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000099]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, 25 years of the international symposia on Computer architecture (selected papers), p.533-544, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/285930.286011]
