timestamp 1662953364
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use comp_clks_stg1 comp_clks_stg1_0 1 0 402 0 -1 1138
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
port "clk" 3 537 864 571 1224 m2
port "vssd" 2 402 1042 1046 1138 m1
port "vccd" 1 465 1586 1046 1682 m1
port "outb" 5 1617 675 1651 1062 m2
port "out" 6 2136 674 2170 1062 m2
port "vdda" 4 1506 1586 2794 1682 m1
node "clk" 1 97.9638 537 864 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12240 788 0 0 0 0 0 0 0 0
node "vccd" 1 209.791 557 498 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46944 1170 0 0 0 0 0 0 0 0 0 0
node "vssd" 1 171.423 402 1042 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61824 1480 0 0 0 0 0 0 0 0 0 0
node "vccd" 1 229.314 465 1586 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55776 1354 0 0 0 0 0 0 0 0 0 0
node "a_1230_594#" 7247 1220.07 1230 594 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133210 8874 0 0 21070 1274 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1203_1219#" 7016 1341.3 1203 1219 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130100 8562 0 0 27102 1720 0 0 0 0 0 0 0 0 0 0 0 0
node "outb" 5370 1139.4 1617 675 m2 0 0 0 0 0 0 0 0 53760 2816 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 34646 2582 44998 2736 19878 1172 0 0 0 0 0 0 0 0
node "out" 5529 1413.95 2136 674 m2 0 0 0 0 0 0 0 0 53760 2816 5040 288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 47328 3328 47505 2902 19976 1176 0 0 0 0 0 0 0 0
node "vdda" 8178 1715.74 1506 1586 m1 0 0 0 0 95120 1284 0 0 67356 3492 5964 310 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68476 4844 206610 7008 0 0 0 0 0 0 0 0 0 0
substrate "vssd" 0 0 1112 620 ppd 0 0 0 0 0 0 0 0 62400 3200 15720 742 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68816 4796 182393 6336 0 0 0 0 0 0 0 0 0 0
cap "vdda" "a_1230_594#" 84.9453
cap "a_1203_1219#" "out" 58.531
cap "outb" "vssd" 22.1537
cap "vccd" "vssd" 51.3333
cap "clk" "vssd" 13.8225
cap "vdda" "out" 803.023
cap "vdda" "a_1203_1219#" 104.449
cap "outb" "a_1230_594#" 58.1267
cap "vccd" "a_1230_594#" 2.07031
cap "a_1230_594#" "clk" 2.44032
cap "outb" "out" 157.585
cap "vccd" "clk" 0.419276
cap "out" "clk" 0.426156
cap "a_1203_1219#" "outb" 72.6973
cap "a_1203_1219#" "vccd" 2.15007
cap "a_1203_1219#" "clk" 6.33675
cap "vdda" "outb" 586.234
cap "vdda" "vccd" 13.2289
cap "a_1230_594#" "vssd" 3.75758
cap "vdda" "clk" 7.22259
cap "vccd" "vssd" 43.2048
cap "out" "vssd" 2.2817
cap "a_1203_1219#" "vssd" 4.34257
cap "outb" "clk" 16.5456
cap "vccd" "a_1230_594#" 1.67425
cap "vccd" "clk" 0.977269
cap "vdda" "vssd" 7.61446
cap "out" "a_1230_594#" 40.9992
cap "a_1203_1219#" "a_1230_594#" 226.569
cap "a_1203_1219#" "vccd" 0.846836
device msubckt sky130_fd_pr__nfet_01v8 2527 620 2528 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "out" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 620 2442 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vssd" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 620 2355 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "out" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 620 2269 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vssd" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 620 2182 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "out" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 620 2096 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vssd" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 620 2009 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "out" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 620 1923 621 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vssd" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 620 1836 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "outb" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 620 1750 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vssd" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 620 1663 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "outb" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 620 1577 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vssd" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 620 1490 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "outb" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 620 1404 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vssd" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 620 1317 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "outb" 120 0 "vssd" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 620 1231 621 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vssd" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2527 1060 2528 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "out" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 1060 2442 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vdda" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 1060 2355 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "out" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 1060 2269 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vdda" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 1060 2182 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "out" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 1060 2096 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vdda" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 1060 2009 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "out" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 1060 1923 1061 l=30 w=120 "vssd" "a_1230_594#" 60 0 "vdda" 120 0 "out" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 1060 1836 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "outb" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 1060 1750 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vdda" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 1060 1663 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "outb" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 1060 1577 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vdda" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 1060 1490 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "outb" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 1060 1404 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vdda" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 1060 1317 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "outb" 120 0 "vdda" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 1060 1231 1061 l=30 w=120 "vssd" "a_1203_1219#" 60 0 "vdda" 120 0 "outb" 120 0
device msubckt sky130_fd_pr__pfet_01v8 1930 1375 1931 1376 l=30 w=84 "vdda" "outb" 60 0 "vdda" 84 0 "out" 84 0
device msubckt sky130_fd_pr__pfet_01v8 1829 1375 1830 1376 l=30 w=84 "vdda" "out" 60 0 "outb" 84 0 "vdda" 84 0
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/vdd" 54.0402
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/clkb" 7.33368
cap "vdda" "comp_clks_stg1_0/vss" 13.9657
cap "comp_clks_stg1_0/clka" "outb" 6.29916
cap "comp_clks_stg1_0/clkb" "comp_clks_stg1_0/vdd" 8.10499
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/vss" -14.073
cap "outb" "comp_clks_stg1_0/vdd" 29.2038
cap "comp_clks_stg1_0/clk" "out" 0.61449
cap "comp_clks_stg1_0/vdd" "comp_clks_stg1_0/vss" -59.4532
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/clk" 10.4652
cap "out" "comp_clks_stg1_0/vdd" 4.4317
cap "comp_clks_stg1_0/clkb" "comp_clks_stg1_0/vss" 30.8493
cap "outb" "vdda" -0.970667
cap "comp_clks_stg1_0/clkb" "out" 3.01676
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/vdd" 4.13919
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/vdd" -3.28137
cap "outb" "comp_clks_stg1_0/clk" 9.36266
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/clkb" 1.96304
cap "comp_clks_stg1_0/vdd" "comp_clks_stg1_0/vdd" -3.09192
cap "out" "comp_clks_stg1_0/vss" 1.14427
cap "comp_clks_stg1_0/clk" "vdda" 2.70287
cap "comp_clks_stg1_0/clkb" "comp_clks_stg1_0/vdd" 1.03532
cap "outb" "comp_clks_stg1_0/vdd" 8.94594
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/vss" 38.2506
cap "comp_clks_stg1_0/clka" "out" 0.290392
cap "outb" "comp_clks_stg1_0/clkb" 8.42006
cap "vdda" "comp_clks_stg1_0/vdd" 26.6561
cap "comp_clks_stg1_0/vdd" "comp_clks_stg1_0/vss" -24.5207
cap "out" "comp_clks_stg1_0/vdd" 0.822164
cap "comp_clks_stg1_0/clkb" "vdda" 12.8457
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/vdd" -1.06102
cap "outb" "comp_clks_stg1_0/vss" 8.92803
cap "vdda" "comp_clks_stg1_0/vss" 3.25917
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/vdd" 0.206606
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/clkb" 0.0298118
cap "outb" "out" -0.067233
cap "comp_clks_stg1_0/clka" "outb" -0.001484
cap "comp_clks_stg1_0/clk" "comp_clks_stg1_0/vss" 0.645362
cap "out" "vdda" -1.40216
cap "comp_clks_stg1_0/clk" "out" 1.66557
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/clk" 0.147657
cap "comp_clks_stg1_0/clkb" "comp_clks_stg1_0/vss" 0.0096427
cap "out" "comp_clks_stg1_0/vdd" 10.0123
cap "comp_clks_stg1_0/clkb" "out" 5.24403
cap "outb" "vdda" -1.34861
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/clkb" 0.0668747
cap "outb" "comp_clks_stg1_0/clk" 0.110882
cap "out" "comp_clks_stg1_0/vss" 1.85509
cap "comp_clks_stg1_0/clk" "vdda" 5.42465
cap "comp_clks_stg1_0/clkb" "comp_clks_stg1_0/vdd" 0.71017
cap "comp_clks_stg1_0/clka" "comp_clks_stg1_0/vss" 0.537369
cap "outb" "comp_clks_stg1_0/vdd" 1.02095
cap "comp_clks_stg1_0/vdd" "comp_clks_stg1_0/vss" 3.4661
cap "vdda" "comp_clks_stg1_0/vdd" 12.3854
cap "outb" "comp_clks_stg1_0/clkb" 0.169616
cap "comp_clks_stg1_0/clka" "out" 0.775608
cap "out" "comp_clks_stg1_0/vdd" 2.67442
cap "comp_clks_stg1_0/clkb" "vdda" 5.6382
cap "outb" "comp_clks_stg1_0/vss" 0.275431
merge "comp_clks_stg1_0/VSUBS" "comp_clks_stg1_0/vss" -287.735 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -61824 -1480 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/vss" "vssd"
merge "comp_clks_stg1_0/vdd" "vccd" -534.587 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -102720 -2524 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/clk" "clk" -150.238 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12240 -788 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/clka" "a_1230_594#" -83.8771 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35 -72 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/clkb" "a_1203_1219#" -97.3699 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -72 0 0 0 0 0 0 0 0 0 0 0 0
