CAPI=1
[main]
name = opensocdebug:modules:debug_processor_source
depend =
  opensocdebug:modules:debug_processor
  opensocdebug:modules:system_diagnosis_source
  optimsoc:lisnoc:lisnoc16
  optimsoc:lisnoc:lisnoc16_converter
  opensocdebug:blocks:tracepacket

[fileset src_files]
file_type = verilogSource
usage = sim synth
files =
  common/source/debug_coprocessor.v  
  common/source/packet_queue.v
  common/source/networkadapter_wb.v
  common/source/na_conf_wb.v
  common/source/dma.v
  common/source/dbgnoc_na_output_wb.v
  common/source/dbgnoc_na_output.v
  common/source/dbgnoc_na_input.v
  common/source/dbgnoc_dma_wb.v
  common/source/dbgnoc_conf.v
  $HOME/src/optimsoc/src/soc/hw/debug_system/verilog/dbgnoc_conf_if.v
