INFO-FLOW: Workspace /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline opened at Thu Oct 30 20:13:11 CST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.13 sec.
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /data/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.77 sec.
Execute       source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.03 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 36.1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 46.17 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 45.32 seconds. CPU system time: 0.85 seconds. Elapsed time: 46.17 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.180 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling activation_accelerator.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang activation_accelerator.cpp -foptimization-record-file=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.cpp.clang.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top activation_accelerator -name=activation_accelerator 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.09 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/.systemc_flag -fix-errors /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/all.directive.json -fix-errors /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.08 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 12.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.83 sec.
Execute           source /data/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.73 sec.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.07 sec.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.91 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 40.3 seconds. CPU system time: 3.16 seconds. Elapsed time: 43.51 seconds; current allocated memory: 761.738 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -args  "/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc"  
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.g.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -args /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -args /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 4.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 4.12 sec.
Execute         run_link_or_opt -opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -args /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -reflow-float-conversion -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 2.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.24 sec.
Execute         run_link_or_opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -args /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.35 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.35 sec.
Execute         run_link_or_opt -opt -out /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -args /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator 
Execute           ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.35 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.35 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=activation_accelerator -mllvm -hls-db-dir -mllvm /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.5.gdce.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 10.45 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_sige(unsigned short const*, unsigned short*, int, float)' (activation_accelerator.cpp:111:41)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' (activation_accelerator.cpp:496:24)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' (activation_accelerator.cpp:515:25)
INFO: [HLS 214-131] Inlining function 'float_safe_softmax3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:677:13)
INFO: [HLS 214-131] Inlining function 'float_layer_norm3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:681:13)
INFO: [HLS 214-131] Inlining function 'float_rms_norm3(unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:685:13)
INFO: [HLS 214-131] Inlining function 'float_Multiply2(unsigned short const*, unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:689:13)
INFO: [HLS 214-131] Inlining function 'float_add2(unsigned short const*, unsigned short const*, unsigned short*, int)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:693:13)
INFO: [HLS 214-291] Loop 'softmax_final_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:505:9)
INFO: [HLS 214-291] Loop 'exp_inner_softmax' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:490:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_466_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:466:20)
INFO: [HLS 214-291] Loop 'normalize_inner_layer_norm3' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:322:9)
INFO: [HLS 214-291] Loop 'mean_inner_layer_norm3' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:293:9)
INFO: [HLS 214-291] Loop 'normalize_inner_rms_norm3' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:244:9)
INFO: [HLS 214-291] Loop 'multiply_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:594:9)
INFO: [HLS 214-291] Loop 'add_inner' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:407:9)
INFO: [HLS 214-291] Loop 'sum_inner_square' is marked as complete unroll implied by the pipeline pragma (./bf16_accl.h:307:9)
INFO: [HLS 214-186] Unrolling loop 'softmax_final_inner' (activation_accelerator.cpp:505:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'exp_inner_softmax' (activation_accelerator.cpp:490:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_softmax' (activation_accelerator.cpp:480:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_466_1' (activation_accelerator.cpp:466:20) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'init_lane_max_softmax' (activation_accelerator.cpp:457:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_layer_norm3' (activation_accelerator.cpp:322:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'mean_blocks2_layer_norm3' (activation_accelerator.cpp:302:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'mean_inner_layer_norm3' (activation_accelerator.cpp:293:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'init_partial_layernorm' (activation_accelerator.cpp:278:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'normalize_inner_rms_norm3' (activation_accelerator.cpp:244:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'init_y_sum_and_rms_sq' (activation_accelerator.cpp:223:5) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'multiply_inner' (activation_accelerator.cpp:594:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'add_inner' (activation_accelerator.cpp:407:9) in function 'activation_accelerator' completely with a factor of 64 (activation_accelerator.cpp:614:0)
INFO: [HLS 214-186] Unrolling loop 'sum_square2' (./bf16_accl.h:316:5) in function 'square' completely with a factor of 64 (./bf16_accl.h:299:0)
INFO: [HLS 214-186] Unrolling loop 'sum_inner_square' (./bf16_accl.h:307:9) in function 'square' completely with a factor of 64 (./bf16_accl.h:299:0)
INFO: [HLS 214-186] Unrolling loop 'sige_inner' (activation_accelerator.cpp:102:9) in function 'float_sige' completely with a factor of 32 (activation_accelerator.cpp:89:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.48.55.61.69.75.83.89.97.103.111)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, int)' (activation_accelerator.cpp:614:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf2': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:624:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf1': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:623:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ22activation_acceleratorPtS_S_iiE4buf0': Block partitioning with factor 64 on dimension 1. (activation_accelerator.cpp:622:0)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq.i17': Complete partitioning on dimension 1. (activation_accelerator.cpp:213:11)
INFO: [HLS 214-248] Applying array_partition to 'rms_sq.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:214:11)
INFO: [HLS 214-248] Applying array_partition to 'partial_mean.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:266:11)
INFO: [HLS 214-248] Applying array_partition to 'y_sum_sq.i': Complete partitioning on dimension 1. (activation_accelerator.cpp:267:11)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load0'(activation_accelerator.cpp:659:9) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:659:9)
INFO: [HLS 214-115] Multiple burst reads of length 49152 and bit width 16 in loop 'stage_0_load1'(activation_accelerator.cpp:663:9) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:663:9)
INFO: [HLS 214-115] Multiple burst writes of length 49152 and bit width 16 in loop 'stage_2_store'(activation_accelerator.cpp:703:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:703:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.76 seconds. CPU system time: 1.38 seconds. Elapsed time: 18.18 seconds; current allocated memory: 762.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top activation_accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.0.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.35 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.48 seconds; current allocated memory: 817.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 1.71 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.prechk.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 894.227 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.g.1.bc to /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'sige_blocks' (activation_accelerator.cpp:99) in function 'float_sige' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load0' (activation_accelerator.cpp:659) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_0_load1' (activation_accelerator.cpp:663) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stage_2_store' (activation_accelerator.cpp:703) in function 'activation_accelerator' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fmax<float>' into 'hls::fmaxf' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7) automatically.
Command           transform done; 4.42 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.1.tmp.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:18:9) to (activation_accelerator.cpp:69:1) in function 'round_float32_to_bf16_ieee'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:21) to (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:11:5) in function 'hls::fmaxf'... converting 7 basic blocks.
Command           transform done; 2.02 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.24 seconds. CPU system time: 0.21 seconds. Elapsed time: 6.45 seconds; current allocated memory: 1004.469 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.2.bc -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:112:20)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.29' (activation_accelerator.cpp:660:21)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.19' (activation_accelerator.cpp:664:21)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:516:22)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:328:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:250:25)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:608:22)
INFO: [HLS 200-472] Inferring partial write operation for 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9' (activation_accelerator.cpp:417:22)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.127' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.126' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.125' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.124' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.123' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.122' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.121' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.120' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.119' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.118' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.117' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.116' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.115' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.114' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.113' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.112' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.111' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.110' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.109' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.108' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.107' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.106' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.105' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.104' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.103' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.102' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.101' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.100' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.99' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.98' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.97' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.96' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.95' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.94' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.93' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.92' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.91' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.90' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.89' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.88' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.87' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.86' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.85' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.84' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.83' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.82' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.81' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.80' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.79' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.78' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.77' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.76' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.75' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.74' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.73' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.72' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.71' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.70' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.69' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.68' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.67' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.66' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.65' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.64' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf0_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf1_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_63'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_62'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_61'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_60'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_59'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_58'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_57'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_56'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_55'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_54'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_53'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_52'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_51'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_50'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_48'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_47'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_46'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_45'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_44'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_43'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_42'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_41'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_40'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_39'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_37'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_36'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_35'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_34'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_33'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_32'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_31'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_30'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_29'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_28'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_26'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_25'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_24'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_23'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_22'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_21'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_20'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_19'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_18'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_17'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_15'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_14'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_13'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_12'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_11'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '_ZZ22activation_acceleratorPtS_S_iiE4buf2_10'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.8'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'activation_accelerator(unsigned short*, unsigned short*, unsigned short*, int, i.9'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.127' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.126' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.125' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.124' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.123' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.122' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.121' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.120' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.119' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.118' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.117' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.116' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.115' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.114' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.113' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.112' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.111' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.110' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.109' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.108' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.107' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.106' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.105' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.104' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.103' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.102' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.101' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.100' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.99' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.98' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.97' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.96' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.95' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.94' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.93' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.92' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.91' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.90' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.89' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.88' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.87' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.86' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.85' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.84' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.83' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.82' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.81' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.80' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.79' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.78' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.77' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.76' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.75' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.74' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.73' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.72' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.71' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.70' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.69' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.68' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.67' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.66' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.65' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.64' (activation_accelerator.cpp:267).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.63' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.62' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.61' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.60' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.59' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.58' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.57' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.56' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.55' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.54' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.53' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.52' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.51' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.50' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.49' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.48' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.47' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.46' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.45' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.44' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.43' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.42' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.41' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.40' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.39' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.38' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.37' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.36' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.35' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.34' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.33' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.32' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.31' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.30' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.29' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.28' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.27' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.26' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.25' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.24' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.23' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.22' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.21' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.20' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.19' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.18' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.17' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.16' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.15' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.14' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.13' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.12' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.11' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.10' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.9' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.8' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.7' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.6' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.5' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.4' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.3' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.2' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq.1' (activation_accelerator.cpp:213).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'y_sum_sq' (activation_accelerator.cpp:213).
Command           transform done; 8.5 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.88 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.5 seconds; current allocated memory: 1.206 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 19.74 sec.
Command       elaborate done; 81.43 sec.
Execute       ap_eval exec zip -j /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.26 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
Execute         ap_set_top_model activation_accelerator 
Execute         get_model_list activation_accelerator -filter all-wo-channel -topdown 
Execute         preproc_iomode -model activation_accelerator 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load1 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_0_load0 
Execute         preproc_iomode -model activation_accelerator_Pipeline_softmax_final 
Execute         preproc_iomode -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         preproc_iomode -model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         preproc_iomode -model fmaxf 
Execute         preproc_iomode -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         preproc_iomode -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         preproc_iomode -model square 
Execute         preproc_iomode -model square_Pipeline_sum_square 
Execute         preproc_iomode -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         preproc_iomode -model activation_accelerator_Pipeline_add_blocks_add 
Execute         preproc_iomode -model float_sige 
Execute         preproc_iomode -model round_float32_to_bf16_ieee 
Execute         preproc_iomode -model activation_accelerator_Pipeline_stage_2_store 
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Configuring Module : round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         apply_spec_resource_limit round_float32_to_bf16_ieee 
INFO-FLOW: Configuring Module : float_sige ...
Execute         set_default_model float_sige 
Execute         apply_spec_resource_limit float_sige 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_add_blocks_add ...
Execute         set_default_model activation_accelerator_Pipeline_add_blocks_add 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_add_blocks_add 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_multiply_blocks_Multiply ...
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO-FLOW: Configuring Module : square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         apply_spec_resource_limit square_Pipeline_sum_square 
INFO-FLOW: Configuring Module : square ...
Execute         set_default_model square 
Execute         apply_spec_resource_limit square 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_std_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_std_blocks_layer_norm3 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO-FLOW: Configuring Module : fmaxf ...
Execute         set_default_model fmaxf 
Execute         apply_spec_resource_limit fmaxf 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_max_step_loop_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_max_step_loop_softmax 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_exp_and_bucket_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_softmax_final ...
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_softmax_final 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Configuring Module : activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         apply_spec_resource_limit activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Configuring Module : activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         apply_spec_resource_limit activation_accelerator 
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any callsite of 'round_float32_to_bf16_ieee'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fmul'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fadd'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fsub'.
WARNING: [SYN 201-223] Checking resource limit in 'activation_accelerator': cannot find any operation of 'fexp'.
INFO-FLOW: Model list for preprocess: activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_2_store ...
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
INFO-FLOW: Preprocessing Module: round_float32_to_bf16_ieee ...
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         cdfg_preprocess -model round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
INFO-FLOW: Preprocessing Module: float_sige ...
Execute         set_default_model float_sige 
Execute         cdfg_preprocess -model float_sige 
Execute         rtl_gen_preprocess float_sige 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_add_blocks_add ...
Execute         set_default_model activation_accelerator_Pipeline_add_blocks_add 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_add_blocks_add 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_blocks_add 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_multiply_blocks_Multiply ...
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO-FLOW: Preprocessing Module: square_Pipeline_sum_square ...
Execute         set_default_model square_Pipeline_sum_square 
Execute         cdfg_preprocess -model square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
INFO-FLOW: Preprocessing Module: square ...
Execute         set_default_model square 
Execute         cdfg_preprocess -model square 
Execute         rtl_gen_preprocess square 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_normalize_blocks_rms_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_mean_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_std_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_std_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_normalize_blocks_layer_norm3 ...
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO-FLOW: Preprocessing Module: fmaxf ...
Execute         set_default_model fmaxf 
Execute         cdfg_preprocess -model fmaxf 
Execute         rtl_gen_preprocess fmaxf 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_max_step_loop_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_max_step_loop_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_exp_and_bucket_softmax ...
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_softmax_final ...
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_softmax_final 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_softmax_final 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load0 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
INFO-FLOW: Preprocessing Module: activation_accelerator_Pipeline_stage_0_load1 ...
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         cdfg_preprocess -model activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
INFO-FLOW: Preprocessing Module: activation_accelerator ...
Execute         set_default_model activation_accelerator 
Execute         cdfg_preprocess -model activation_accelerator 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for synthesis: activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         schedule -model activation_accelerator_Pipeline_stage_2_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_2_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_2_store'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.216 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_2_store.
Execute         set_default_model activation_accelerator_Pipeline_stage_2_store 
Execute         bind -model activation_accelerator_Pipeline_stage_2_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.216 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_2_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         schedule -model round_float32_to_bf16_ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'round_float32_to_bf16_ieee'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.217 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.sched.adb -f 
INFO-FLOW: Finish scheduling round_float32_to_bf16_ieee.
Execute         set_default_model round_float32_to_bf16_ieee 
Execute         bind -model round_float32_to_bf16_ieee 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.217 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.bind.adb -f 
INFO-FLOW: Finish binding round_float32_to_bf16_ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_sige' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_sige 
Execute         schedule -model float_sige 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sige_blocks'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 27, loop 'sige_blocks'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.224 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.08 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.sched.adb -f 
INFO-FLOW: Finish scheduling float_sige.
Execute         set_default_model float_sige 
Execute         bind -model float_sige 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.99 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 1.224 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.94 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.bind.adb -f 
INFO-FLOW: Finish binding float_sige.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_add_blocks_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_add_blocks_add 
Execute         schedule -model activation_accelerator_Pipeline_add_blocks_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_blocks_add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'add_blocks_add'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.07 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.13 seconds; current allocated memory: 1.229 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_add_blocks_add.
Execute         set_default_model activation_accelerator_Pipeline_add_blocks_add 
Execute         bind -model activation_accelerator_Pipeline_add_blocks_add 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.230 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.95 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_add_blocks_add.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_multiply_blocks_Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         schedule -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'multiply_blocks_Multiply'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 7, loop 'multiply_blocks_Multiply'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.236 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_multiply_blocks_Multiply.
Execute         set_default_model activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         bind -model activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.237 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.33 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_multiply_blocks_Multiply.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square_Pipeline_sum_square 
Execute         schedule -model square_Pipeline_sum_square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_square'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 14, loop 'sum_square'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.sched.adb -f 
INFO-FLOW: Finish scheduling square_Pipeline_sum_square.
Execute         set_default_model square_Pipeline_sum_square 
Execute         bind -model square_Pipeline_sum_square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.243 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.97 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.bind.adb -f 
INFO-FLOW: Finish binding square_Pipeline_sum_square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model square 
Execute         schedule -model square 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.246 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.88 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.sched.adb -f 
INFO-FLOW: Finish scheduling square.
Execute         set_default_model square 
Execute         bind -model square 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.247 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.15 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.bind.adb -f 
INFO-FLOW: Finish binding square.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         schedule -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_calculate_loop_rms_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'rms_calculate_loop_rms_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.249 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.
Execute         set_default_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         bind -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.250 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         schedule -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_rms_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'normalize_blocks_rms_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.3 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_normalize_blocks_rms_norm3.
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         bind -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.98 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.255 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.7 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_normalize_blocks_rms_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         schedule -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mean_blocks_layer_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 11, loop 'mean_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.84 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.260 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_mean_blocks_layer_norm3.
Execute         set_default_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         bind -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.261 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.6 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_mean_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         schedule -model activation_accelerator_Pipeline_std_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'std_blocks_layer_norm3'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
WARNING: [HLS 200-880] The II Violation in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' (loop 'std_blocks_layer_norm3'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 0) between 'store' operation ('y_sum_sq_128_write_ln313', activation_accelerator.cpp:313) of variable 'tmp_96', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 on local variable 'y_sum_sq_128' and 'load' operation ('y_sum_sq_128_load_1', activation_accelerator.cpp:313) on local variable 'y_sum_sq_128'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 16, loop 'std_blocks_layer_norm3'
WARNING: [HLS 200-871] Estimated clock period (11.91ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' consists of the following:	'fmul' operation ('mul47_i', activation_accelerator.cpp:313) [528]  (7.02 ns)
	'fsub' operation ('sub_i', activation_accelerator.cpp:313) [529]  (4.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_std_blocks_layer_norm3.
Execute         set_default_model activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         bind -model activation_accelerator_Pipeline_std_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_std_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         schedule -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'normalize_blocks_layer_norm3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 17, loop 'normalize_blocks_layer_norm3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.271 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.31 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_normalize_blocks_layer_norm3.
Execute         set_default_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         bind -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.94 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.06 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_normalize_blocks_layer_norm3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fmaxf 
Execute         schedule -model fmaxf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fmaxf'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'fmaxf'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 1.274 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.sched.adb -f 
INFO-FLOW: Finish scheduling fmaxf.
Execute         set_default_model fmaxf 
Execute         bind -model fmaxf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.274 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.bind.adb -f 
INFO-FLOW: Finish binding fmaxf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_max_step_loop_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         schedule -model activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'max_step_loop_softmax'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'max_step_loop_softmax'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.278 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_max_step_loop_softmax.
Execute         set_default_model activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         bind -model activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.278 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.18 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_max_step_loop_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         schedule -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'exp_and_bucket_softmax'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 23, loop 'exp_and_bucket_softmax'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.56 seconds; current allocated memory: 1.285 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.32 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_exp_and_bucket_softmax.
Execute         set_default_model activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         bind -model activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.51 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_exp_and_bucket_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_softmax_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         schedule -model activation_accelerator_Pipeline_softmax_final 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'softmax_final'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 19, loop 'softmax_final'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.62 seconds; current allocated memory: 1.293 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.68 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_softmax_final.
Execute         set_default_model activation_accelerator_Pipeline_softmax_final 
Execute         bind -model activation_accelerator_Pipeline_softmax_final 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.87 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.6 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.295 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.9 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_softmax_final.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load0'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.34 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load0.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load0 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         schedule -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage_0_load1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stage_0_load1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator_Pipeline_stage_0_load1.
Execute         set_default_model activation_accelerator_Pipeline_stage_0_load1 
Execute         bind -model activation_accelerator_Pipeline_stage_0_load1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.300 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.bind.adb -f 
INFO-FLOW: Finish binding activation_accelerator_Pipeline_stage_0_load1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model activation_accelerator 
Execute         schedule -model activation_accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.87ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'activation_accelerator' consists of the following:	'call' operation ('_ln285', activation_accelerator.cpp:285) to 'activation_accelerator_Pipeline_std_blocks_layer_norm3' [1220]  (7.87 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.313 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.87 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling activation_accelerator.
Execute         set_default_model activation_accelerator 
Execute         bind -model activation_accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.1 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.21 seconds; current allocated memory: 1.316 GB.
Execute         syn_report -verbosereport -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 20.46 sec.
Execute         db_write -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding activation_accelerator.
Execute         get_model_list activation_accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_2_store 
Execute         rtl_gen_preprocess round_float32_to_bf16_ieee 
Execute         rtl_gen_preprocess float_sige 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_add_blocks_add 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         rtl_gen_preprocess square_Pipeline_sum_square 
Execute         rtl_gen_preprocess square 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         rtl_gen_preprocess fmaxf 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_softmax_final 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load0 
Execute         rtl_gen_preprocess activation_accelerator_Pipeline_stage_0_load1 
Execute         rtl_gen_preprocess activation_accelerator 
INFO-FLOW: Model list for RTL generation: activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_2_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_2_store -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_2_store' pipeline 'stage_2_store' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_2_store/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_2_store'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.92 seconds; current allocated memory: 1.318 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         gen_rtl activation_accelerator_Pipeline_stage_2_store -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_2_store 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_2_store -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_2_store -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_2_store_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_2_store -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_2_store -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_2_store -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'round_float32_to_bf16_ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model round_float32_to_bf16_ieee -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'round_float32_to_bf16_ieee'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.321 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_round_float32_to_bf16_ieee 
Execute         gen_rtl round_float32_to_bf16_ieee -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_round_float32_to_bf16_ieee 
Execute         syn_report -csynth -model round_float32_to_bf16_ieee -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model round_float32_to_bf16_ieee -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/round_float32_to_bf16_ieee_csynth.xml 
Execute         syn_report -verbosereport -model round_float32_to_bf16_ieee -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model round_float32_to_bf16_ieee -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.adb 
Execute         db_write -model round_float32_to_bf16_ieee -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info round_float32_to_bf16_ieee -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_sige' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model float_sige -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_sige' pipeline 'sige_blocks' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'float_sige' is 21039 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_sige'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.331 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_sige -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_float_sige 
Execute         gen_rtl float_sige -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_float_sige 
Execute         syn_report -csynth -model float_sige -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_sige_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.88 sec.
Execute         syn_report -rtlxml -model float_sige -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/float_sige_csynth.xml 
Command         syn_report done; 0.45 sec.
Execute         syn_report -verbosereport -model float_sige -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.98 sec.
Execute         db_write -model float_sige -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.adb 
Command         db_write done; 0.35 sec.
Execute         db_write -model float_sige -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.29 sec.
Execute         gen_tb_info float_sige -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_add_blocks_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_add_blocks_add -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_add_blocks_add' pipeline 'add_blocks_add' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_add_blocks_add'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.58 seconds; current allocated memory: 1.351 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_add_blocks_add -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_add_blocks_add 
Execute         gen_rtl activation_accelerator_Pipeline_add_blocks_add -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_add_blocks_add 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_add_blocks_add -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_blocks_add_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_add_blocks_add -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_add_blocks_add_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_add_blocks_add -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.52 sec.
Execute         db_write -model activation_accelerator_Pipeline_add_blocks_add -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.adb 
Execute         db_write -model activation_accelerator_Pipeline_add_blocks_add -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_add_blocks_add -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_multiply_blocks_Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_multiply_blocks_Multiply -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_multiply_blocks_Multiply' pipeline 'multiply_blocks_Multiply' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_multiply_blocks_Multiply'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.370 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_multiply_blocks_Multiply -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         gen_rtl activation_accelerator_Pipeline_multiply_blocks_Multiply -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_multiply_blocks_Multiply 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_multiply_blocks_Multiply_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_multiply_blocks_Multiply_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_multiply_blocks_Multiply -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.96 sec.
Execute         db_write -model activation_accelerator_Pipeline_multiply_blocks_Multiply -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.adb 
Execute         db_write -model activation_accelerator_Pipeline_multiply_blocks_Multiply -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_multiply_blocks_Multiply -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square_Pipeline_sum_square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square_Pipeline_sum_square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'square_Pipeline_sum_square' pipeline 'sum_square' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square_Pipeline_sum_square'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.58 seconds; current allocated memory: 1.387 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square_Pipeline_sum_square 
Execute         gen_rtl square_Pipeline_sum_square -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square_Pipeline_sum_square 
Execute         syn_report -csynth -model square_Pipeline_sum_square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model square_Pipeline_sum_square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_Pipeline_sum_square_csynth.xml 
Execute         syn_report -verbosereport -model square_Pipeline_sum_square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.76 sec.
Execute         db_write -model square_Pipeline_sum_square -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.adb 
Execute         db_write -model square_Pipeline_sum_square -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info square_Pipeline_sum_square -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'square' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model square -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'square'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 1.413 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl square -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_square 
Execute         gen_rtl square -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_square 
Execute         syn_report -csynth -model square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/square_csynth.xml 
Execute         syn_report -verbosereport -model square -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.14 sec.
Execute         db_write -model square -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.adb 
Execute         db_write -model square -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info square -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3' pipeline 'rms_calculate_loop_rms_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.421 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3' pipeline 'normalize_blocks_rms_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_normalize_blocks_rms_norm3'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.433 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_rms_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_rms_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.12 sec.
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_normalize_blocks_rms_norm3 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_mean_blocks_layer_norm3' pipeline 'mean_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_mean_blocks_layer_norm3'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.83 seconds; current allocated memory: 1.447 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_mean_blocks_layer_norm3 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_mean_blocks_layer_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_mean_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_mean_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_mean_blocks_layer_norm3 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_mean_blocks_layer_norm3 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_std_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_std_blocks_layer_norm3' pipeline 'std_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_std_blocks_layer_norm3'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.461 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_std_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_std_blocks_layer_norm3 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_std_blocks_layer_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_std_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_std_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_std_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_std_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_std_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model activation_accelerator_Pipeline_std_blocks_layer_norm3 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_std_blocks_layer_norm3 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_std_blocks_layer_norm3 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3' pipeline 'normalize_blocks_layer_norm3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_normalize_blocks_layer_norm3'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.478 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         gen_rtl activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_layer_norm3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_normalize_blocks_layer_norm3_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.27 sec.
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.adb 
Execute         db_write -model activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_normalize_blocks_layer_norm3 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmaxf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fmaxf -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmaxf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.491 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl fmaxf -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_fmaxf 
Execute         gen_rtl fmaxf -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_fmaxf 
Execute         syn_report -csynth -model fmaxf -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fmaxf -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/fmaxf_csynth.xml 
Execute         syn_report -verbosereport -model fmaxf -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model fmaxf -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.adb 
Execute         db_write -model fmaxf -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fmaxf -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_max_step_loop_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_max_step_loop_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_max_step_loop_softmax' pipeline 'max_step_loop_softmax' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_max_step_loop_softmax'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.495 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_max_step_loop_softmax -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         gen_rtl activation_accelerator_Pipeline_max_step_loop_softmax -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_max_step_loop_softmax 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_max_step_loop_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_max_step_loop_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_max_step_loop_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_max_step_loop_softmax_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_max_step_loop_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.11 sec.
Execute         db_write -model activation_accelerator_Pipeline_max_step_loop_softmax -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.adb 
Execute         db_write -model activation_accelerator_Pipeline_max_step_loop_softmax -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_max_step_loop_softmax -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_exp_and_bucket_softmax -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_exp_and_bucket_softmax' pipeline 'exp_and_bucket_softmax' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_exp_and_bucket_softmax'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.511 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_exp_and_bucket_softmax -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         gen_rtl activation_accelerator_Pipeline_exp_and_bucket_softmax -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_exp_and_bucket_softmax 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_exp_and_bucket_softmax_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_exp_and_bucket_softmax_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_exp_and_bucket_softmax -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.9 sec.
Execute         db_write -model activation_accelerator_Pipeline_exp_and_bucket_softmax -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.adb 
Execute         db_write -model activation_accelerator_Pipeline_exp_and_bucket_softmax -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_exp_and_bucket_softmax -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_softmax_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_softmax_final -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_softmax_final' pipeline 'softmax_final' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'activation_accelerator_Pipeline_softmax_final' is 5120, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_softmax_final'.
Command         create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.535 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_softmax_final -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_softmax_final 
Execute         gen_rtl activation_accelerator_Pipeline_softmax_final -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_softmax_final 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_softmax_final -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_softmax_final_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_softmax_final -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_softmax_final_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_softmax_final -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.06 sec.
Execute         db_write -model activation_accelerator_Pipeline_softmax_final -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model activation_accelerator_Pipeline_softmax_final -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_softmax_final -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load0 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load0' pipeline 'stage_0_load0' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load0/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load0'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.31 seconds; current allocated memory: 1.550 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load0 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load0 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load0 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load0_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load0 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load0 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load0 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator_Pipeline_stage_0_load1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator_Pipeline_stage_0_load1 -top_prefix activation_accelerator_ -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'activation_accelerator_Pipeline_stage_0_load1' pipeline 'stage_0_load1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'activation_accelerator_Pipeline_stage_0_load1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator_Pipeline_stage_0_load1'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.556 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         gen_rtl activation_accelerator_Pipeline_stage_0_load1 -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator_activation_accelerator_Pipeline_stage_0_load1 
Execute         syn_report -csynth -model activation_accelerator_Pipeline_stage_0_load1 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model activation_accelerator_Pipeline_stage_0_load1 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_Pipeline_stage_0_load1_csynth.xml 
Execute         syn_report -verbosereport -model activation_accelerator_Pipeline_stage_0_load1 -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.adb 
Execute         db_write -model activation_accelerator_Pipeline_stage_0_load1 -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info activation_accelerator_Pipeline_stage_0_load1 -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model activation_accelerator -top_prefix  -sub_prefix activation_accelerator_ -mg_file /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_RwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_RxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_Ryd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_Rzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_RAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_RBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_RCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_RDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAM_AUTO_1R1W' to 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMEe0' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'activation_accelerator' is 8459 from HDL expression: (1'b1 == ap_CS_fsm_state47)
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb' using auto RAMs.
Command         create_rtl_model done; 2.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.618 GB.
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vhdl -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/vhdl/activation_accelerator 
Command         gen_rtl done; 1.6 sec.
Execute         gen_rtl activation_accelerator -istop -style xilinx -f -lang vlog -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/verilog/activation_accelerator 
Command         gen_rtl done; 0.84 sec.
Execute         syn_report -csynth -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.73 sec.
Execute         syn_report -rtlxml -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/activation_accelerator_csynth.xml 
Command         syn_report done; 0.81 sec.
Execute         syn_report -verbosereport -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 19.64 sec.
Execute         db_write -model activation_accelerator -f -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.adb 
Command         db_write done; 0.81 sec.
Execute         db_write -model activation_accelerator -bindview -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info activation_accelerator -p /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator 
Execute         export_constraint_db -f -tool general -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         syn_report -designview -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.design.xml 
Command         syn_report done; 2.5 sec.
Execute         syn_report -csynthDesign -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model activation_accelerator -o /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.protoinst 
Execute         sc_get_clocks activation_accelerator 
Execute         sc_get_portdomain activation_accelerator 
INFO-FLOW: Model list for RTL component generation: activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_2_store] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_646_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [round_float32_to_bf16_ieee] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
INFO-FLOW: Handling components in module [float_sige] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component activation_accelerator_mux_21_16_1_1.
INFO-FLOW: Append model activation_accelerator_mux_21_16_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_add_blocks_add] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_multiply_blocks_Multiply] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square_Pipeline_sum_square] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [square] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_mux_646_32_1_1.
INFO-FLOW: Append model activation_accelerator_mux_646_32_1_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_normalize_blocks_rms_norm3] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_mean_blocks_layer_norm3] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_std_blocks_layer_norm3] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_normalize_blocks_layer_norm3] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fmaxf] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_max_step_loop_softmax] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_exp_and_bucket_softmax] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_softmax_final] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load0] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator_Pipeline_stage_0_load1] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [activation_accelerator] ... 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
INFO-FLOW: Found component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb.
INFO-FLOW: Append model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb
INFO-FLOW: Found component activation_accelerator_gmem0_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem0_m_axi
INFO-FLOW: Found component activation_accelerator_gmem1_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem1_m_axi
INFO-FLOW: Found component activation_accelerator_gmem2_m_axi.
INFO-FLOW: Append model activation_accelerator_gmem2_m_axi
INFO-FLOW: Found component activation_accelerator_control_s_axi.
INFO-FLOW: Append model activation_accelerator_control_s_axi
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: Append model round_float32_to_bf16_ieee
INFO-FLOW: Append model float_sige
INFO-FLOW: Append model activation_accelerator_Pipeline_add_blocks_add
INFO-FLOW: Append model activation_accelerator_Pipeline_multiply_blocks_Multiply
INFO-FLOW: Append model square_Pipeline_sum_square
INFO-FLOW: Append model square
INFO-FLOW: Append model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_std_blocks_layer_norm3
INFO-FLOW: Append model activation_accelerator_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: Append model fmaxf
INFO-FLOW: Append model activation_accelerator_Pipeline_max_step_loop_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_exp_and_bucket_softmax
INFO-FLOW: Append model activation_accelerator_Pipeline_softmax_final
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: Append model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: Append model activation_accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: activation_accelerator_mux_646_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_mux_21_16_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_646_32_1_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1 activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi activation_accelerator_Pipeline_stage_2_store round_float32_to_bf16_ieee float_sige activation_accelerator_Pipeline_add_blocks_add activation_accelerator_Pipeline_multiply_blocks_Multiply square_Pipeline_sum_square square activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 activation_accelerator_Pipeline_mean_blocks_layer_norm3 activation_accelerator_Pipeline_std_blocks_layer_norm3 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 fmaxf activation_accelerator_Pipeline_max_step_loop_softmax activation_accelerator_Pipeline_exp_and_bucket_softmax activation_accelerator_Pipeline_softmax_final activation_accelerator_Pipeline_stage_0_load0 activation_accelerator_Pipeline_stage_0_load1 activation_accelerator
INFO-FLOW: Generating /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model activation_accelerator_mux_646_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_mux_21_16_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_mux_646_32_1_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb
INFO-FLOW: To file: write model activation_accelerator_gmem0_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem1_m_axi
INFO-FLOW: To file: write model activation_accelerator_gmem2_m_axi
INFO-FLOW: To file: write model activation_accelerator_control_s_axi
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_2_store
INFO-FLOW: To file: write model round_float32_to_bf16_ieee
INFO-FLOW: To file: write model float_sige
INFO-FLOW: To file: write model activation_accelerator_Pipeline_add_blocks_add
INFO-FLOW: To file: write model activation_accelerator_Pipeline_multiply_blocks_Multiply
INFO-FLOW: To file: write model square_Pipeline_sum_square
INFO-FLOW: To file: write model square
INFO-FLOW: To file: write model activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_normalize_blocks_rms_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_mean_blocks_layer_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_std_blocks_layer_norm3
INFO-FLOW: To file: write model activation_accelerator_Pipeline_normalize_blocks_layer_norm3
INFO-FLOW: To file: write model fmaxf
INFO-FLOW: To file: write model activation_accelerator_Pipeline_max_step_loop_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_exp_and_bucket_softmax
INFO-FLOW: To file: write model activation_accelerator_Pipeline_softmax_final
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load0
INFO-FLOW: To file: write model activation_accelerator_Pipeline_stage_0_load1
INFO-FLOW: To file: write model activation_accelerator
INFO-FLOW: Generating /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vhdl' dstVlogDir='/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/vlog' tclDir='/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_mux_21_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_646_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
round_float32_to_bf16_ieee
float_sige
activation_accelerator_Pipeline_add_blocks_add
activation_accelerator_Pipeline_multiply_blocks_Multiply
square_Pipeline_sum_square
square
activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
activation_accelerator_Pipeline_normalize_blocks_rms_norm3
activation_accelerator_Pipeline_mean_blocks_layer_norm3
activation_accelerator_Pipeline_std_blocks_layer_norm3
activation_accelerator_Pipeline_normalize_blocks_layer_norm3
fmaxf
activation_accelerator_Pipeline_max_step_loop_softmax
activation_accelerator_Pipeline_exp_and_bucket_softmax
activation_accelerator_Pipeline_softmax_final
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' expOnly='0'
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.compgen.tcl 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute           ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.compgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 28.05 seconds. CPU system time: 0.18 seconds. Elapsed time: 28.26 seconds; current allocated memory: 1.654 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='activation_accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fmaxf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='activation_accelerator_mux_646_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
activation_accelerator_mux_21_16_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_mux_646_32_1_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_flow_control_loop_pipe_sequential_init
activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_bkb
activation_accelerator_gmem0_m_axi
activation_accelerator_gmem1_m_axi
activation_accelerator_gmem2_m_axi
activation_accelerator_control_s_axi
activation_accelerator_Pipeline_stage_2_store
round_float32_to_bf16_ieee
float_sige
activation_accelerator_Pipeline_add_blocks_add
activation_accelerator_Pipeline_multiply_blocks_Multiply
square_Pipeline_sum_square
square
activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3
activation_accelerator_Pipeline_normalize_blocks_rms_norm3
activation_accelerator_Pipeline_mean_blocks_layer_norm3
activation_accelerator_Pipeline_std_blocks_layer_norm3
activation_accelerator_Pipeline_normalize_blocks_layer_norm3
fmaxf
activation_accelerator_Pipeline_max_step_loop_softmax
activation_accelerator_Pipeline_exp_and_bucket_softmax
activation_accelerator_Pipeline_softmax_final
activation_accelerator_Pipeline_stage_0_load0
activation_accelerator_Pipeline_stage_0_load1
activation_accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/top-io-be.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.rtl_wrap.cfg.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.compgen.dataonly.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_2_store.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/round_float32_to_bf16_ieee.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/float_sige.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_add_blocks_add.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_multiply_blocks_Multiply.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square_Pipeline_sum_square.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/square.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_rms_norm3.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_mean_blocks_layer_norm3.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_std_blocks_layer_norm3.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_normalize_blocks_layer_norm3.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/fmaxf.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_max_step_loop_softmax.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_exp_and_bucket_softmax.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_softmax_final.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load0.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator_Pipeline_stage_0_load1.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.tbgen.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/activation_accelerator.constraint.tcl 
Execute         sc_get_clocks activation_accelerator 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/.autopilot/db/global.setting.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_faddfsub_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /home/xushaohui/FPT/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/misc/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE activation_accelerator LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST activation_accelerator MODULE2INSTS {activation_accelerator activation_accelerator float_sige grp_float_sige_fu_2606 round_float32_to_bf16_ieee {tmp_2_round_float32_to_bf16_ieee_fu_1990 tmp_5_round_float32_to_bf16_ieee_fu_1997 tmp_8_round_float32_to_bf16_ieee_fu_2004 tmp_10_round_float32_to_bf16_ieee_fu_2011 tmp_13_round_float32_to_bf16_ieee_fu_2018 tmp_16_round_float32_to_bf16_ieee_fu_2025 tmp_19_round_float32_to_bf16_ieee_fu_2032 tmp_22_round_float32_to_bf16_ieee_fu_2039 tmp_25_round_float32_to_bf16_ieee_fu_2046 tmp_28_round_float32_to_bf16_ieee_fu_2053 tmp_31_round_float32_to_bf16_ieee_fu_2060 tmp_34_round_float32_to_bf16_ieee_fu_2067 tmp_37_round_float32_to_bf16_ieee_fu_2074 tmp_40_round_float32_to_bf16_ieee_fu_2081 tmp_43_round_float32_to_bf16_ieee_fu_2088 tmp_46_round_float32_to_bf16_ieee_fu_2095 tmp_49_round_float32_to_bf16_ieee_fu_2102 tmp_52_round_float32_to_bf16_ieee_fu_2109 tmp_55_round_float32_to_bf16_ieee_fu_2116 tmp_58_round_float32_to_bf16_ieee_fu_2123 tmp_61_round_float32_to_bf16_ieee_fu_2130 tmp_64_round_float32_to_bf16_ieee_fu_2137 tmp_67_round_float32_to_bf16_ieee_fu_2144 tmp_70_round_float32_to_bf16_ieee_fu_2151 tmp_73_round_float32_to_bf16_ieee_fu_2158 tmp_76_round_float32_to_bf16_ieee_fu_2165 tmp_79_round_float32_to_bf16_ieee_fu_2172 tmp_82_round_float32_to_bf16_ieee_fu_2179 tmp_85_round_float32_to_bf16_ieee_fu_2186 tmp_88_round_float32_to_bf16_ieee_fu_2193 tmp_91_round_float32_to_bf16_ieee_fu_2200 tmp_94_round_float32_to_bf16_ieee_fu_2207 grp_round_float32_to_bf16_ieee_fu_2916 grp_round_float32_to_bf16_ieee_fu_2922 grp_round_float32_to_bf16_ieee_fu_2928 grp_round_float32_to_bf16_ieee_fu_2934 grp_round_float32_to_bf16_ieee_fu_2940 grp_round_float32_to_bf16_ieee_fu_2946 grp_round_float32_to_bf16_ieee_fu_2952 grp_round_float32_to_bf16_ieee_fu_2958 grp_round_float32_to_bf16_ieee_fu_2964 grp_round_float32_to_bf16_ieee_fu_2970 grp_round_float32_to_bf16_ieee_fu_2976 grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102 grp_round_float32_to_bf16_ieee_fu_2916 grp_round_float32_to_bf16_ieee_fu_2922 grp_round_float32_to_bf16_ieee_fu_2928 grp_round_float32_to_bf16_ieee_fu_2934 grp_round_float32_to_bf16_ieee_fu_2940 grp_round_float32_to_bf16_ieee_fu_2946 grp_round_float32_to_bf16_ieee_fu_2952 grp_round_float32_to_bf16_ieee_fu_2958 grp_round_float32_to_bf16_ieee_fu_2964 grp_round_float32_to_bf16_ieee_fu_2970 grp_round_float32_to_bf16_ieee_fu_2976 grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102 grp_round_float32_to_bf16_ieee_fu_2470 grp_round_float32_to_bf16_ieee_fu_2476 grp_round_float32_to_bf16_ieee_fu_2482 grp_round_float32_to_bf16_ieee_fu_2488 grp_round_float32_to_bf16_ieee_fu_2494 grp_round_float32_to_bf16_ieee_fu_2500 grp_round_float32_to_bf16_ieee_fu_2506 grp_round_float32_to_bf16_ieee_fu_2512 grp_round_float32_to_bf16_ieee_fu_2518 grp_round_float32_to_bf16_ieee_fu_2524 grp_round_float32_to_bf16_ieee_fu_2530 grp_round_float32_to_bf16_ieee_fu_2536 grp_round_float32_to_bf16_ieee_fu_2542 grp_round_float32_to_bf16_ieee_fu_2548 grp_round_float32_to_bf16_ieee_fu_2554 grp_round_float32_to_bf16_ieee_fu_2560 grp_round_float32_to_bf16_ieee_fu_2566 grp_round_float32_to_bf16_ieee_fu_2572 grp_round_float32_to_bf16_ieee_fu_2578 grp_round_float32_to_bf16_ieee_fu_2584 grp_round_float32_to_bf16_ieee_fu_2590 grp_round_float32_to_bf16_ieee_fu_2596 grp_round_float32_to_bf16_ieee_fu_2602 grp_round_float32_to_bf16_ieee_fu_2608 grp_round_float32_to_bf16_ieee_fu_2614 grp_round_float32_to_bf16_ieee_fu_2620 grp_round_float32_to_bf16_ieee_fu_2626 grp_round_float32_to_bf16_ieee_fu_2632 grp_round_float32_to_bf16_ieee_fu_2638 grp_round_float32_to_bf16_ieee_fu_2644 grp_round_float32_to_bf16_ieee_fu_2650 grp_round_float32_to_bf16_ieee_fu_2656 grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102 grp_round_float32_to_bf16_ieee_fu_3108 grp_round_float32_to_bf16_ieee_fu_3114 grp_round_float32_to_bf16_ieee_fu_3120 grp_round_float32_to_bf16_ieee_fu_3126 grp_round_float32_to_bf16_ieee_fu_3132 grp_round_float32_to_bf16_ieee_fu_3138 grp_round_float32_to_bf16_ieee_fu_3144 grp_round_float32_to_bf16_ieee_fu_3150 grp_round_float32_to_bf16_ieee_fu_3156 grp_round_float32_to_bf16_ieee_fu_3162 grp_round_float32_to_bf16_ieee_fu_3168 grp_round_float32_to_bf16_ieee_fu_2984 grp_round_float32_to_bf16_ieee_fu_2990 grp_round_float32_to_bf16_ieee_fu_2996 grp_round_float32_to_bf16_ieee_fu_3002 grp_round_float32_to_bf16_ieee_fu_3008 grp_round_float32_to_bf16_ieee_fu_3014 grp_round_float32_to_bf16_ieee_fu_3020 grp_round_float32_to_bf16_ieee_fu_3026 grp_round_float32_to_bf16_ieee_fu_3032 grp_round_float32_to_bf16_ieee_fu_3038 grp_round_float32_to_bf16_ieee_fu_3044 grp_round_float32_to_bf16_ieee_fu_3050 grp_round_float32_to_bf16_ieee_fu_3056 grp_round_float32_to_bf16_ieee_fu_3062 grp_round_float32_to_bf16_ieee_fu_3068 grp_round_float32_to_bf16_ieee_fu_3074 grp_round_float32_to_bf16_ieee_fu_3080 grp_round_float32_to_bf16_ieee_fu_3086 grp_round_float32_to_bf16_ieee_fu_3092 grp_round_float32_to_bf16_ieee_fu_3098 grp_round_float32_to_bf16_ieee_fu_3104 grp_round_float32_to_bf16_ieee_fu_3110 grp_round_float32_to_bf16_ieee_fu_3116 grp_round_float32_to_bf16_ieee_fu_3122 grp_round_float32_to_bf16_ieee_fu_3128 grp_round_float32_to_bf16_ieee_fu_3134 grp_round_float32_to_bf16_ieee_fu_3140 grp_round_float32_to_bf16_ieee_fu_3146 grp_round_float32_to_bf16_ieee_fu_3152 grp_round_float32_to_bf16_ieee_fu_3158 grp_round_float32_to_bf16_ieee_fu_3164 grp_round_float32_to_bf16_ieee_fu_3170} activation_accelerator_Pipeline_add_blocks_add grp_activation_accelerator_Pipeline_add_blocks_add_fu_2869 activation_accelerator_Pipeline_multiply_blocks_Multiply grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_3257 square grp_square_fu_3645 square_Pipeline_sum_square grp_square_Pipeline_sum_square_fu_392 activation_accelerator_Pipeline_max_step_loop_softmax grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_3777 fmaxf {grp_fmaxf_fu_1832 grp_fmaxf_fu_1838 grp_fmaxf_fu_1844 grp_fmaxf_fu_1850 grp_fmaxf_fu_1856 grp_fmaxf_fu_1862 grp_fmaxf_fu_1868 grp_fmaxf_fu_1874 grp_fmaxf_fu_1880 grp_fmaxf_fu_1886 grp_fmaxf_fu_1892 grp_fmaxf_fu_1898 grp_fmaxf_fu_1904 grp_fmaxf_fu_1910 grp_fmaxf_fu_1916 grp_fmaxf_fu_1922 grp_fmaxf_fu_1928 grp_fmaxf_fu_1934 grp_fmaxf_fu_1940 grp_fmaxf_fu_1946 grp_fmaxf_fu_1952 grp_fmaxf_fu_1958 grp_fmaxf_fu_1964 grp_fmaxf_fu_1970 grp_fmaxf_fu_1976 grp_fmaxf_fu_1982 grp_fmaxf_fu_1988 grp_fmaxf_fu_1994 grp_fmaxf_fu_2000 grp_fmaxf_fu_2006 grp_fmaxf_fu_2012 grp_fmaxf_fu_2018} activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_stage_2_store_fu_3973 activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_4108 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_4240 activation_accelerator_Pipeline_mean_blocks_layer_norm3 grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_4564 activation_accelerator_Pipeline_std_blocks_layer_norm3 grp_activation_accelerator_Pipeline_std_blocks_layer_norm3_fu_4760 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_4956 activation_accelerator_Pipeline_exp_and_bucket_softmax grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_5344 activation_accelerator_Pipeline_softmax_final grp_activation_accelerator_Pipeline_softmax_final_fu_5604 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load0_fu_5992 activation_accelerator_Pipeline_stage_0_load1 grp_activation_accelerator_Pipeline_stage_0_load1_fu_6127} INST2MODULE {activation_accelerator activation_accelerator grp_float_sige_fu_2606 float_sige tmp_2_round_float32_to_bf16_ieee_fu_1990 round_float32_to_bf16_ieee tmp_5_round_float32_to_bf16_ieee_fu_1997 round_float32_to_bf16_ieee tmp_8_round_float32_to_bf16_ieee_fu_2004 round_float32_to_bf16_ieee tmp_10_round_float32_to_bf16_ieee_fu_2011 round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_2018 round_float32_to_bf16_ieee tmp_16_round_float32_to_bf16_ieee_fu_2025 round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_2032 round_float32_to_bf16_ieee tmp_22_round_float32_to_bf16_ieee_fu_2039 round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_2046 round_float32_to_bf16_ieee tmp_28_round_float32_to_bf16_ieee_fu_2053 round_float32_to_bf16_ieee tmp_31_round_float32_to_bf16_ieee_fu_2060 round_float32_to_bf16_ieee tmp_34_round_float32_to_bf16_ieee_fu_2067 round_float32_to_bf16_ieee tmp_37_round_float32_to_bf16_ieee_fu_2074 round_float32_to_bf16_ieee tmp_40_round_float32_to_bf16_ieee_fu_2081 round_float32_to_bf16_ieee tmp_43_round_float32_to_bf16_ieee_fu_2088 round_float32_to_bf16_ieee tmp_46_round_float32_to_bf16_ieee_fu_2095 round_float32_to_bf16_ieee tmp_49_round_float32_to_bf16_ieee_fu_2102 round_float32_to_bf16_ieee tmp_52_round_float32_to_bf16_ieee_fu_2109 round_float32_to_bf16_ieee tmp_55_round_float32_to_bf16_ieee_fu_2116 round_float32_to_bf16_ieee tmp_58_round_float32_to_bf16_ieee_fu_2123 round_float32_to_bf16_ieee tmp_61_round_float32_to_bf16_ieee_fu_2130 round_float32_to_bf16_ieee tmp_64_round_float32_to_bf16_ieee_fu_2137 round_float32_to_bf16_ieee tmp_67_round_float32_to_bf16_ieee_fu_2144 round_float32_to_bf16_ieee tmp_70_round_float32_to_bf16_ieee_fu_2151 round_float32_to_bf16_ieee tmp_73_round_float32_to_bf16_ieee_fu_2158 round_float32_to_bf16_ieee tmp_76_round_float32_to_bf16_ieee_fu_2165 round_float32_to_bf16_ieee tmp_79_round_float32_to_bf16_ieee_fu_2172 round_float32_to_bf16_ieee tmp_82_round_float32_to_bf16_ieee_fu_2179 round_float32_to_bf16_ieee tmp_85_round_float32_to_bf16_ieee_fu_2186 round_float32_to_bf16_ieee tmp_88_round_float32_to_bf16_ieee_fu_2193 round_float32_to_bf16_ieee tmp_91_round_float32_to_bf16_ieee_fu_2200 round_float32_to_bf16_ieee tmp_94_round_float32_to_bf16_ieee_fu_2207 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_add_blocks_add_fu_2869 activation_accelerator_Pipeline_add_blocks_add grp_round_float32_to_bf16_ieee_fu_2916 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2922 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2928 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2934 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2940 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2946 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2952 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2958 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2964 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2970 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2976 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2982 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2988 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2994 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3000 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3006 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3012 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3018 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3024 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3030 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3036 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3042 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3048 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3054 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3060 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3066 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3072 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3078 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3084 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3090 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3096 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3102 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_3257 activation_accelerator_Pipeline_multiply_blocks_Multiply grp_square_fu_3645 square grp_square_Pipeline_sum_square_fu_392 square_Pipeline_sum_square grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_3777 activation_accelerator_Pipeline_max_step_loop_softmax grp_fmaxf_fu_1832 fmaxf grp_fmaxf_fu_1838 fmaxf grp_fmaxf_fu_1844 fmaxf grp_fmaxf_fu_1850 fmaxf grp_fmaxf_fu_1856 fmaxf grp_fmaxf_fu_1862 fmaxf grp_fmaxf_fu_1868 fmaxf grp_fmaxf_fu_1874 fmaxf grp_fmaxf_fu_1880 fmaxf grp_fmaxf_fu_1886 fmaxf grp_fmaxf_fu_1892 fmaxf grp_fmaxf_fu_1898 fmaxf grp_fmaxf_fu_1904 fmaxf grp_fmaxf_fu_1910 fmaxf grp_fmaxf_fu_1916 fmaxf grp_fmaxf_fu_1922 fmaxf grp_fmaxf_fu_1928 fmaxf grp_fmaxf_fu_1934 fmaxf grp_fmaxf_fu_1940 fmaxf grp_fmaxf_fu_1946 fmaxf grp_fmaxf_fu_1952 fmaxf grp_fmaxf_fu_1958 fmaxf grp_fmaxf_fu_1964 fmaxf grp_fmaxf_fu_1970 fmaxf grp_fmaxf_fu_1976 fmaxf grp_fmaxf_fu_1982 fmaxf grp_fmaxf_fu_1988 fmaxf grp_fmaxf_fu_1994 fmaxf grp_fmaxf_fu_2000 fmaxf grp_fmaxf_fu_2006 fmaxf grp_fmaxf_fu_2012 fmaxf grp_fmaxf_fu_2018 fmaxf grp_activation_accelerator_Pipeline_stage_2_store_fu_3973 activation_accelerator_Pipeline_stage_2_store grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_4108 activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_4240 activation_accelerator_Pipeline_normalize_blocks_rms_norm3 grp_round_float32_to_bf16_ieee_fu_2470 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2476 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2482 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2488 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2494 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2500 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2506 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2512 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2518 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2524 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2530 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2536 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2542 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2548 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2554 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2560 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2566 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2572 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2578 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2584 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2590 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2596 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2602 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2608 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2614 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2620 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2626 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2632 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2638 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2644 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2650 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2656 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_4564 activation_accelerator_Pipeline_mean_blocks_layer_norm3 grp_activation_accelerator_Pipeline_std_blocks_layer_norm3_fu_4760 activation_accelerator_Pipeline_std_blocks_layer_norm3 grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_4956 activation_accelerator_Pipeline_normalize_blocks_layer_norm3 grp_round_float32_to_bf16_ieee_fu_3108 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3114 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3120 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3126 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3132 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3138 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3144 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3150 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3156 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3162 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3168 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_5344 activation_accelerator_Pipeline_exp_and_bucket_softmax grp_activation_accelerator_Pipeline_softmax_final_fu_5604 activation_accelerator_Pipeline_softmax_final grp_round_float32_to_bf16_ieee_fu_2984 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2990 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_2996 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3002 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3008 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3014 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3020 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3026 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3032 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3038 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3044 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3050 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3056 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3062 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3068 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3074 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3080 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3086 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3092 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3098 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3104 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3110 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3116 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3122 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3128 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3134 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3140 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3146 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3152 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3158 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3164 round_float32_to_bf16_ieee grp_round_float32_to_bf16_ieee_fu_3170 round_float32_to_bf16_ieee grp_activation_accelerator_Pipeline_stage_0_load0_fu_5992 activation_accelerator_Pipeline_stage_0_load0 grp_activation_accelerator_Pipeline_stage_0_load1_fu_6127 activation_accelerator_Pipeline_stage_0_load1} INSTDATA {activation_accelerator {DEPTH 1 CHILDREN {grp_float_sige_fu_2606 grp_activation_accelerator_Pipeline_add_blocks_add_fu_2869 grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_3257 grp_square_fu_3645 grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_3777 grp_activation_accelerator_Pipeline_stage_2_store_fu_3973 grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_4108 grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_4240 grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_4564 grp_activation_accelerator_Pipeline_std_blocks_layer_norm3_fu_4760 grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_4956 grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_5344 grp_activation_accelerator_Pipeline_softmax_final_fu_5604 grp_activation_accelerator_Pipeline_stage_0_load0_fu_5992 grp_activation_accelerator_Pipeline_stage_0_load1_fu_6127}} grp_float_sige_fu_2606 {DEPTH 2 CHILDREN {tmp_2_round_float32_to_bf16_ieee_fu_1990 tmp_5_round_float32_to_bf16_ieee_fu_1997 tmp_8_round_float32_to_bf16_ieee_fu_2004 tmp_10_round_float32_to_bf16_ieee_fu_2011 tmp_13_round_float32_to_bf16_ieee_fu_2018 tmp_16_round_float32_to_bf16_ieee_fu_2025 tmp_19_round_float32_to_bf16_ieee_fu_2032 tmp_22_round_float32_to_bf16_ieee_fu_2039 tmp_25_round_float32_to_bf16_ieee_fu_2046 tmp_28_round_float32_to_bf16_ieee_fu_2053 tmp_31_round_float32_to_bf16_ieee_fu_2060 tmp_34_round_float32_to_bf16_ieee_fu_2067 tmp_37_round_float32_to_bf16_ieee_fu_2074 tmp_40_round_float32_to_bf16_ieee_fu_2081 tmp_43_round_float32_to_bf16_ieee_fu_2088 tmp_46_round_float32_to_bf16_ieee_fu_2095 tmp_49_round_float32_to_bf16_ieee_fu_2102 tmp_52_round_float32_to_bf16_ieee_fu_2109 tmp_55_round_float32_to_bf16_ieee_fu_2116 tmp_58_round_float32_to_bf16_ieee_fu_2123 tmp_61_round_float32_to_bf16_ieee_fu_2130 tmp_64_round_float32_to_bf16_ieee_fu_2137 tmp_67_round_float32_to_bf16_ieee_fu_2144 tmp_70_round_float32_to_bf16_ieee_fu_2151 tmp_73_round_float32_to_bf16_ieee_fu_2158 tmp_76_round_float32_to_bf16_ieee_fu_2165 tmp_79_round_float32_to_bf16_ieee_fu_2172 tmp_82_round_float32_to_bf16_ieee_fu_2179 tmp_85_round_float32_to_bf16_ieee_fu_2186 tmp_88_round_float32_to_bf16_ieee_fu_2193 tmp_91_round_float32_to_bf16_ieee_fu_2200 tmp_94_round_float32_to_bf16_ieee_fu_2207}} tmp_2_round_float32_to_bf16_ieee_fu_1990 {DEPTH 3 CHILDREN {}} tmp_5_round_float32_to_bf16_ieee_fu_1997 {DEPTH 3 CHILDREN {}} tmp_8_round_float32_to_bf16_ieee_fu_2004 {DEPTH 3 CHILDREN {}} tmp_10_round_float32_to_bf16_ieee_fu_2011 {DEPTH 3 CHILDREN {}} tmp_13_round_float32_to_bf16_ieee_fu_2018 {DEPTH 3 CHILDREN {}} tmp_16_round_float32_to_bf16_ieee_fu_2025 {DEPTH 3 CHILDREN {}} tmp_19_round_float32_to_bf16_ieee_fu_2032 {DEPTH 3 CHILDREN {}} tmp_22_round_float32_to_bf16_ieee_fu_2039 {DEPTH 3 CHILDREN {}} tmp_25_round_float32_to_bf16_ieee_fu_2046 {DEPTH 3 CHILDREN {}} tmp_28_round_float32_to_bf16_ieee_fu_2053 {DEPTH 3 CHILDREN {}} tmp_31_round_float32_to_bf16_ieee_fu_2060 {DEPTH 3 CHILDREN {}} tmp_34_round_float32_to_bf16_ieee_fu_2067 {DEPTH 3 CHILDREN {}} tmp_37_round_float32_to_bf16_ieee_fu_2074 {DEPTH 3 CHILDREN {}} tmp_40_round_float32_to_bf16_ieee_fu_2081 {DEPTH 3 CHILDREN {}} tmp_43_round_float32_to_bf16_ieee_fu_2088 {DEPTH 3 CHILDREN {}} tmp_46_round_float32_to_bf16_ieee_fu_2095 {DEPTH 3 CHILDREN {}} tmp_49_round_float32_to_bf16_ieee_fu_2102 {DEPTH 3 CHILDREN {}} tmp_52_round_float32_to_bf16_ieee_fu_2109 {DEPTH 3 CHILDREN {}} tmp_55_round_float32_to_bf16_ieee_fu_2116 {DEPTH 3 CHILDREN {}} tmp_58_round_float32_to_bf16_ieee_fu_2123 {DEPTH 3 CHILDREN {}} tmp_61_round_float32_to_bf16_ieee_fu_2130 {DEPTH 3 CHILDREN {}} tmp_64_round_float32_to_bf16_ieee_fu_2137 {DEPTH 3 CHILDREN {}} tmp_67_round_float32_to_bf16_ieee_fu_2144 {DEPTH 3 CHILDREN {}} tmp_70_round_float32_to_bf16_ieee_fu_2151 {DEPTH 3 CHILDREN {}} tmp_73_round_float32_to_bf16_ieee_fu_2158 {DEPTH 3 CHILDREN {}} tmp_76_round_float32_to_bf16_ieee_fu_2165 {DEPTH 3 CHILDREN {}} tmp_79_round_float32_to_bf16_ieee_fu_2172 {DEPTH 3 CHILDREN {}} tmp_82_round_float32_to_bf16_ieee_fu_2179 {DEPTH 3 CHILDREN {}} tmp_85_round_float32_to_bf16_ieee_fu_2186 {DEPTH 3 CHILDREN {}} tmp_88_round_float32_to_bf16_ieee_fu_2193 {DEPTH 3 CHILDREN {}} tmp_91_round_float32_to_bf16_ieee_fu_2200 {DEPTH 3 CHILDREN {}} tmp_94_round_float32_to_bf16_ieee_fu_2207 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_add_blocks_add_fu_2869 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_2916 grp_round_float32_to_bf16_ieee_fu_2922 grp_round_float32_to_bf16_ieee_fu_2928 grp_round_float32_to_bf16_ieee_fu_2934 grp_round_float32_to_bf16_ieee_fu_2940 grp_round_float32_to_bf16_ieee_fu_2946 grp_round_float32_to_bf16_ieee_fu_2952 grp_round_float32_to_bf16_ieee_fu_2958 grp_round_float32_to_bf16_ieee_fu_2964 grp_round_float32_to_bf16_ieee_fu_2970 grp_round_float32_to_bf16_ieee_fu_2976 grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102}} grp_round_float32_to_bf16_ieee_fu_2916 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2922 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2928 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2934 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2940 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2946 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2952 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2958 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2964 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2970 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2976 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2982 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2988 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2994 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3000 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3006 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3012 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3018 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3024 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3030 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3036 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3042 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3048 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3054 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3060 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3066 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3072 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3078 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3084 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3090 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3096 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3102 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_3257 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_2916 grp_round_float32_to_bf16_ieee_fu_2922 grp_round_float32_to_bf16_ieee_fu_2928 grp_round_float32_to_bf16_ieee_fu_2934 grp_round_float32_to_bf16_ieee_fu_2940 grp_round_float32_to_bf16_ieee_fu_2946 grp_round_float32_to_bf16_ieee_fu_2952 grp_round_float32_to_bf16_ieee_fu_2958 grp_round_float32_to_bf16_ieee_fu_2964 grp_round_float32_to_bf16_ieee_fu_2970 grp_round_float32_to_bf16_ieee_fu_2976 grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102}} grp_square_fu_3645 {DEPTH 2 CHILDREN grp_square_Pipeline_sum_square_fu_392} grp_square_Pipeline_sum_square_fu_392 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_3777 {DEPTH 2 CHILDREN {grp_fmaxf_fu_1832 grp_fmaxf_fu_1838 grp_fmaxf_fu_1844 grp_fmaxf_fu_1850 grp_fmaxf_fu_1856 grp_fmaxf_fu_1862 grp_fmaxf_fu_1868 grp_fmaxf_fu_1874 grp_fmaxf_fu_1880 grp_fmaxf_fu_1886 grp_fmaxf_fu_1892 grp_fmaxf_fu_1898 grp_fmaxf_fu_1904 grp_fmaxf_fu_1910 grp_fmaxf_fu_1916 grp_fmaxf_fu_1922 grp_fmaxf_fu_1928 grp_fmaxf_fu_1934 grp_fmaxf_fu_1940 grp_fmaxf_fu_1946 grp_fmaxf_fu_1952 grp_fmaxf_fu_1958 grp_fmaxf_fu_1964 grp_fmaxf_fu_1970 grp_fmaxf_fu_1976 grp_fmaxf_fu_1982 grp_fmaxf_fu_1988 grp_fmaxf_fu_1994 grp_fmaxf_fu_2000 grp_fmaxf_fu_2006 grp_fmaxf_fu_2012 grp_fmaxf_fu_2018}} grp_fmaxf_fu_1832 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1838 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1844 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1850 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1856 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1862 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1868 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1874 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1880 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1886 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1892 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1898 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1904 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1910 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1916 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1922 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1928 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1934 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1940 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1946 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1952 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1958 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1964 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1970 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1976 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1982 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1988 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_1994 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_2000 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_2006 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_2012 {DEPTH 3 CHILDREN {}} grp_fmaxf_fu_2018 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_2_store_fu_3973 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_4108 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_4240 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_2470 grp_round_float32_to_bf16_ieee_fu_2476 grp_round_float32_to_bf16_ieee_fu_2482 grp_round_float32_to_bf16_ieee_fu_2488 grp_round_float32_to_bf16_ieee_fu_2494 grp_round_float32_to_bf16_ieee_fu_2500 grp_round_float32_to_bf16_ieee_fu_2506 grp_round_float32_to_bf16_ieee_fu_2512 grp_round_float32_to_bf16_ieee_fu_2518 grp_round_float32_to_bf16_ieee_fu_2524 grp_round_float32_to_bf16_ieee_fu_2530 grp_round_float32_to_bf16_ieee_fu_2536 grp_round_float32_to_bf16_ieee_fu_2542 grp_round_float32_to_bf16_ieee_fu_2548 grp_round_float32_to_bf16_ieee_fu_2554 grp_round_float32_to_bf16_ieee_fu_2560 grp_round_float32_to_bf16_ieee_fu_2566 grp_round_float32_to_bf16_ieee_fu_2572 grp_round_float32_to_bf16_ieee_fu_2578 grp_round_float32_to_bf16_ieee_fu_2584 grp_round_float32_to_bf16_ieee_fu_2590 grp_round_float32_to_bf16_ieee_fu_2596 grp_round_float32_to_bf16_ieee_fu_2602 grp_round_float32_to_bf16_ieee_fu_2608 grp_round_float32_to_bf16_ieee_fu_2614 grp_round_float32_to_bf16_ieee_fu_2620 grp_round_float32_to_bf16_ieee_fu_2626 grp_round_float32_to_bf16_ieee_fu_2632 grp_round_float32_to_bf16_ieee_fu_2638 grp_round_float32_to_bf16_ieee_fu_2644 grp_round_float32_to_bf16_ieee_fu_2650 grp_round_float32_to_bf16_ieee_fu_2656}} grp_round_float32_to_bf16_ieee_fu_2470 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2476 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2482 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2488 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2494 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2500 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2506 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2512 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2518 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2524 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2530 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2536 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2542 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2548 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2554 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2560 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2566 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2572 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2578 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2584 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2590 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2596 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2602 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2608 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2614 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2620 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2626 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2632 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2638 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2644 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2650 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2656 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_4564 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_std_blocks_layer_norm3_fu_4760 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_4956 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_2982 grp_round_float32_to_bf16_ieee_fu_2988 grp_round_float32_to_bf16_ieee_fu_2994 grp_round_float32_to_bf16_ieee_fu_3000 grp_round_float32_to_bf16_ieee_fu_3006 grp_round_float32_to_bf16_ieee_fu_3012 grp_round_float32_to_bf16_ieee_fu_3018 grp_round_float32_to_bf16_ieee_fu_3024 grp_round_float32_to_bf16_ieee_fu_3030 grp_round_float32_to_bf16_ieee_fu_3036 grp_round_float32_to_bf16_ieee_fu_3042 grp_round_float32_to_bf16_ieee_fu_3048 grp_round_float32_to_bf16_ieee_fu_3054 grp_round_float32_to_bf16_ieee_fu_3060 grp_round_float32_to_bf16_ieee_fu_3066 grp_round_float32_to_bf16_ieee_fu_3072 grp_round_float32_to_bf16_ieee_fu_3078 grp_round_float32_to_bf16_ieee_fu_3084 grp_round_float32_to_bf16_ieee_fu_3090 grp_round_float32_to_bf16_ieee_fu_3096 grp_round_float32_to_bf16_ieee_fu_3102 grp_round_float32_to_bf16_ieee_fu_3108 grp_round_float32_to_bf16_ieee_fu_3114 grp_round_float32_to_bf16_ieee_fu_3120 grp_round_float32_to_bf16_ieee_fu_3126 grp_round_float32_to_bf16_ieee_fu_3132 grp_round_float32_to_bf16_ieee_fu_3138 grp_round_float32_to_bf16_ieee_fu_3144 grp_round_float32_to_bf16_ieee_fu_3150 grp_round_float32_to_bf16_ieee_fu_3156 grp_round_float32_to_bf16_ieee_fu_3162 grp_round_float32_to_bf16_ieee_fu_3168}} grp_round_float32_to_bf16_ieee_fu_3108 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3114 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3120 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3126 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3132 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3138 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3144 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3150 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3156 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3162 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3168 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_5344 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_softmax_final_fu_5604 {DEPTH 2 CHILDREN {grp_round_float32_to_bf16_ieee_fu_2984 grp_round_float32_to_bf16_ieee_fu_2990 grp_round_float32_to_bf16_ieee_fu_2996 grp_round_float32_to_bf16_ieee_fu_3002 grp_round_float32_to_bf16_ieee_fu_3008 grp_round_float32_to_bf16_ieee_fu_3014 grp_round_float32_to_bf16_ieee_fu_3020 grp_round_float32_to_bf16_ieee_fu_3026 grp_round_float32_to_bf16_ieee_fu_3032 grp_round_float32_to_bf16_ieee_fu_3038 grp_round_float32_to_bf16_ieee_fu_3044 grp_round_float32_to_bf16_ieee_fu_3050 grp_round_float32_to_bf16_ieee_fu_3056 grp_round_float32_to_bf16_ieee_fu_3062 grp_round_float32_to_bf16_ieee_fu_3068 grp_round_float32_to_bf16_ieee_fu_3074 grp_round_float32_to_bf16_ieee_fu_3080 grp_round_float32_to_bf16_ieee_fu_3086 grp_round_float32_to_bf16_ieee_fu_3092 grp_round_float32_to_bf16_ieee_fu_3098 grp_round_float32_to_bf16_ieee_fu_3104 grp_round_float32_to_bf16_ieee_fu_3110 grp_round_float32_to_bf16_ieee_fu_3116 grp_round_float32_to_bf16_ieee_fu_3122 grp_round_float32_to_bf16_ieee_fu_3128 grp_round_float32_to_bf16_ieee_fu_3134 grp_round_float32_to_bf16_ieee_fu_3140 grp_round_float32_to_bf16_ieee_fu_3146 grp_round_float32_to_bf16_ieee_fu_3152 grp_round_float32_to_bf16_ieee_fu_3158 grp_round_float32_to_bf16_ieee_fu_3164 grp_round_float32_to_bf16_ieee_fu_3170}} grp_round_float32_to_bf16_ieee_fu_2984 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2990 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_2996 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3002 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3008 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3014 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3020 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3026 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3032 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3038 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3044 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3050 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3056 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3062 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3068 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3074 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3080 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3086 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3092 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3098 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3104 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3110 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3116 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3122 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3128 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3134 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3140 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3146 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3152 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3158 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3164 {DEPTH 3 CHILDREN {}} grp_round_float32_to_bf16_ieee_fu_3170 {DEPTH 3 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load0_fu_5992 {DEPTH 2 CHILDREN {}} grp_activation_accelerator_Pipeline_stage_0_load1_fu_6127 {DEPTH 2 CHILDREN {}}} MODULEDATA {activation_accelerator_Pipeline_stage_2_store {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln703_fu_1086_p2 SOURCE activation_accelerator.cpp:703 VARIABLE add_ln703 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln703_1_fu_1095_p2 SOURCE activation_accelerator.cpp:703 VARIABLE add_ln703_1 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln704_fu_1196_p2 SOURCE activation_accelerator.cpp:704 VARIABLE add_ln704 LOOP stage_2_store BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} round_float32_to_bf16_ieee {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rounded_fu_202_p2 SOURCE activation_accelerator.cpp:58 VARIABLE rounded LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_226_p2 SOURCE activation_accelerator.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_sige {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_2813_p2 SOURCE activation_accelerator.cpp:99 VARIABLE add_ln99 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_2915_p2 SOURCE activation_accelerator.cpp:106 VARIABLE add_ln106_1 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_2825_p2 SOURCE activation_accelerator.cpp:106 VARIABLE add_ln106 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U102 SOURCE activation_accelerator.cpp:109 VARIABLE sig LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U166 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_1 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U70 SOURCE activation_accelerator.cpp:111 VARIABLE add7 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U134 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U103 SOURCE activation_accelerator.cpp:109 VARIABLE sig_1 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U167 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_4 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U71 SOURCE activation_accelerator.cpp:111 VARIABLE add7_1 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U135 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_1 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U104 SOURCE activation_accelerator.cpp:109 VARIABLE sig_2 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U168 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_7 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U72 SOURCE activation_accelerator.cpp:111 VARIABLE add7_2 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U136 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_2 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U105 SOURCE activation_accelerator.cpp:109 VARIABLE sig_3 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U169 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_s LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U73 SOURCE activation_accelerator.cpp:111 VARIABLE add7_3 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U137 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_3 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U106 SOURCE activation_accelerator.cpp:109 VARIABLE sig_4 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U170 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_12 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U74 SOURCE activation_accelerator.cpp:111 VARIABLE add7_4 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U138 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_4 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U107 SOURCE activation_accelerator.cpp:109 VARIABLE sig_5 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U171 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_15 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U75 SOURCE activation_accelerator.cpp:111 VARIABLE add7_5 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U139 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_5 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U108 SOURCE activation_accelerator.cpp:109 VARIABLE sig_6 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U172 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_18 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U76 SOURCE activation_accelerator.cpp:111 VARIABLE add7_6 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U140 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_6 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U109 SOURCE activation_accelerator.cpp:109 VARIABLE sig_7 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U173 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_21 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U77 SOURCE activation_accelerator.cpp:111 VARIABLE add7_7 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U141 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_7 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U110 SOURCE activation_accelerator.cpp:109 VARIABLE sig_8 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U174 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_24 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U78 SOURCE activation_accelerator.cpp:111 VARIABLE add7_8 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U142 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_8 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U111 SOURCE activation_accelerator.cpp:109 VARIABLE sig_9 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U175 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_27 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U79 SOURCE activation_accelerator.cpp:111 VARIABLE add7_9 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U143 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_9 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U112 SOURCE activation_accelerator.cpp:109 VARIABLE sig_10 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U176 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_30 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U80 SOURCE activation_accelerator.cpp:111 VARIABLE add7_s LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U144 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_10 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U113 SOURCE activation_accelerator.cpp:109 VARIABLE sig_11 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U177 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_33 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U81 SOURCE activation_accelerator.cpp:111 VARIABLE add7_10 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U145 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_11 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U114 SOURCE activation_accelerator.cpp:109 VARIABLE sig_12 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U178 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_36 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U82 SOURCE activation_accelerator.cpp:111 VARIABLE add7_11 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U146 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_12 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U115 SOURCE activation_accelerator.cpp:109 VARIABLE sig_13 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U179 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_39 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U83 SOURCE activation_accelerator.cpp:111 VARIABLE add7_12 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U147 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_13 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U116 SOURCE activation_accelerator.cpp:109 VARIABLE sig_14 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U180 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_42 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U84 SOURCE activation_accelerator.cpp:111 VARIABLE add7_13 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U148 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_14 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U117 SOURCE activation_accelerator.cpp:109 VARIABLE sig_15 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U181 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_45 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U85 SOURCE activation_accelerator.cpp:111 VARIABLE add7_14 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U149 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_15 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U118 SOURCE activation_accelerator.cpp:109 VARIABLE sig_16 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U182 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_48 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U86 SOURCE activation_accelerator.cpp:111 VARIABLE add7_15 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U150 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_16 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U119 SOURCE activation_accelerator.cpp:109 VARIABLE sig_17 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U183 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_51 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U87 SOURCE activation_accelerator.cpp:111 VARIABLE add7_16 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U151 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_17 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U120 SOURCE activation_accelerator.cpp:109 VARIABLE sig_18 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U184 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_54 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U88 SOURCE activation_accelerator.cpp:111 VARIABLE add7_17 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U152 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_18 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U121 SOURCE activation_accelerator.cpp:109 VARIABLE sig_19 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U185 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_57 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE activation_accelerator.cpp:111 VARIABLE add7_18 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U153 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_19 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U122 SOURCE activation_accelerator.cpp:109 VARIABLE sig_20 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U186 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_60 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE activation_accelerator.cpp:111 VARIABLE add7_19 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U154 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_20 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U123 SOURCE activation_accelerator.cpp:109 VARIABLE sig_21 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U187 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_63 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U91 SOURCE activation_accelerator.cpp:111 VARIABLE add7_20 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U155 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_21 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U124 SOURCE activation_accelerator.cpp:109 VARIABLE sig_22 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U188 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_66 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U92 SOURCE activation_accelerator.cpp:111 VARIABLE add7_21 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U156 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_22 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U125 SOURCE activation_accelerator.cpp:109 VARIABLE sig_23 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U189 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_69 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U93 SOURCE activation_accelerator.cpp:111 VARIABLE add7_22 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U157 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_23 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U126 SOURCE activation_accelerator.cpp:109 VARIABLE sig_24 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U190 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_72 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U94 SOURCE activation_accelerator.cpp:111 VARIABLE add7_23 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U158 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_24 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U127 SOURCE activation_accelerator.cpp:109 VARIABLE sig_25 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U191 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_75 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U95 SOURCE activation_accelerator.cpp:111 VARIABLE add7_24 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U159 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_25 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U128 SOURCE activation_accelerator.cpp:109 VARIABLE sig_26 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U192 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_78 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U96 SOURCE activation_accelerator.cpp:111 VARIABLE add7_25 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U160 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_26 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U129 SOURCE activation_accelerator.cpp:109 VARIABLE sig_27 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U193 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_81 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U97 SOURCE activation_accelerator.cpp:111 VARIABLE add7_26 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U161 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_27 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U130 SOURCE activation_accelerator.cpp:109 VARIABLE sig_28 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U194 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_84 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U98 SOURCE activation_accelerator.cpp:111 VARIABLE add7_27 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U162 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_28 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U131 SOURCE activation_accelerator.cpp:109 VARIABLE sig_29 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U195 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_87 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U99 SOURCE activation_accelerator.cpp:111 VARIABLE add7_28 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U163 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_29 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U132 SOURCE activation_accelerator.cpp:109 VARIABLE sig_30 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U196 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_90 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U100 SOURCE activation_accelerator.cpp:111 VARIABLE add7_29 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U164 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_30 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U133 SOURCE activation_accelerator.cpp:109 VARIABLE sig_31 LOOP sige_blocks BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U197 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE tmp_93 LOOP sige_blocks BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U101 SOURCE activation_accelerator.cpp:111 VARIABLE add7_30 LOOP sige_blocks BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U165 SOURCE activation_accelerator.cpp:111 VARIABLE xtrue_31 LOOP sige_blocks BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 384 BRAM 0 URAM 0}} activation_accelerator_Pipeline_add_blocks_add {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln403_fu_3442_p2 SOURCE activation_accelerator.cpp:403 VARIABLE add_ln403 LOOP add_blocks_add BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_multiply_blocks_Multiply {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_3442_p2 SOURCE activation_accelerator.cpp:590 VARIABLE add_ln590 LOOP multiply_blocks_Multiply BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} square_Pipeline_sum_square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_2252_p2 SOURCE ./bf16_accl.h:304 VARIABLE add_ln304 LOOP sum_square BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_1 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_1 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_2 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_2 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_3 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_3 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_4 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_4 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_5 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_5 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_6 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_6 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_7 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_7 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_8 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_8 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./bf16_accl.h:312 VARIABLE mul5_9 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE ./bf16_accl.h:312 VARIABLE add8_9 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./bf16_accl.h:312 VARIABLE mul5_s LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE ./bf16_accl.h:312 VARIABLE add8_s LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5_10 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8_10 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_11 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_11 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_12 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_12 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_13 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_13 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_14 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_14 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_15 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_15 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_16 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_16 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_17 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_17 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_18 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_18 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./bf16_accl.h:312 VARIABLE mul5_19 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE ./bf16_accl.h:312 VARIABLE add8_19 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./bf16_accl.h:312 VARIABLE mul5_20 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE ./bf16_accl.h:312 VARIABLE add8_20 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5_21 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8_21 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_22 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_22 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_23 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_23 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_24 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_24 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_25 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_25 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_26 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_26 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_27 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_27 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_28 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_28 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_29 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_29 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./bf16_accl.h:312 VARIABLE mul5_30 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE ./bf16_accl.h:312 VARIABLE add8_30 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./bf16_accl.h:312 VARIABLE mul5_31 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE ./bf16_accl.h:312 VARIABLE add8_31 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5_32 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8_32 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_33 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_33 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_34 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_34 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_35 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_35 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_36 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_36 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_37 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_37 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_38 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_38 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_39 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_39 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_40 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_40 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./bf16_accl.h:312 VARIABLE mul5_41 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE ./bf16_accl.h:312 VARIABLE add8_41 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./bf16_accl.h:312 VARIABLE mul5_42 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE ./bf16_accl.h:312 VARIABLE add8_42 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5_43 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8_43 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_44 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_44 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_45 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_45 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_46 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_46 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_47 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_47 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_48 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_48 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_49 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_49 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_50 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_50 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_51 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_51 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U832 SOURCE ./bf16_accl.h:312 VARIABLE mul5_52 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE ./bf16_accl.h:312 VARIABLE add8_52 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U833 SOURCE ./bf16_accl.h:312 VARIABLE mul5_53 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE ./bf16_accl.h:312 VARIABLE add8_53 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U823 SOURCE ./bf16_accl.h:312 VARIABLE mul5_54 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE ./bf16_accl.h:312 VARIABLE add8_54 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U824 SOURCE ./bf16_accl.h:312 VARIABLE mul5_55 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE ./bf16_accl.h:312 VARIABLE add8_55 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U825 SOURCE ./bf16_accl.h:312 VARIABLE mul5_56 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE ./bf16_accl.h:312 VARIABLE add8_56 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U826 SOURCE ./bf16_accl.h:312 VARIABLE mul5_57 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE ./bf16_accl.h:312 VARIABLE add8_57 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U827 SOURCE ./bf16_accl.h:312 VARIABLE mul5_58 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE ./bf16_accl.h:312 VARIABLE add8_58 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U828 SOURCE ./bf16_accl.h:312 VARIABLE mul5_59 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE ./bf16_accl.h:312 VARIABLE add8_59 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U829 SOURCE ./bf16_accl.h:312 VARIABLE mul5_60 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE ./bf16_accl.h:312 VARIABLE add8_60 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U830 SOURCE ./bf16_accl.h:312 VARIABLE mul5_61 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE ./bf16_accl.h:312 VARIABLE add8_61 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U831 SOURCE ./bf16_accl.h:312 VARIABLE mul5_62 LOOP sum_square BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE ./bf16_accl.h:312 VARIABLE add8_62 LOOP sum_square BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 55 BRAM 0 URAM 0}} square {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U962 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U963 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U964 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U965 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U966 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U967 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U968 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U969 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U970 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U971 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U972 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U973 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U974 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U975 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U976 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U977 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U978 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U979 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U980 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U981 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U982 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U983 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U984 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U985 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U986 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U987 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U988 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U989 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U990 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U991 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U992 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U993 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U994 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U995 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U996 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U997 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U998 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U999 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1000 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1001 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1002 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1003 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1004 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1005 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1006 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1007 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1008 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1009 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1010 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1011 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1012 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1013 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1014 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1015 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1016 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1017 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1018 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1019 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1020 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1021 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1022 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1023 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1024 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U1025 SOURCE ./bf16_accl.h:318 VARIABLE y_sum_sq_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 55 BRAM 0 URAM 0}} activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_1852_p2 SOURCE activation_accelerator.cpp:232 VARIABLE add_ln232 LOOP rms_calculate_loop_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_normalize_blocks_rms_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_2996_p2 SOURCE activation_accelerator.cpp:240 VARIABLE add_ln240 LOOP normalize_blocks_rms_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_mean_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_fu_2208_p2 SOURCE activation_accelerator.cpp:289 VARIABLE add_ln289 LOOP mean_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_std_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_2375_p2 SOURCE activation_accelerator.cpp:310 VARIABLE add_ln310 LOOP std_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_no_dsp_1_U1585 SOURCE activation_accelerator.cpp:313 VARIABLE sub_i LOOP std_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_no_dsp_1_U1585 SOURCE activation_accelerator.cpp:313 VARIABLE x_assign_s LOOP std_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsub}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_normalize_blocks_layer_norm3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_3636_p2 SOURCE activation_accelerator.cpp:318 VARIABLE add_ln318 LOOP normalize_blocks_layer_norm3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_max_step_loop_softmax {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_fu_2358_p2 SOURCE activation_accelerator.cpp:464 VARIABLE add_ln464 LOOP max_step_loop_softmax BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_exp_and_bucket_softmax {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_2823_p2 SOURCE activation_accelerator.cpp:486 VARIABLE add_ln486 LOOP exp_and_bucket_softmax BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_softmax_final {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_3798_p2 SOURCE activation_accelerator.cpp:502 VARIABLE add_ln502 LOOP softmax_final BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2533 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_11 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2534 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_12 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2535 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_13 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2536 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_14 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2537 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_15 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2538 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_16 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2539 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_17 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2540 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_18 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2541 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_19 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2542 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_20 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2543 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_21 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2544 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_22 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2545 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_23 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2546 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_24 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2547 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_25 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2548 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_26 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2549 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_27 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2550 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_28 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2551 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_29 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2552 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_30 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2553 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_31 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2533 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_43 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2534 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_44 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2535 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_45 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2536 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_46 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2537 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_47 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2538 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_48 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2539 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_49 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2540 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_50 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2541 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_51 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2542 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_52 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2543 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_53 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2544 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_54 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2545 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_55 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2546 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_56 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2547 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_57 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2548 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_58 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2549 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_59 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2550 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_60 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2551 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_61 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2552 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_62 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U2553 SOURCE /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 VARIABLE ex1_63 LOOP softmax_final BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 147 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_0_load0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln659_fu_1205_p2 SOURCE activation_accelerator.cpp:659 VARIABLE add_ln659 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln660_fu_1219_p2 SOURCE activation_accelerator.cpp:660 VARIABLE add_ln660 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln659_1_fu_1314_p2 SOURCE activation_accelerator.cpp:659 VARIABLE add_ln659_1 LOOP stage_0_load0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator_Pipeline_stage_0_load1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln663_fu_1205_p2 SOURCE activation_accelerator.cpp:663 VARIABLE add_ln663 LOOP stage_0_load1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln664_fu_1219_p2 SOURCE activation_accelerator.cpp:664 VARIABLE add_ln664 LOOP stage_0_load1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln663_1_fu_1314_p2 SOURCE activation_accelerator.cpp:663 VARIABLE add_ln663_1 LOOP stage_0_load1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} activation_accelerator {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2942 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2943 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2944 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2945 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2946 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2947 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2948 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2949 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2950 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2951 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2952 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2953 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2954 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2955 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2956 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2957 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2958 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2959 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2960 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2961 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2962 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2963 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2964 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2965 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2966 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2967 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2968 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2969 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2970 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2971 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2972 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2973 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2942 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2943 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2944 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2945 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2946 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2947 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2948 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2949 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2950 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2951 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2952 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2953 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2954 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2955 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2956 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2957 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2958 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2959 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2960 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2961 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2962 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2963 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2964 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2965 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2966 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2967 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2968 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2969 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2970 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2971 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2972 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2973 SOURCE activation_accelerator.cpp:304 VARIABLE div30_i_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2942 SOURCE {} VARIABLE div81_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2943 SOURCE {} VARIABLE div81_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2944 SOURCE {} VARIABLE div81_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2945 SOURCE {} VARIABLE div81_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2946 SOURCE {} VARIABLE div81_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2947 SOURCE {} VARIABLE div81_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2948 SOURCE {} VARIABLE div81_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2949 SOURCE {} VARIABLE div81_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2950 SOURCE {} VARIABLE div81_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2951 SOURCE {} VARIABLE div81_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2952 SOURCE {} VARIABLE div81_i_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2953 SOURCE {} VARIABLE div81_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2954 SOURCE {} VARIABLE div81_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2955 SOURCE {} VARIABLE div81_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2956 SOURCE {} VARIABLE div81_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2957 SOURCE {} VARIABLE div81_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2958 SOURCE {} VARIABLE div81_i_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2959 SOURCE {} VARIABLE div81_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2960 SOURCE {} VARIABLE div81_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2961 SOURCE {} VARIABLE div81_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2962 SOURCE {} VARIABLE div81_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2963 SOURCE {} VARIABLE div81_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2964 SOURCE {} VARIABLE div81_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2965 SOURCE {} VARIABLE div81_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2966 SOURCE {} VARIABLE div81_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2967 SOURCE {} VARIABLE div81_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2968 SOURCE {} VARIABLE div81_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2969 SOURCE {} VARIABLE div81_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2970 SOURCE {} VARIABLE div81_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2971 SOURCE {} VARIABLE div81_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2972 SOURCE {} VARIABLE div81_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2973 SOURCE {} VARIABLE div81_i_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2942 SOURCE {} VARIABLE div81_i_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2943 SOURCE {} VARIABLE div81_i_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2944 SOURCE {} VARIABLE div81_i_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2945 SOURCE {} VARIABLE div81_i_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2946 SOURCE {} VARIABLE div81_i_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2947 SOURCE {} VARIABLE div81_i_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2948 SOURCE {} VARIABLE div81_i_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2949 SOURCE {} VARIABLE div81_i_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2950 SOURCE {} VARIABLE div81_i_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2951 SOURCE {} VARIABLE div81_i_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2952 SOURCE {} VARIABLE div81_i_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2953 SOURCE {} VARIABLE div81_i_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2954 SOURCE {} VARIABLE div81_i_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2955 SOURCE {} VARIABLE div81_i_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2956 SOURCE {} VARIABLE div81_i_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2957 SOURCE {} VARIABLE div81_i_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2958 SOURCE {} VARIABLE div81_i_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2959 SOURCE {} VARIABLE div81_i_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2960 SOURCE {} VARIABLE div81_i_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2961 SOURCE {} VARIABLE div81_i_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2962 SOURCE {} VARIABLE div81_i_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2963 SOURCE {} VARIABLE div81_i_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2964 SOURCE {} VARIABLE div81_i_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2965 SOURCE {} VARIABLE div81_i_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2966 SOURCE {} VARIABLE div81_i_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2967 SOURCE {} VARIABLE div81_i_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2968 SOURCE {} VARIABLE div81_i_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2969 SOURCE {} VARIABLE div81_i_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2970 SOURCE {} VARIABLE div81_i_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2971 SOURCE {} VARIABLE div81_i_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2972 SOURCE {} VARIABLE div81_i_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U2973 SOURCE {} VARIABLE div81_i_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf0_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf1_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U SOURCE {} VARIABLE activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U SOURCE {} VARIABLE p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 823 BRAM 192 URAM 0}} fmaxf {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.75 seconds; current allocated memory: 1.687 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
Execute         syn_report -model activation_accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 83.96 MHz
Command       autosyn done; 175.24 sec.
Command     csynth_design done; 256.94 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 249.27 seconds. CPU system time: 7.42 seconds. Elapsed time: 256.94 seconds; current allocated memory: 973.992 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.48 sec.
