$comment
	File created using the following command:
		vcd file digitalCircuits.msim.vcd -direction
$end
$date
	Sat Jul 24 21:15:20 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module parity_vlg_vec_tst $end
$var reg 8 ! in [7:0] $end
$var wire 1 " parityOut $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * in[0]~input_o $end
$var wire 1 + in[4]~input_o $end
$var wire 1 , parityOut~output_o $end
$var wire 1 - in[5]~input_o $end
$var wire 1 . in[6]~input_o $end
$var wire 1 / in[7]~input_o $end
$var wire 1 0 WideXor0~1_combout $end
$var wire 1 1 in[2]~input_o $end
$var wire 1 2 in[1]~input_o $end
$var wire 1 3 in[3]~input_o $end
$var wire 1 4 WideXor0~0_combout $end
$var wire 1 5 WideXor0~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
x#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
$end
#80000
b10000000 !
b10000001 !
1*
1/
0#
14
10
#340000
b1 !
b0 !
0*
0/
1#
04
00
#380000
b1000000 !
b1100000 !
b11100000 !
1-
1.
1/
0#
10
15
1,
1"
#620000
b10100000 !
b10000000 !
b0 !
0-
0.
0/
1#
00
05
0,
0"
#1000000
