<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>_DRV8353_VARS_t_ Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.17 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">_DRV8353_VARS_t_ Struct Reference<div class="ingroups"><a class="el" href="group___d_r_v8353.html">DRV8353</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Object for the DRV8353 registers and commands.  
 <a href="struct___d_r_v8353___v_a_r_s__t__.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="drv8353s_8h_source.html">drv8353s.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a81625b0b81ae817dd3239e18efec37b8"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___s_t_a_t00___r_e_g.html">DRV8353_STAT00_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a81625b0b81ae817dd3239e18efec37b8">statReg00</a></td></tr>
<tr class="separator:a81625b0b81ae817dd3239e18efec37b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c2e2f9514c213d3f879b4f0b11d0386"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___s_t_a_t01___r_e_g.html">DRV8353_STAT01_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a8c2e2f9514c213d3f879b4f0b11d0386">statReg01</a></td></tr>
<tr class="separator:a8c2e2f9514c213d3f879b4f0b11d0386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8534682760eb8d8840d828267b489f6d"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l02___r_e_g.html">DRV8353_CTRL02_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a8534682760eb8d8840d828267b489f6d">ctrlReg02</a></td></tr>
<tr class="separator:a8534682760eb8d8840d828267b489f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51cc94fba4ff1ac162866371ee9f05f"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l03___r_e_g.html">DRV8353_CTRL03_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#af51cc94fba4ff1ac162866371ee9f05f">ctrlReg03</a></td></tr>
<tr class="separator:af51cc94fba4ff1ac162866371ee9f05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44a1cd1e88701bc23ea8b2487ff262e"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l04___r_e_g.html">DRV8353_CTRL04_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#ac44a1cd1e88701bc23ea8b2487ff262e">ctrlReg04</a></td></tr>
<tr class="separator:ac44a1cd1e88701bc23ea8b2487ff262e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adc66513d72dd90b6739bb73a410cb2"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l05___r_e_g.html">DRV8353_CTRL05_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a3adc66513d72dd90b6739bb73a410cb2">ctrlReg05</a></td></tr>
<tr class="separator:a3adc66513d72dd90b6739bb73a410cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5459ecb9390f0830e0ba6c6d75740d95"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l06___r_e_g.html">DRV8353_CTRL06_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a5459ecb9390f0830e0ba6c6d75740d95">ctrlReg06</a></td></tr>
<tr class="separator:a5459ecb9390f0830e0ba6c6d75740d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f7fa63a6fb16804a2a52c272baeb4"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="union_d_r_v8353___c_t_r_l07___r_e_g.html">DRV8353_CTRL07_REG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a774f7fa63a6fb16804a2a52c272baeb4">ctrlReg07</a></td></tr>
<tr class="separator:a774f7fa63a6fb16804a2a52c272baeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8dfc9c5b8ef2b69d6a14bd3f64e03b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#aeb8dfc9c5b8ef2b69d6a14bd3f64e03b">writeCmd</a></td></tr>
<tr class="separator:aeb8dfc9c5b8ef2b69d6a14bd3f64e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c074355246a84b2c0155a179b6badba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a2c074355246a84b2c0155a179b6badba">readCmd</a></td></tr>
<tr class="separator:a2c074355246a84b2c0155a179b6badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac140a1bd6f897df6b8dcb5fb13c80346"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#ac140a1bd6f897df6b8dcb5fb13c80346">manWriteAddr</a></td></tr>
<tr class="separator:ac140a1bd6f897df6b8dcb5fb13c80346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2075d3d12d76c56d5e7684794ef4f4d3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a2075d3d12d76c56d5e7684794ef4f4d3">manReadAddr</a></td></tr>
<tr class="separator:a2075d3d12d76c56d5e7684794ef4f4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa129eb554728eb64a80a8d9dfc5b9cc7"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#aa129eb554728eb64a80a8d9dfc5b9cc7">manWriteData</a></td></tr>
<tr class="separator:aa129eb554728eb64a80a8d9dfc5b9cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dca354fbe6f172462adcc719cb4b2a3"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a8dca354fbe6f172462adcc719cb4b2a3">manReadData</a></td></tr>
<tr class="separator:a8dca354fbe6f172462adcc719cb4b2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd195fc479307140d71315512fc5de8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a9fd195fc479307140d71315512fc5de8">manWriteCmd</a></td></tr>
<tr class="separator:a9fd195fc479307140d71315512fc5de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339d3032de6619947b2a87ce14957a7b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct___d_r_v8353___v_a_r_s__t__.html#a339d3032de6619947b2a87ce14957a7b">manReadCmd</a></td></tr>
<tr class="separator:a339d3032de6619947b2a87ce14957a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Object for the DRV8353 registers and commands. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a81625b0b81ae817dd3239e18efec37b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81625b0b81ae817dd3239e18efec37b8">&#9670;&nbsp;</a></span>statReg00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___s_t_a_t00___r_e_g.html">DRV8353_STAT00_REG</a> _DRV8353_VARS_t_::statReg00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c2e2f9514c213d3f879b4f0b11d0386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c2e2f9514c213d3f879b4f0b11d0386">&#9670;&nbsp;</a></span>statReg01</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___s_t_a_t01___r_e_g.html">DRV8353_STAT01_REG</a> _DRV8353_VARS_t_::statReg01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8534682760eb8d8840d828267b489f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8534682760eb8d8840d828267b489f6d">&#9670;&nbsp;</a></span>ctrlReg02</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l02___r_e_g.html">DRV8353_CTRL02_REG</a> _DRV8353_VARS_t_::ctrlReg02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af51cc94fba4ff1ac162866371ee9f05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51cc94fba4ff1ac162866371ee9f05f">&#9670;&nbsp;</a></span>ctrlReg03</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l03___r_e_g.html">DRV8353_CTRL03_REG</a> _DRV8353_VARS_t_::ctrlReg03</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac44a1cd1e88701bc23ea8b2487ff262e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44a1cd1e88701bc23ea8b2487ff262e">&#9670;&nbsp;</a></span>ctrlReg04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l04___r_e_g.html">DRV8353_CTRL04_REG</a> _DRV8353_VARS_t_::ctrlReg04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3adc66513d72dd90b6739bb73a410cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adc66513d72dd90b6739bb73a410cb2">&#9670;&nbsp;</a></span>ctrlReg05</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l05___r_e_g.html">DRV8353_CTRL05_REG</a> _DRV8353_VARS_t_::ctrlReg05</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5459ecb9390f0830e0ba6c6d75740d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5459ecb9390f0830e0ba6c6d75740d95">&#9670;&nbsp;</a></span>ctrlReg06</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l06___r_e_g.html">DRV8353_CTRL06_REG</a> _DRV8353_VARS_t_::ctrlReg06</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a774f7fa63a6fb16804a2a52c272baeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f7fa63a6fb16804a2a52c272baeb4">&#9670;&nbsp;</a></span>ctrlReg07</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union <a class="el" href="union_d_r_v8353___c_t_r_l07___r_e_g.html">DRV8353_CTRL07_REG</a> _DRV8353_VARS_t_::ctrlReg07</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8dfc9c5b8ef2b69d6a14bd3f64e03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8dfc9c5b8ef2b69d6a14bd3f64e03b">&#9670;&nbsp;</a></span>writeCmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool _DRV8353_VARS_t_::writeCmd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c074355246a84b2c0155a179b6badba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c074355246a84b2c0155a179b6badba">&#9670;&nbsp;</a></span>readCmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool _DRV8353_VARS_t_::readCmd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac140a1bd6f897df6b8dcb5fb13c80346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac140a1bd6f897df6b8dcb5fb13c80346">&#9670;&nbsp;</a></span>manWriteAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t _DRV8353_VARS_t_::manWriteAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2075d3d12d76c56d5e7684794ef4f4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2075d3d12d76c56d5e7684794ef4f4d3">&#9670;&nbsp;</a></span>manReadAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t _DRV8353_VARS_t_::manReadAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa129eb554728eb64a80a8d9dfc5b9cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa129eb554728eb64a80a8d9dfc5b9cc7">&#9670;&nbsp;</a></span>manWriteData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t _DRV8353_VARS_t_::manWriteData</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dca354fbe6f172462adcc719cb4b2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dca354fbe6f172462adcc719cb4b2a3">&#9670;&nbsp;</a></span>manReadData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t _DRV8353_VARS_t_::manReadData</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fd195fc479307140d71315512fc5de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd195fc479307140d71315512fc5de8">&#9670;&nbsp;</a></span>manWriteCmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool _DRV8353_VARS_t_::manWriteCmd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339d3032de6619947b2a87ce14957a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339d3032de6619947b2a87ce14957a7b">&#9670;&nbsp;</a></span>manReadCmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool _DRV8353_VARS_t_::manReadCmd</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="drv8353s_8h_source.html">drv8353s.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2021, Texas Instruments Incorporated</small>
</body>
</html>
