Command: vcs -full64 +vcs+lic+wait -sverilog -R -override_timescale=1ps/1ps +ntb_random_seed_automatic \
-debug_access+all ../rtl/verilog/fault_sm.v ../rtl/verilog/generic_fifo_ctrl.v ../rtl/verilog/generic_fifo.v \
../rtl/verilog/generic_mem_medium.v ../rtl/verilog/generic_mem_small.v ../rtl/verilog/meta_sync_single.v \
../rtl/verilog/meta_sync.v ../rtl/verilog/rx_data_fifo.v ../rtl/verilog/rx_dequeue.v \
../rtl/verilog/rx_enqueue.v ../rtl/verilog/rx_hold_fifo.v ../rtl/verilog/sync_clk_core.v \
../rtl/verilog/sync_clk_wb.v ../rtl/verilog/sync_clk_xgmii_tx.v ../rtl/verilog/tx_data_fifo.v \
../rtl/verilog/tx_dequeue.v ../rtl/verilog/tx_enqueue.v ../rtl/verilog/tx_hold_fifo.v \
../rtl/verilog/wishbone_if.v ../rtl/verilog/xge_mac.v +incdir+../rtl/include ../testbench/verilog/xge_mac_interface.sv \
../testbench/verilog/tb_xge_mac.sv ../testbench/verilog/packet.sv ../testbench/verilog/driver.sv \
../testbench/verilog/monitor.sv ../testbench/verilog/coverage.sv ../testbench/verilog/scoreboard.sv \
../testbench/verilog/env.sv ../testcases/loopback/testcase.sv -l logs/loopback.log \

                         Chronologic VCS (TM)
      Version R-2020.12-SP1-1_Full64 -- Thu Sep  8 23:20:38 2022

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file '../rtl/verilog/fault_sm.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/fault_sm.v'.
Parsing design file '../rtl/verilog/generic_fifo_ctrl.v'
Parsing design file '../rtl/verilog/generic_fifo.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/generic_fifo.v'.
Parsing design file '../rtl/verilog/generic_mem_medium.v'
Parsing design file '../rtl/verilog/generic_mem_small.v'
Parsing design file '../rtl/verilog/meta_sync_single.v'
Parsing design file '../rtl/verilog/meta_sync.v'
Parsing design file '../rtl/verilog/rx_data_fifo.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/rx_data_fifo.v'.
Parsing design file '../rtl/verilog/rx_dequeue.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/rx_dequeue.v'.
Parsing design file '../rtl/verilog/rx_enqueue.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/rx_enqueue.v'.
Parsing included file '../rtl/include/CRC32_D64.v'.
Back to file '../rtl/verilog/rx_enqueue.v'.
Parsing included file '../rtl/include/CRC32_D8.v'.
Back to file '../rtl/verilog/rx_enqueue.v'.
Parsing included file '../rtl/include/utils.v'.
Back to file '../rtl/verilog/rx_enqueue.v'.
Parsing design file '../rtl/verilog/rx_hold_fifo.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/rx_hold_fifo.v'.
Parsing design file '../rtl/verilog/sync_clk_core.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/sync_clk_core.v'.
Parsing design file '../rtl/verilog/sync_clk_wb.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/sync_clk_wb.v'.
Parsing design file '../rtl/verilog/sync_clk_xgmii_tx.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/sync_clk_xgmii_tx.v'.
Parsing design file '../rtl/verilog/tx_data_fifo.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/tx_data_fifo.v'.
Parsing design file '../rtl/verilog/tx_dequeue.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/tx_dequeue.v'.
Parsing included file '../rtl/include/CRC32_D64.v'.
Back to file '../rtl/verilog/tx_dequeue.v'.
Parsing included file '../rtl/include/CRC32_D8.v'.
Back to file '../rtl/verilog/tx_dequeue.v'.
Parsing included file '../rtl/include/utils.v'.
Back to file '../rtl/verilog/tx_dequeue.v'.
Parsing design file '../rtl/verilog/tx_enqueue.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/tx_enqueue.v'.
Parsing included file '../rtl/include/CRC32_D64.v'.
Back to file '../rtl/verilog/tx_enqueue.v'.
Parsing included file '../rtl/include/CRC32_D8.v'.
Back to file '../rtl/verilog/tx_enqueue.v'.
Parsing included file '../rtl/include/utils.v'.
Back to file '../rtl/verilog/tx_enqueue.v'.
Parsing design file '../rtl/verilog/tx_hold_fifo.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/tx_hold_fifo.v'.
Parsing design file '../rtl/verilog/wishbone_if.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/wishbone_if.v'.
Parsing design file '../rtl/verilog/xge_mac.v'
Parsing included file '../rtl/include/defines.v'.
Back to file '../rtl/verilog/xge_mac.v'.
Parsing design file '../testbench/verilog/xge_mac_interface.sv'
Parsing design file '../testbench/verilog/tb_xge_mac.sv'
Parsing design file '../testbench/verilog/packet.sv'
Parsing design file '../testbench/verilog/driver.sv'
Parsing included file '../rtl/include/timescale.v'.
Back to file '../testbench/verilog/driver.sv'.
Parsing included file '../rtl/include/defines.v'.
Back to file '../testbench/verilog/driver.sv'.
Parsing design file '../testbench/verilog/monitor.sv'
Parsing design file '../testbench/verilog/coverage.sv'
Parsing design file '../testbench/verilog/scoreboard.sv'
Parsing design file '../testbench/verilog/env.sv'
Parsing design file '../testcases/loopback/testcase.sv'
Top Level Modules:
       testbench
TimeScale is 1 ps / 1 ps
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

10 modules and 0 UDP read.
recompiling module testcase
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/av00165/missing_eop/lab-project-10gEthernetMAC/scripts/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/synopsys/vcs/R-2020.12-SP1-1/linux64/lib -L/usr/synopsys/vcs/R-2020.12-SP1-1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _15281_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /usr/synopsys/vcs/R-2020.12-SP1-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive          /usr/synopsys/vcs/R-2020.12-SP1-1/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/av00165/missing_eop/lab-project-10gEthernetMAC/scripts/csrc' \

Command: /home/av00165/missing_eop/lab-project-10gEthernetMAC/scripts/./simv +vcs+lic+wait +ntb_random_seed_automatic -a logs/loopback.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP1-1_Full64; Runtime version R-2020.12-SP1-1_Full64;  Sep  8 23:20 2022
NOTE: automatic random seed used: 3798519741
VCD+ Writer R-2020.12-SP1-1_Full64 Copyright (c) 1991-2020 by Synopsys Inc.

Sending 4 packets...
Transmit packet with length:          72


------------------------
Received Packet
------------------------
23faa16fcad79a75
6c55e48ba8fb9ed7
0c432aa7f6a33c63
9ce51c50e8231ed1
7381c42f533f24c8
b12e7d82dbcd0b8d
35bd399dd25a6e67
1fe0b3d67cbd9aa4
5dae9cf8467a5466
------------------------


ipg:          42
Transmit packet with length:          66


------------------------
Received Packet
------------------------
c9bf1091f8f17bfc
f24518bf0b733564
17674a22a23f0016
09b319570e3a7422
6283a485bcf992c1
ipg:          38
Transmit packet with length:          87
a08f819ccdb958f9
246db0689c55ae63
6946f8a8fe2d23d5
ebf45b5284eefd07
------------------------




------------------------
Received Packet
------------------------
5e30e9f44154183e
938929e322fae4f3
7ffddfd91ae269ae
430d398e9da3fe98
689852acb5f82d0f
503c9272f7c88523
e19f97ff673a2004
9ed3ec30466babbb
009ee46c51877a1b
85b4383d4bef2929
ipg:          40
Transmit packet with length:          86
3d76ca788e1cbee7
------------------------


ipg:          31


------------------------
Received Packet
------------------------
b92fc25c1a23d760
1e9976ec31f22974
0cbd6e92fc5c88e0
aae8be26c12298c0
f30317d04d38bbb3
8b8dce0a63319de8
cd6aa797dedde121
d58d6cccf7be5138
8ad73c5d2772176d
299ad775401ec665
35841b023b1f3570
------------------------


----------------------------------------------------------------------------
---------------------IS BUG DETECTED ? --------------------------------------
NO: Packet length transmitted matched packet length received.
---------------------------NO-----------------------------------------------
----------------------------------------------------------------------------
----------------------------------------------------------------------------
---------------------IS BUG DETECTED ? --------------------------------------
NO: Packet length transmitted matched packet length received.
---------------------------NO-----------------------------------------------
----------------------------------------------------------------------------
----------------------------------------------------------------------------
---------------------IS BUG DETECTED ? --------------------------------------
NO: Packet length transmitted matched packet length received.
---------------------------NO-----------------------------------------------
----------------------------------------------------------------------------
----------------------------------------------------------------------------
---------------------IS BUG DETECTED ? --------------------------------------
NO: Packet length transmitted matched packet length received.
---------------------------NO-----------------------------------------------
----------------------------------------------------------------------------
----------------------------------------------
SCOREBOARD RESULT
----------------------------------------------
Number of packets transmitted: 4
Number of packets received   : 4
Number of packets checked    : 4
All packets recieved sucessfully.
----------------------------------------------

$finish called from file "../testbench/verilog/env.sv", line 50.

TESTCASE: ----------------- LOOPBACK -----------------------

TESTCASE: ----------------- End Of Simulation -----------------
TESTCASE: Number of mismatched packets :  0
TESTCASE: ---------------------- NO BUG: TESTPASS -----------------------

$finish at simulation time             13344000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 13344000 ps
CPU Time:      0.380 seconds;       Data structure size:   0.1Mb
Thu Sep  8 23:20:40 2022
CPU time: .785 seconds to compile + .375 seconds to elab + .201 seconds to link + .413 seconds in simulation
