<stg><name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8</name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %outpix = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %outpix

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc87:0 %outpix_1 = load i7 %outpix

]]></Node>
<StgValue><ssdm name="outpix_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc87:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc87:2 %icmp_ln174 = icmp_eq  i7 %outpix_1, i7 104

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc87:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc87:4 %add_ln174 = add i7 %outpix_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:5 %br_ln174 = br i1 %icmp_ln174, void %for.inc87.split, void %for.inc93.exitStub

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc87.split:0 %outpix_cast = zext i7 %outpix_1

]]></Node>
<StgValue><ssdm name="outpix_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:2 %buf_V_addr = getelementptr i3 %buf_V, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:4 %store_ln181 = store i3 0, i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:5 %buf_V_1_addr = getelementptr i3 %buf_V_1, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:7 %store_ln181 = store i3 0, i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:8 %buf_V_2_addr = getelementptr i3 %buf_V_2, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:10 %store_ln181 = store i3 0, i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:11 %buf_V_3_addr = getelementptr i3 %buf_V_3, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:13 %store_ln181 = store i3 0, i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:14 %buf_V_4_addr = getelementptr i3 %buf_V_4, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:16 %store_ln181 = store i3 0, i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:17 %buf_V_5_addr = getelementptr i3 %buf_V_5, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:19 %store_ln181 = store i3 0, i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:20 %buf_V_6_addr = getelementptr i3 %buf_V_6, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:22 %store_ln181 = store i3 0, i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:23 %buf_V_7_addr = getelementptr i3 %buf_V_7, i64 0, i64 %outpix_cast

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="3" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc87.split:26 %store_ln181 = store i3 0, i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.split:28 %store_ln174 = store i7 %add_ln174, i7 %outpix

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc87.split:1 %specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln174"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:3 %buf_V_load = load i7 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:6 %buf_V_1_load = load i7 %buf_V_1_addr

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:9 %buf_V_2_load = load i7 %buf_V_2_addr

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:12 %buf_V_3_load = load i7 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:15 %buf_V_4_load = load i7 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:18 %buf_V_5_load = load i7 %buf_V_5_addr

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:21 %buf_V_6_load = load i7 %buf_V_6_addr

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="7">
<![CDATA[
for.inc87.split:24 %buf_V_7_load = load i7 %buf_V_7_addr

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3">
<![CDATA[
for.inc87.split:25 %p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i3.i3.i3.i3.i3.i3.i3.i3, i3 %buf_V_7_load, i3 %buf_V_6_load, i3 %buf_V_5_load, i3 %buf_V_4_load, i3 %buf_V_3_load, i3 %buf_V_2_load, i3 %buf_V_1_load, i3 %buf_V_load

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc87.split:27 %write_ln183 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_V, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln183"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.split:29 %br_ln174 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.inc93.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="buf_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="buf_V_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="buf_V_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="buf_V_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="buf_V_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="buf_V_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="buf_V_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="buf_V_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_V_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="out_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="73" from="StgValue_72" to="outpix" fromId="72" toId="5">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="6">
</dataflow>
<dataflow id="76" from="out_V" to="specinterface_ln0" fromId="71" toId="6">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="77" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="82" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="90" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="94" from="empty_1" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="6">
</dataflow>
<dataflow id="98" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln0" fromId="99" toId="7">
</dataflow>
<dataflow id="101" from="outpix" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="102" from="outpix" to="outpix_1" fromId="5" toId="9">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="103" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_72" to="specpipeline_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="110" from="p_str" to="specpipeline_ln0" fromId="109" toId="10">
</dataflow>
<dataflow id="111" from="outpix_1" to="icmp_ln174" fromId="9" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="icmp_ln174" fromId="112" toId="11">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="114" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty" fromId="116" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_116" to="empty" fromId="116" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_116" to="empty" fromId="116" toId="12">
</dataflow>
<dataflow id="120" from="outpix_1" to="add_ln174" fromId="9" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_121" to="add_ln174" fromId="121" toId="13">
</dataflow>
<dataflow id="123" from="icmp_ln174" to="br_ln174" fromId="11" toId="14">
</dataflow>
<dataflow id="124" from="outpix_1" to="outpix_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="125" from="buf_V" to="buf_V_addr" fromId="63" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_126" to="buf_V_addr" fromId="126" toId="16">
</dataflow>
<dataflow id="128" from="outpix_cast" to="buf_V_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="129" from="buf_V_addr" to="buf_V_load" fromId="16" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln181" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="buf_V_addr" to="store_ln181" fromId="16" toId="18">
</dataflow>
<dataflow id="133" from="buf_V_1" to="buf_V_1_addr" fromId="64" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_126" to="buf_V_1_addr" fromId="126" toId="19">
</dataflow>
<dataflow id="135" from="outpix_cast" to="buf_V_1_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="136" from="buf_V_1_addr" to="buf_V_1_load" fromId="19" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_130" to="store_ln181" fromId="130" toId="21">
</dataflow>
<dataflow id="138" from="buf_V_1_addr" to="store_ln181" fromId="19" toId="21">
</dataflow>
<dataflow id="139" from="buf_V_2" to="buf_V_2_addr" fromId="65" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_126" to="buf_V_2_addr" fromId="126" toId="22">
</dataflow>
<dataflow id="141" from="outpix_cast" to="buf_V_2_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="142" from="buf_V_2_addr" to="buf_V_2_load" fromId="22" toId="23">
</dataflow>
<dataflow id="143" from="StgValue_130" to="store_ln181" fromId="130" toId="24">
</dataflow>
<dataflow id="144" from="buf_V_2_addr" to="store_ln181" fromId="22" toId="24">
</dataflow>
<dataflow id="145" from="buf_V_3" to="buf_V_3_addr" fromId="66" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_126" to="buf_V_3_addr" fromId="126" toId="25">
</dataflow>
<dataflow id="147" from="outpix_cast" to="buf_V_3_addr" fromId="15" toId="25">
</dataflow>
<dataflow id="148" from="buf_V_3_addr" to="buf_V_3_load" fromId="25" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_130" to="store_ln181" fromId="130" toId="27">
</dataflow>
<dataflow id="150" from="buf_V_3_addr" to="store_ln181" fromId="25" toId="27">
</dataflow>
<dataflow id="151" from="buf_V_4" to="buf_V_4_addr" fromId="67" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_126" to="buf_V_4_addr" fromId="126" toId="28">
</dataflow>
<dataflow id="153" from="outpix_cast" to="buf_V_4_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="154" from="buf_V_4_addr" to="buf_V_4_load" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_130" to="store_ln181" fromId="130" toId="30">
</dataflow>
<dataflow id="156" from="buf_V_4_addr" to="store_ln181" fromId="28" toId="30">
</dataflow>
<dataflow id="157" from="buf_V_5" to="buf_V_5_addr" fromId="68" toId="31">
</dataflow>
<dataflow id="158" from="StgValue_126" to="buf_V_5_addr" fromId="126" toId="31">
</dataflow>
<dataflow id="159" from="outpix_cast" to="buf_V_5_addr" fromId="15" toId="31">
</dataflow>
<dataflow id="160" from="buf_V_5_addr" to="buf_V_5_load" fromId="31" toId="32">
</dataflow>
<dataflow id="161" from="StgValue_130" to="store_ln181" fromId="130" toId="33">
</dataflow>
<dataflow id="162" from="buf_V_5_addr" to="store_ln181" fromId="31" toId="33">
</dataflow>
<dataflow id="163" from="buf_V_6" to="buf_V_6_addr" fromId="69" toId="34">
</dataflow>
<dataflow id="164" from="StgValue_126" to="buf_V_6_addr" fromId="126" toId="34">
</dataflow>
<dataflow id="165" from="outpix_cast" to="buf_V_6_addr" fromId="15" toId="34">
</dataflow>
<dataflow id="166" from="buf_V_6_addr" to="buf_V_6_load" fromId="34" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_130" to="store_ln181" fromId="130" toId="36">
</dataflow>
<dataflow id="168" from="buf_V_6_addr" to="store_ln181" fromId="34" toId="36">
</dataflow>
<dataflow id="169" from="buf_V_7" to="buf_V_7_addr" fromId="70" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_126" to="buf_V_7_addr" fromId="126" toId="37">
</dataflow>
<dataflow id="171" from="outpix_cast" to="buf_V_7_addr" fromId="15" toId="37">
</dataflow>
<dataflow id="172" from="buf_V_7_addr" to="buf_V_7_load" fromId="37" toId="38">
</dataflow>
<dataflow id="173" from="StgValue_130" to="store_ln181" fromId="130" toId="39">
</dataflow>
<dataflow id="174" from="buf_V_7_addr" to="store_ln181" fromId="37" toId="39">
</dataflow>
<dataflow id="175" from="add_ln174" to="store_ln174" fromId="13" toId="40">
</dataflow>
<dataflow id="176" from="outpix" to="store_ln174" fromId="5" toId="40">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopName" to="specloopname_ln174" fromId="177" toId="41">
</dataflow>
<dataflow id="180" from="empty_6" to="specloopname_ln174" fromId="179" toId="41">
</dataflow>
<dataflow id="181" from="buf_V_addr" to="buf_V_load" fromId="16" toId="42">
</dataflow>
<dataflow id="182" from="buf_V_1_addr" to="buf_V_1_load" fromId="19" toId="43">
</dataflow>
<dataflow id="183" from="buf_V_2_addr" to="buf_V_2_load" fromId="22" toId="44">
</dataflow>
<dataflow id="184" from="buf_V_3_addr" to="buf_V_3_load" fromId="25" toId="45">
</dataflow>
<dataflow id="185" from="buf_V_4_addr" to="buf_V_4_load" fromId="28" toId="46">
</dataflow>
<dataflow id="186" from="buf_V_5_addr" to="buf_V_5_load" fromId="31" toId="47">
</dataflow>
<dataflow id="187" from="buf_V_6_addr" to="buf_V_6_load" fromId="34" toId="48">
</dataflow>
<dataflow id="188" from="buf_V_7_addr" to="buf_V_7_load" fromId="37" toId="49">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i24.i3.i3.i3.i3.i3.i3.i3.i3" to="p_Result_s" fromId="189" toId="50">
</dataflow>
<dataflow id="191" from="buf_V_7_load" to="p_Result_s" fromId="49" toId="50">
</dataflow>
<dataflow id="192" from="buf_V_6_load" to="p_Result_s" fromId="48" toId="50">
</dataflow>
<dataflow id="193" from="buf_V_5_load" to="p_Result_s" fromId="47" toId="50">
</dataflow>
<dataflow id="194" from="buf_V_4_load" to="p_Result_s" fromId="46" toId="50">
</dataflow>
<dataflow id="195" from="buf_V_3_load" to="p_Result_s" fromId="45" toId="50">
</dataflow>
<dataflow id="196" from="buf_V_2_load" to="p_Result_s" fromId="44" toId="50">
</dataflow>
<dataflow id="197" from="buf_V_1_load" to="p_Result_s" fromId="43" toId="50">
</dataflow>
<dataflow id="198" from="buf_V_load" to="p_Result_s" fromId="42" toId="50">
</dataflow>
<dataflow id="200" from="_ssdm_op_Write.axis.volatile.i24P128A" to="write_ln183" fromId="199" toId="51">
</dataflow>
<dataflow id="201" from="out_V" to="write_ln183" fromId="71" toId="51">
</dataflow>
<dataflow id="202" from="p_Result_s" to="write_ln183" fromId="50" toId="51">
</dataflow>
<dataflow id="203" from="icmp_ln174" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="204" from="icmp_ln174" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
