<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_MUL_INV_LOOP21'" level="0">
<item name = "Date">Thu Feb 27 10:54:25 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 5.655 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4113, 4113, 32.904 us, 32.904 us, 4113, 4113, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_MUL_MOD_fu_128">MUL_MOD, 12, 12, 96.000 ns, 96.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MUL_INV_LOOP">4111, 4111, 17, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 479, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_4_2_32_1_1_U99">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln248_fu_151_p2">+, 0, 0, 14, 13, 1</column>
<column name="icmp_ln248_fu_145_p2">icmp, 0, 0, 17, 13, 14</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_19">9, 2, 13, 26</column>
<column name="j_fu_50">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="DataRAM_10_addr_reg_217">12, 0, 12, 0</column>
<column name="DataRAM_1_addr_reg_199">12, 0, 12, 0</column>
<column name="DataRAM_4_addr_reg_205">12, 0, 12, 0</column>
<column name="DataRAM_7_addr_reg_211">12, 0, 12, 0</column>
<column name="MulInvInput_reg_223">32, 0, 32, 0</column>
<column name="MulInvRes_reg_228">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="icmp_ln248_reg_195">1, 0, 1, 0</column>
<column name="j_fu_50">13, 0, 13, 0</column>
<column name="DataRAM_10_addr_reg_217">64, 32, 12, 0</column>
<column name="DataRAM_1_addr_reg_199">64, 32, 12, 0</column>
<column name="DataRAM_4_addr_reg_205">64, 32, 12, 0</column>
<column name="DataRAM_7_addr_reg_211">64, 32, 12, 0</column>
<column name="icmp_ln248_reg_195">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="grp_MUL_MOD_fu_1706_p_din1">out, 32, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="grp_MUL_MOD_fu_1706_p_din2">out, 32, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="grp_MUL_MOD_fu_1706_p_din3">out, 2, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="grp_MUL_MOD_fu_1706_p_dout0">in, 32, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="grp_MUL_MOD_fu_1706_p_ce">out, 1, ap_ctrl_hs, Crypto_Pipeline_MUL_INV_LOOP21, return value</column>
<column name="DataRAM_10_address0">out, 12, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_we0">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_d0">out, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_address1">out, 12, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_ce1">out, 1, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_10_q1">in, 32, ap_memory, DataRAM_10, array</column>
<column name="DataRAM_7_address0">out, 12, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_we0">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_d0">out, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_address1">out, 12, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_ce1">out, 1, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_7_q1">in, 32, ap_memory, DataRAM_7, array</column>
<column name="DataRAM_4_address0">out, 12, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_we0">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_d0">out, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_address1">out, 12, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_ce1">out, 1, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_4_q1">in, 32, ap_memory, DataRAM_4, array</column>
<column name="DataRAM_1_address0">out, 12, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_we0">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_d0">out, 32, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_address1">out, 12, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_ce1">out, 1, ap_memory, DataRAM_1, array</column>
<column name="DataRAM_1_q1">in, 32, ap_memory, DataRAM_1, array</column>
<column name="RAMSel_cast">in, 2, ap_none, RAMSel_cast, scalar</column>
</table>
</item>
</section>
</profile>
