

================================================================
== Vitis HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Thu May 19 19:38:58 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FOC_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.160 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       15|       15| 0.150 us | 0.150 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%base_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %base_r" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:306]   --->   Operation 17 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %base_read" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311]   --->   Operation 18 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 19 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Repl2_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32"   --->   Operation 20 'partselect' 'p_Repl2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i32 %p_Val2_s"   --->   Operation 21 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i8 %p_Repl2_3" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 22 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%b_exp = add i9 %zext_ln340, i9" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340]   --->   Operation 23 'add' 'b_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.88ns)   --->   "%icmp_ln369 = icmp_eq  i9 %b_exp, i9" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 24 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln828 = icmp_eq  i23 %p_Repl2_s, i23"   --->   Operation 25 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.28ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln828" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 26 'and' 'x_is_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln964 = xor i1 %p_Result_15, i1"   --->   Operation 27 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln964" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:370]   --->   Operation 28 'and' 'x_is_p1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%icmp_ln376 = icmp_eq  i8 %p_Repl2_3, i8" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:376]   --->   Operation 29 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.05ns)   --->   "%icmp_ln18 = icmp_ne  i23 %p_Repl2_s, i23" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 30 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.28ns)   --->   "%x_is_NaN = and i1 %icmp_ln376, i1 %icmp_ln18" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 31 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%x_is_0 = icmp_eq  i8 %p_Repl2_3, i8"   --->   Operation 32 'icmp' 'x_is_0' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln407_2)   --->   "%x_is_inf = and i1 %icmp_ln376, i1 %icmp_ln828" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 33 'and' 'x_is_inf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 34 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln407_2 = or i1 %or_ln407_1, i1 %x_is_inf" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 35 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 36 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %p_Val2_s, i32, i32"   --->   Operation 37 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%b_exp_1 = add i9 %zext_ln340, i9" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:515]   --->   Operation 38 'add' 'b_exp_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%b_exp_2 = select i1 %p_Result_s, i9 %b_exp_1, i9 %b_exp" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 39 'select' 'b_exp_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %index0_V"   --->   Operation 40 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i64, i64 %zext_ln492" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 41 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.67ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 42 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr = getelementptr i56 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V, i64, i64 %zext_ln492" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:533]   --->   Operation 43 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr"   --->   Operation 44 'load' 'log_sum_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_s, i1"   --->   Operation 45 'bitconcatenate' 'p_Result_16' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1, i23 %p_Repl2_s"   --->   Operation 46 'bitconcatenate' 'b_frac' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1287_1 = zext i24 %b_frac"   --->   Operation 47 'zext' 'zext_ln1287_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.32ns)   --->   "%select_ln513 = select i1 %p_Result_s, i25 %zext_ln1287_1, i25 %p_Result_16" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:513]   --->   Operation 48 'select' 'select_ln513' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (0.67ns)   --->   "%b_frac_tilde_inverse_V = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:531]   --->   Operation 49 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%log_sum_V = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr"   --->   Operation 50 'load' 'log_sum_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 51 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %zext_ln682, i25 %select_ln513"   --->   Operation 52 'mul' 'mul_ln682' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 53 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %zext_ln682, i25 %select_ln513"   --->   Operation 53 'mul' 'mul_ln682' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %zext_ln682, i25 %select_ln513"   --->   Operation 54 'mul' 'mul_ln682' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 55 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln682 = mul i25 %zext_ln682, i25 %select_ln513"   --->   Operation 55 'mul' 'mul_ln682' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%z1_V = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i25.i14, i25 %mul_ln682, i14"   --->   Operation 56 'bitconcatenate' 'z1_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i25.i32.i32, i25 %mul_ln682, i32, i32"   --->   Operation 57 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i25 %mul_ln682"   --->   Operation 58 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln682, i32"   --->   Operation 59 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sf = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13, i5, i25 %mul_ln682, i13"   --->   Operation 60 'bitconcatenate' 'sf' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14, i5, i25 %mul_ln682, i14"   --->   Operation 61 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i43 %sf"   --->   Operation 62 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.41ns)   --->   "%select_ln1287 = select i1 %tmp_39, i44 %tmp_13, i44 %zext_ln1287"   --->   Operation 63 'select' 'select_ln1287' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i21.i22, i21 %trunc_ln657, i22"   --->   Operation 64 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i43 %lhs_V_1"   --->   Operation 65 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_14 = add i44 %select_ln1287, i44 %zext_ln1146"   --->   Operation 66 'add' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i4 %a"   --->   Operation 67 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i39 %z1_V"   --->   Operation 68 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.45ns)   --->   "%r_V_7 = mul i43 %zext_ln1070, i43 %zext_ln1072_1"   --->   Operation 69 'mul' 'r_V_7' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1147 = zext i43 %r_V_7"   --->   Operation 70 'zext' 'zext_ln1147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%ret_V_3 = sub i44 %ret_V_14, i44 %zext_ln1147"   --->   Operation 71 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%z2_V = partselect i41 @_ssdm_op_PartSelect.i41.i44.i32.i32, i44 %ret_V_3, i32, i32"   --->   Operation 72 'partselect' 'z2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i44.i32.i32, i44 %ret_V_3, i32, i32"   --->   Operation 73 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i35 @_ssdm_op_PartSelect.i35.i44.i32.i32, i44 %ret_V_3, i32, i32"   --->   Operation 74 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.46>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln492_1 = zext i4 %a"   --->   Operation 75 'zext' 'zext_ln492_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr = getelementptr i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i64, i64 %zext_ln492_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 76 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (0.67ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 77 'load' 'logn_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%eZ_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i41, i8, i41 %z2_V"   --->   Operation 78 'bitconcatenate' 'eZ_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i35.i14, i35 %tmp_14, i14"   --->   Operation 79 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1146_1 = zext i49 %lhs_V_3"   --->   Operation 80 'zext' 'zext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i49 %eZ_V"   --->   Operation 81 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i50 %zext_ln657, i50 %zext_ln1146_1"   --->   Operation 82 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1070_1 = zext i6 %a_1"   --->   Operation 83 'zext' 'zext_ln1070_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1072_2 = zext i41 %z2_V"   --->   Operation 84 'zext' 'zext_ln1072_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.45ns)   --->   "%r_V = mul i47 %zext_ln1070_1, i47 %zext_ln1072_2"   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%rhs_V_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i47.i1, i47 %r_V, i1"   --->   Operation 86 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1147_1 = zext i48 %rhs_V_2"   --->   Operation 87 'zext' 'zext_ln1147_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_5 = sub i50 %ret_V_15, i50 %zext_ln1147_1"   --->   Operation 88 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%z3_V = partselect i44 @_ssdm_op_PartSelect.i44.i50.i32.i32, i50 %ret_V_5, i32, i32"   --->   Operation 89 'partselect' 'z3_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln492_2 = zext i6 %a_1"   --->   Operation 90 'zext' 'zext_ln492_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr = getelementptr i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i64, i64 %zext_ln492_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 91 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (1.23ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 92 'load' 'logn_V_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i50.i32.i32, i50 %ret_V_5, i32, i32"   --->   Operation 93 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i38 @_ssdm_op_PartSelect.i38.i50.i32.i32, i50 %ret_V_5, i32, i32"   --->   Operation 94 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln492_5 = zext i6 %a_2"   --->   Operation 95 'zext' 'zext_ln492_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr = getelementptr i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i64, i64 %zext_ln492_5" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:75]   --->   Operation 96 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (1.23ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 97 'load' 'logn_V_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 4.60>
ST_7 : Operation 98 [1/2] (0.67ns)   --->   "%logn_V = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr"   --->   Operation 98 'load' 'logn_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i52 %logn_V" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:163->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 99 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (1.23ns)   --->   "%logn_V_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr"   --->   Operation 100 'load' 'logn_V_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i49 %logn_V_1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:163->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 101 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i6 %a_2"   --->   Operation 102 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%eZ_V_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i13.i44, i13, i44 %z3_V"   --->   Operation 103 'bitconcatenate' 'eZ_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i38.i24, i38 %tmp_15, i24"   --->   Operation 104 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1146_2 = zext i62 %lhs_V_5"   --->   Operation 105 'zext' 'zext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i57 %eZ_V_1"   --->   Operation 106 'zext' 'zext_ln657_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_16 = add i63 %zext_ln657_1, i63 %zext_ln1146_2"   --->   Operation 107 'add' 'ret_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1072_3 = zext i44 %z3_V"   --->   Operation 108 'zext' 'zext_ln1072_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (3.78ns)   --->   "%r_V_3 = mul i50 %zext_ln662, i50 %zext_ln1072_3"   --->   Operation 109 'mul' 'r_V_3' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%rhs_V_4 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i50.i6, i50 %r_V_3, i6"   --->   Operation 110 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1147_2 = zext i56 %rhs_V_4"   --->   Operation 111 'zext' 'zext_ln1147_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V_7 = sub i63 %ret_V_16, i63 %zext_ln1147_2"   --->   Operation 112 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 113 [1/2] (1.23ns)   --->   "%logn_V_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr"   --->   Operation 113 'load' 'logn_V_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i44 %logn_V_2" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:163->r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:548]   --->   Operation 114 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln657 = add i56 %log_sum_V, i56 %zext_ln163"   --->   Operation 115 'add' 'add_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 116 [1/1] (1.09ns)   --->   "%add_ln657_1 = add i50 %zext_ln163_2, i50 %zext_ln163_1"   --->   Operation 116 'add' 'add_ln657_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i50 %add_ln657_1"   --->   Operation 117 'zext' 'zext_ln657_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i56 %add_ln657, i56 %zext_ln657_2"   --->   Operation 118 'add' 'log_sum_V_1' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %ret_V_7, i32, i32"   --->   Operation 119 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i23 @_ssdm_op_PartSelect.i23.i63.i32.i32, i63 %ret_V_7, i32, i32"   --->   Operation 120 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.73>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i9 %b_exp_2"   --->   Operation 121 'sext' 'sext_ln657' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (3.90ns)   --->   "%Elog2_V = mul i52 %sext_ln657, i52"   --->   Operation 122 'mul' 'Elog2_V' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1072_4 = zext i23 %tmp_17"   --->   Operation 123 'zext' 'zext_ln1072_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.83ns)   --->   "%r_V_8 = mul i46 %zext_ln1072_4, i46 %zext_ln1072_4"   --->   Operation 124 'mul' 'r_V_8' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%rhs_V_5 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %r_V_8, i32, i32"   --->   Operation 125 'partselect' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i39.i24, i39 %tmp_16, i24"   --->   Operation 126 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1147_3 = zext i63 %lhs_V"   --->   Operation 127 'zext' 'zext_ln1147_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1147_4 = zext i45 %rhs_V_5"   --->   Operation 128 'zext' 'zext_ln1147_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.08ns)   --->   "%ret_V = sub i64 %zext_ln1147_3, i64 %zext_ln1147_4"   --->   Operation 129 'sub' 'ret_V' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %ret_V, i32, i32"   --->   Operation 130 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %Elog2_V, i12"   --->   Operation 131 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1146 = sext i56 %log_sum_V_1"   --->   Operation 132 'sext' 'sext_ln1146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %sext_ln1146, i64 %lhs_V_7"   --->   Operation 133 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1146_1 = sext i40 %trunc_ln"   --->   Operation 134 'sext' 'sext_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V_9 = add i64 %sext_ln1146_1, i64 %ret_V_8"   --->   Operation 135 'add' 'ret_V_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %ret_V_9, i32, i32"   --->   Operation 136 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_9, i32"   --->   Operation 137 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1070 = sext i13 %m_fix_hi_V"   --->   Operation 138 'sext' 'sext_ln1070' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [3/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_9 = mul i25 %sext_ln1070, i25"   --->   Operation 139 'mul' 'r_V_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %ret_V_9, i32, i32"   --->   Operation 140 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 141 [2/3] (0.99ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_9 = mul i25 %sext_ln1070, i25"   --->   Operation 141 'mul' 'r_V_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node ret_V_17)   --->   "%r_V_9 = mul i25 %sext_ln1070, i25"   --->   Operation 142 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_V_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %p_Result_17, i15"   --->   Operation 143 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1146_2 = sext i16 %rhs_V_6"   --->   Operation 144 'sext' 'sext_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i25 %r_V_9, i25 %sext_ln1146_2"   --->   Operation 145 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.16>
ST_11 : Operation 146 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_17 = add i25 %r_V_9, i25 %sext_ln1146_2"   --->   Operation 146 'add' 'ret_V_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_cast = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %ret_V_17, i32, i32"   --->   Operation 147 'partselect' 'p_Result_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret_V_17, i32"   --->   Operation 148 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i25 %ret_V_17"   --->   Operation 149 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.07ns)   --->   "%icmp_ln805 = icmp_eq  i15 %trunc_ln805, i15"   --->   Operation 150 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.78ns)   --->   "%add_ln649 = add i10 %p_Result_cast, i10"   --->   Operation 151 'add' 'add_ln649' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V)   --->   "%select_ln804 = select i1 %icmp_ln805, i10 %p_Result_cast, i10 %add_ln649"   --->   Operation 152 'select' 'select_ln804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_exp_V = select i1 %p_Result_10, i10 %select_ln804, i10 %p_Result_cast"   --->   Operation 153 'select' 'r_exp_V' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1069 = sext i10 %r_exp_V"   --->   Operation 154 'sext' 'sext_ln1069' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (3.40ns)   --->   "%mul_ln1069 = mul i36 %sext_ln1069, i36"   --->   Operation 155 'mul' 'mul_ln1069' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln657_1 = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln1069, i32, i32"   --->   Operation 156 'partselect' 'trunc_ln657_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.96ns)   --->   "%m_diff = sub i27 %trunc_ln1, i27 %trunc_ln657_1"   --->   Operation 157 'sub' 'm_diff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %m_diff, i32, i32"   --->   Operation 158 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%m_diff_lo_V = trunc i27 %m_diff"   --->   Operation 159 'trunc' 'm_diff_lo_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%Z2_ind_V = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %m_diff, i32, i32"   --->   Operation 160 'partselect' 'Z2_ind_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln492_4 = zext i5 %Z2_ind_V"   --->   Operation 161 'zext' 'zext_ln492_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_4" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:188]   --->   Operation 162 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (0.67ns)   --->   "%f_Z2_V = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 163 'load' 'f_Z2_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 12 <SV = 11> <Delay = 1.55>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln492_3 = zext i9 %m_diff_hi_V"   --->   Operation 164 'zext' 'zext_ln492_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64, i64 %zext_ln492_3" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 165 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [2/2] (1.23ns)   --->   "%exp_Z1_V = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 166 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_12 : Operation 167 [1/2] (0.67ns)   --->   "%f_Z2_V = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 167 'load' 'f_Z2_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln657_3 = zext i18 %m_diff_lo_V"   --->   Operation 168 'zext' 'zext_ln657_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln657_4 = zext i8 %f_Z2_V"   --->   Operation 169 'zext' 'zext_ln657_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.87ns)   --->   "%ret_V_11 = add i19 %zext_ln657_4, i19 %zext_ln657_3"   --->   Operation 170 'add' 'ret_V_11' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %ret_V_11, i32, i32"   --->   Operation 171 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.77>
ST_13 : Operation 172 [1/2] (1.23ns)   --->   "%exp_Z1_V = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 172 'load' 'exp_Z1_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1_V, i32, i32"   --->   Operation 173 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1070_2 = zext i18 %exp_Z1_hi_V"   --->   Operation 174 'zext' 'zext_ln1070_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i18 %exp_Z1P_m_1_V"   --->   Operation 175 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1070_2, i36 %zext_ln1072"   --->   Operation 176 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.53>
ST_14 : Operation 177 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1070_2, i36 %zext_ln1072"   --->   Operation 177 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.53>
ST_15 : Operation 178 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1070_2, i36 %zext_ln1072"   --->   Operation 178 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.09>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 180 'or' 'or_ln407' <Predicate = (or_ln407_1 & or_ln407_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407 = select i1 %x_is_p1, i32, i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 181 'select' 'select_ln407' <Predicate = (or_ln407_1 & or_ln407_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_1 = select i1 %or_ln407, i32 %select_ln407, i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 182 'select' 'select_ln407_1' <Predicate = (or_ln407_1 & or_ln407_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i32 %select_ln407_1, i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 183 'select' 'select_ln407_2' <Predicate = (or_ln407_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 184 [1/1] (0.28ns)   --->   "%or_ln407_3 = or i1 %or_ln407_2, i1 %x_is_0" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 184 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i32 %select_ln407_2, i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 185 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.96ns)   --->   "%ret_V_12 = add i27 %exp_Z1_V, i27"   --->   Operation 186 'add' 'ret_V_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1070_2, i36 %zext_ln1072"   --->   Operation 187 'mul' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %ret_V_12, i17"   --->   Operation 188 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1146_3 = zext i36 %r_V_10"   --->   Operation 189 'zext' 'zext_ln1146_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1146_4 = zext i36 %r_V_10"   --->   Operation 190 'zext' 'zext_ln1146_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i27 %ret_V_12"   --->   Operation 191 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i26.i17, i26 %trunc_ln1146, i17"   --->   Operation 192 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1146_5 = zext i36 %r_V_10"   --->   Operation 193 'zext' 'zext_ln1146_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln1146_2 = trunc i27 %ret_V_12"   --->   Operation 194 'trunc' 'trunc_ln1146_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1146_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %trunc_ln1146_2, i17"   --->   Operation 195 'bitconcatenate' 'trunc_ln1146_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (1.06ns)   --->   "%ret_V_13 = add i44 %zext_ln1146_3, i44 %lhs_V_11"   --->   Operation 196 'add' 'ret_V_13' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (1.04ns)   --->   "%add_ln1146_1 = add i42 %trunc_ln1146_1, i42 %zext_ln1146_5"   --->   Operation 197 'add' 'add_ln1146_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 198 [1/1] (1.05ns)   --->   "%add_ln1146_2 = add i43 %trunc_ln2, i43 %zext_ln1146_4"   --->   Operation 198 'add' 'add_ln1146_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %ret_V_13, i32"   --->   Operation 199 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.78ns)   --->   "%r_exp_V_1 = add i10 %r_exp_V, i10"   --->   Operation 200 'add' 'r_exp_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.40ns)   --->   "%r_exp_V_2 = select i1 %tmp_42, i10 %r_exp_V, i10 %r_exp_V_1"   --->   Operation 201 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_V_2, i32, i32"   --->   Operation 202 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.58ns)   --->   "%icmp_ln844 = icmp_sgt  i3 %tmp_43, i3"   --->   Operation 203 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_9, i32"   --->   Operation 204 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_44, i32, i32" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 205 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.91ns)   --->   "%icmp_ln848 = icmp_slt  i10 %r_exp_V_2, i10"   --->   Operation 206 'icmp' 'icmp_ln848' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i43.i32.i32, i43 %add_ln1146_2, i32, i32"   --->   Operation 207 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_s = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln1146_1, i32, i32"   --->   Operation 208 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_V = select i1 %tmp_42, i23 %tmp, i23 %tmp_s"   --->   Operation 209 'select' 'tmp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i10 %r_exp_V_2"   --->   Operation 210 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.76ns)   --->   "%out_exp = add i8 %trunc_ln170, i8"   --->   Operation 211 'add' 'out_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1, i8 %out_exp, i23 %tmp_V"   --->   Operation 212 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln350 = bitcast i32 %p_Result_14" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:350]   --->   Operation 213 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%xor_ln407 = xor i1 %or_ln407_3, i1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 214 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %icmp_ln844, i1 %xor_ln407" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 215 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i32 %select_ln658, i32 %bitcast_ln350" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 216 'select' 'select_ln657' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%select_ln407_4 = select i1 %or_ln407_3, i32 %select_ln407_3, i32 %select_ln657" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 217 'select' 'select_ln407_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%or_ln657 = or i1 %or_ln407_3, i1 %icmp_ln844" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 218 'or' 'or_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%xor_ln657 = xor i1 %or_ln657, i1" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 219 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln848)   --->   "%and_ln848 = and i1 %icmp_ln848, i1 %xor_ln657"   --->   Operation 220 'and' 'and_ln848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln848 = select i1 %and_ln848, i32, i32 %select_ln407_4"   --->   Operation 221 'select' 'select_ln848' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i32 %select_ln848" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 222 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                                                       (read          ) [ 00000000000000000]
p_Val2_s                                                                                                        (bitcast       ) [ 00000000000000000]
p_Result_15                                                                                                     (bitselect     ) [ 00000000000000000]
p_Repl2_3                                                                                                       (partselect    ) [ 00000000000000000]
p_Repl2_s                                                                                                       (trunc         ) [ 01100000000000000]
zext_ln340                                                                                                      (zext          ) [ 00000000000000000]
b_exp                                                                                                           (add           ) [ 00000000000000000]
icmp_ln369                                                                                                      (icmp          ) [ 00000000000000000]
icmp_ln828                                                                                                      (icmp          ) [ 00000000000000000]
x_is_1                                                                                                          (and           ) [ 00000000000000000]
xor_ln964                                                                                                       (xor           ) [ 00000000000000000]
x_is_p1                                                                                                         (and           ) [ 01111111111111111]
icmp_ln376                                                                                                      (icmp          ) [ 00000000000000000]
icmp_ln18                                                                                                       (icmp          ) [ 00000000000000000]
x_is_NaN                                                                                                        (and           ) [ 01111111111111111]
x_is_0                                                                                                          (icmp          ) [ 01111111111111111]
x_is_inf                                                                                                        (and           ) [ 00000000000000000]
or_ln407_1                                                                                                      (or            ) [ 01111111111111111]
or_ln407_2                                                                                                      (or            ) [ 01111111111111111]
p_Result_s                                                                                                      (bitselect     ) [ 01100000000000000]
index0_V                                                                                                        (partselect    ) [ 00000000000000000]
b_exp_1                                                                                                         (add           ) [ 00000000000000000]
b_exp_2                                                                                                         (select        ) [ 01111111100000000]
zext_ln492                                                                                                      (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr                                    (getelementptr ) [ 01100000000000000]
pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr (getelementptr ) [ 01100000000000000]
p_Result_16                                                                                                     (bitconcatenate) [ 00000000000000000]
b_frac                                                                                                          (bitconcatenate) [ 00000000000000000]
zext_ln1287_1                                                                                                   (zext          ) [ 00000000000000000]
select_ln513                                                                                                    (select        ) [ 01011100000000000]
b_frac_tilde_inverse_V                                                                                          (load          ) [ 00000000000000000]
log_sum_V                                                                                                       (load          ) [ 01011111000000000]
zext_ln682                                                                                                      (zext          ) [ 01011100000000000]
mul_ln682                                                                                                       (mul           ) [ 00000000000000000]
z1_V                                                                                                            (bitconcatenate) [ 00000000000000000]
a                                                                                                               (partselect    ) [ 01000010000000000]
trunc_ln657                                                                                                     (trunc         ) [ 00000000000000000]
tmp_39                                                                                                          (bitselect     ) [ 00000000000000000]
sf                                                                                                              (bitconcatenate) [ 00000000000000000]
tmp_13                                                                                                          (bitconcatenate) [ 00000000000000000]
zext_ln1287                                                                                                     (zext          ) [ 00000000000000000]
select_ln1287                                                                                                   (select        ) [ 00000000000000000]
lhs_V_1                                                                                                         (bitconcatenate) [ 00000000000000000]
zext_ln1146                                                                                                     (zext          ) [ 00000000000000000]
ret_V_14                                                                                                        (add           ) [ 00000000000000000]
zext_ln1070                                                                                                     (zext          ) [ 00000000000000000]
zext_ln1072_1                                                                                                   (zext          ) [ 00000000000000000]
r_V_7                                                                                                           (mul           ) [ 00000000000000000]
zext_ln1147                                                                                                     (zext          ) [ 00000000000000000]
ret_V_3                                                                                                         (sub           ) [ 00000000000000000]
z2_V                                                                                                            (partselect    ) [ 01000010000000000]
a_1                                                                                                             (partselect    ) [ 01000010000000000]
tmp_14                                                                                                          (partselect    ) [ 01000010000000000]
zext_ln492_1                                                                                                    (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr        (getelementptr ) [ 01000001000000000]
eZ_V                                                                                                            (bitconcatenate) [ 00000000000000000]
lhs_V_3                                                                                                         (bitconcatenate) [ 00000000000000000]
zext_ln1146_1                                                                                                   (zext          ) [ 00000000000000000]
zext_ln657                                                                                                      (zext          ) [ 00000000000000000]
ret_V_15                                                                                                        (add           ) [ 00000000000000000]
zext_ln1070_1                                                                                                   (zext          ) [ 00000000000000000]
zext_ln1072_2                                                                                                   (zext          ) [ 00000000000000000]
r_V                                                                                                             (mul           ) [ 00000000000000000]
rhs_V_2                                                                                                         (bitconcatenate) [ 00000000000000000]
zext_ln1147_1                                                                                                   (zext          ) [ 00000000000000000]
ret_V_5                                                                                                         (sub           ) [ 00000000000000000]
z3_V                                                                                                            (partselect    ) [ 01000001000000000]
zext_ln492_2                                                                                                    (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr        (getelementptr ) [ 01000001000000000]
a_2                                                                                                             (partselect    ) [ 01000001000000000]
tmp_15                                                                                                          (partselect    ) [ 01000001000000000]
zext_ln492_5                                                                                                    (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr       (getelementptr ) [ 01000001000000000]
logn_V                                                                                                          (load          ) [ 00000000000000000]
zext_ln163                                                                                                      (zext          ) [ 00000000000000000]
logn_V_1                                                                                                        (load          ) [ 00000000000000000]
zext_ln163_1                                                                                                    (zext          ) [ 00000000000000000]
zext_ln662                                                                                                      (zext          ) [ 00000000000000000]
eZ_V_1                                                                                                          (bitconcatenate) [ 00000000000000000]
lhs_V_5                                                                                                         (bitconcatenate) [ 00000000000000000]
zext_ln1146_2                                                                                                   (zext          ) [ 00000000000000000]
zext_ln657_1                                                                                                    (zext          ) [ 00000000000000000]
ret_V_16                                                                                                        (add           ) [ 00000000000000000]
zext_ln1072_3                                                                                                   (zext          ) [ 00000000000000000]
r_V_3                                                                                                           (mul           ) [ 00000000000000000]
rhs_V_4                                                                                                         (bitconcatenate) [ 00000000000000000]
zext_ln1147_2                                                                                                   (zext          ) [ 00000000000000000]
ret_V_7                                                                                                         (sub           ) [ 00000000000000000]
logn_V_2                                                                                                        (load          ) [ 00000000000000000]
zext_ln163_2                                                                                                    (zext          ) [ 00000000000000000]
add_ln657                                                                                                       (add           ) [ 00000000000000000]
add_ln657_1                                                                                                     (add           ) [ 00000000000000000]
zext_ln657_2                                                                                                    (zext          ) [ 00000000000000000]
log_sum_V_1                                                                                                     (add           ) [ 01000000100000000]
tmp_16                                                                                                          (partselect    ) [ 01000000100000000]
tmp_17                                                                                                          (partselect    ) [ 01000000100000000]
sext_ln657                                                                                                      (sext          ) [ 00000000000000000]
Elog2_V                                                                                                         (mul           ) [ 00000000000000000]
zext_ln1072_4                                                                                                   (zext          ) [ 00000000000000000]
r_V_8                                                                                                           (mul           ) [ 00000000000000000]
rhs_V_5                                                                                                         (partselect    ) [ 00000000000000000]
lhs_V                                                                                                           (bitconcatenate) [ 00000000000000000]
zext_ln1147_3                                                                                                   (zext          ) [ 00000000000000000]
zext_ln1147_4                                                                                                   (zext          ) [ 00000000000000000]
ret_V                                                                                                           (sub           ) [ 00000000000000000]
trunc_ln                                                                                                        (partselect    ) [ 00000000000000000]
lhs_V_7                                                                                                         (bitconcatenate) [ 00000000000000000]
sext_ln1146                                                                                                     (sext          ) [ 00000000000000000]
ret_V_8                                                                                                         (add           ) [ 00000000000000000]
sext_ln1146_1                                                                                                   (sext          ) [ 00000000000000000]
ret_V_9                                                                                                         (add           ) [ 01000000011111111]
m_fix_hi_V                                                                                                      (partselect    ) [ 00000000000000000]
p_Result_17                                                                                                     (bitselect     ) [ 01000000011000000]
sext_ln1070                                                                                                     (sext          ) [ 01000000011000000]
trunc_ln1                                                                                                       (partselect    ) [ 01000000011100000]
r_V_9                                                                                                           (mul           ) [ 01000000000100000]
rhs_V_6                                                                                                         (bitconcatenate) [ 00000000000000000]
sext_ln1146_2                                                                                                   (sext          ) [ 01000000000100000]
ret_V_17                                                                                                        (add           ) [ 00000000000000000]
p_Result_cast                                                                                                   (partselect    ) [ 00000000000000000]
p_Result_10                                                                                                     (bitselect     ) [ 00000000000000000]
trunc_ln805                                                                                                     (trunc         ) [ 00000000000000000]
icmp_ln805                                                                                                      (icmp          ) [ 00000000000000000]
add_ln649                                                                                                       (add           ) [ 00000000000000000]
select_ln804                                                                                                    (select        ) [ 00000000000000000]
r_exp_V                                                                                                         (select        ) [ 01000000000011111]
sext_ln1069                                                                                                     (sext          ) [ 00000000000000000]
mul_ln1069                                                                                                      (mul           ) [ 00000000000000000]
trunc_ln657_1                                                                                                   (partselect    ) [ 00000000000000000]
m_diff                                                                                                          (sub           ) [ 00000000000000000]
m_diff_hi_V                                                                                                     (partselect    ) [ 01000000000010000]
m_diff_lo_V                                                                                                     (trunc         ) [ 01000000000010000]
Z2_ind_V                                                                                                        (partselect    ) [ 00000000000000000]
zext_ln492_4                                                                                                    (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr                 (getelementptr ) [ 01000000000010000]
zext_ln492_3                                                                                                    (zext          ) [ 00000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr               (getelementptr ) [ 01000000000001000]
f_Z2_V                                                                                                          (load          ) [ 00000000000000000]
zext_ln657_3                                                                                                    (zext          ) [ 00000000000000000]
zext_ln657_4                                                                                                    (zext          ) [ 00000000000000000]
ret_V_11                                                                                                        (add           ) [ 00000000000000000]
exp_Z1P_m_1_V                                                                                                   (partselect    ) [ 01000000000001000]
exp_Z1_V                                                                                                        (load          ) [ 01000000000000111]
exp_Z1_hi_V                                                                                                     (partselect    ) [ 00000000000000000]
zext_ln1070_2                                                                                                   (zext          ) [ 01000000000000111]
zext_ln1072                                                                                                     (zext          ) [ 01000000000000111]
specpipeline_ln0                                                                                                (specpipeline  ) [ 00000000000000000]
or_ln407                                                                                                        (or            ) [ 00000000000000000]
select_ln407                                                                                                    (select        ) [ 00000000000000000]
select_ln407_1                                                                                                  (select        ) [ 00000000000000000]
select_ln407_2                                                                                                  (select        ) [ 00000000000000000]
or_ln407_3                                                                                                      (or            ) [ 00000000000000000]
select_ln407_3                                                                                                  (select        ) [ 00000000000000000]
ret_V_12                                                                                                        (add           ) [ 00000000000000000]
r_V_10                                                                                                          (mul           ) [ 00000000000000000]
lhs_V_11                                                                                                        (bitconcatenate) [ 00000000000000000]
zext_ln1146_3                                                                                                   (zext          ) [ 00000000000000000]
zext_ln1146_4                                                                                                   (zext          ) [ 00000000000000000]
trunc_ln1146                                                                                                    (trunc         ) [ 00000000000000000]
trunc_ln2                                                                                                       (bitconcatenate) [ 00000000000000000]
zext_ln1146_5                                                                                                   (zext          ) [ 00000000000000000]
trunc_ln1146_2                                                                                                  (trunc         ) [ 00000000000000000]
trunc_ln1146_1                                                                                                  (bitconcatenate) [ 00000000000000000]
ret_V_13                                                                                                        (add           ) [ 00000000000000000]
add_ln1146_1                                                                                                    (add           ) [ 00000000000000000]
add_ln1146_2                                                                                                    (add           ) [ 00000000000000000]
tmp_42                                                                                                          (bitselect     ) [ 00000000000000000]
r_exp_V_1                                                                                                       (add           ) [ 00000000000000000]
r_exp_V_2                                                                                                       (select        ) [ 00000000000000000]
tmp_43                                                                                                          (partselect    ) [ 00000000000000000]
icmp_ln844                                                                                                      (icmp          ) [ 00000000000000000]
tmp_44                                                                                                          (bitselect     ) [ 00000000000000000]
select_ln658                                                                                                    (select        ) [ 00000000000000000]
icmp_ln848                                                                                                      (icmp          ) [ 00000000000000000]
tmp                                                                                                             (partselect    ) [ 00000000000000000]
tmp_s                                                                                                           (partselect    ) [ 00000000000000000]
tmp_V                                                                                                           (select        ) [ 00000000000000000]
trunc_ln170                                                                                                     (trunc         ) [ 00000000000000000]
out_exp                                                                                                         (add           ) [ 00000000000000000]
p_Result_14                                                                                                     (bitconcatenate) [ 00000000000000000]
bitcast_ln350                                                                                                   (bitcast       ) [ 00000000000000000]
xor_ln407                                                                                                       (xor           ) [ 00000000000000000]
and_ln657                                                                                                       (and           ) [ 00000000000000000]
select_ln657                                                                                                    (select        ) [ 00000000000000000]
select_ln407_4                                                                                                  (select        ) [ 00000000000000000]
or_ln657                                                                                                        (or            ) [ 00000000000000000]
xor_ln657                                                                                                       (xor           ) [ 00000000000000000]
and_ln848                                                                                                       (and           ) [ 00000000000000000]
select_ln848                                                                                                    (select        ) [ 00000000000000000]
ret_ln690                                                                                                       (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i5.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i41"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i13.i44"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i27.i17"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i26.i17"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="254" class="1004" name="base_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="56" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="56" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="52" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="49" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="44" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="27" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="9" slack="0"/>
<pin id="342" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr/12 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Val2_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Result_15_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Repl2_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_3/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Repl2_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln340_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="b_exp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln369_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln828_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="23" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="x_is_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln964_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln964/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="x_is_p1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln376_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln376/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln18_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="x_is_NaN_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="x_is_0_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="x_is_0/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="x_is_inf_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_inf/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="or_ln407_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="or_ln407_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="index0_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="0" index="3" bw="6" slack="0"/>
<pin id="472" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="b_exp_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="b_exp_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="0" index="2" bw="9" slack="0"/>
<pin id="487" dir="1" index="3" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln492_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_Result_16_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="25" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="23" slack="1"/>
<pin id="501" dir="0" index="3" bw="1" slack="0"/>
<pin id="502" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="b_frac_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="23" slack="1"/>
<pin id="510" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln1287_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="24" slack="0"/>
<pin id="515" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln513_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="24" slack="0"/>
<pin id="520" dir="0" index="2" bw="25" slack="0"/>
<pin id="521" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln513/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln682_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="z1_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="39" slack="0"/>
<pin id="530" dir="0" index="1" bw="25" slack="0"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1_V/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="a_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="0"/>
<pin id="537" dir="0" index="1" bw="25" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="0" index="3" bw="6" slack="0"/>
<pin id="540" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln657_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="25" slack="0"/>
<pin id="546" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln657/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_39_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="25" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sf_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="43" slack="0"/>
<pin id="556" dir="0" index="1" bw="5" slack="0"/>
<pin id="557" dir="0" index="2" bw="25" slack="0"/>
<pin id="558" dir="0" index="3" bw="1" slack="0"/>
<pin id="559" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_13_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="44" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="25" slack="0"/>
<pin id="567" dir="0" index="3" bw="1" slack="0"/>
<pin id="568" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln1287_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="43" slack="0"/>
<pin id="574" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln1287_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="44" slack="0"/>
<pin id="579" dir="0" index="2" bw="43" slack="0"/>
<pin id="580" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1287/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="lhs_V_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="43" slack="0"/>
<pin id="586" dir="0" index="1" bw="21" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln1146_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="43" slack="0"/>
<pin id="594" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="ret_V_14_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="44" slack="0"/>
<pin id="598" dir="0" index="1" bw="43" slack="0"/>
<pin id="599" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1070_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln1072_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="39" slack="0"/>
<pin id="608" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_1/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="r_V_7_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="39" slack="0"/>
<pin id="613" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln1147_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="43" slack="0"/>
<pin id="618" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="ret_V_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="44" slack="0"/>
<pin id="622" dir="0" index="1" bw="43" slack="0"/>
<pin id="623" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="z2_V_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="41" slack="0"/>
<pin id="628" dir="0" index="1" bw="44" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="7" slack="0"/>
<pin id="631" dir="1" index="4" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2_V/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="a_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="0" index="1" bw="44" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="0" index="3" bw="7" slack="0"/>
<pin id="641" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_1/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_14_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="35" slack="0"/>
<pin id="648" dir="0" index="1" bw="44" slack="0"/>
<pin id="649" dir="0" index="2" bw="3" slack="0"/>
<pin id="650" dir="0" index="3" bw="7" slack="0"/>
<pin id="651" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln492_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_1/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="eZ_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="49" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="0"/>
<pin id="663" dir="0" index="2" bw="41" slack="1"/>
<pin id="664" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="lhs_V_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="49" slack="0"/>
<pin id="669" dir="0" index="1" bw="35" slack="1"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln1146_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="49" slack="0"/>
<pin id="676" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_1/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln657_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="49" slack="0"/>
<pin id="680" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ret_V_15_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="49" slack="0"/>
<pin id="684" dir="0" index="1" bw="49" slack="0"/>
<pin id="685" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln1070_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="1"/>
<pin id="690" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_1/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln1072_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="41" slack="1"/>
<pin id="693" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_2/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="r_V_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="41" slack="0"/>
<pin id="697" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="rhs_V_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="48" slack="0"/>
<pin id="702" dir="0" index="1" bw="47" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln1147_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="48" slack="0"/>
<pin id="710" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_1/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="ret_V_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="50" slack="0"/>
<pin id="714" dir="0" index="1" bw="48" slack="0"/>
<pin id="715" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="z3_V_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="44" slack="0"/>
<pin id="720" dir="0" index="1" bw="50" slack="0"/>
<pin id="721" dir="0" index="2" bw="4" slack="0"/>
<pin id="722" dir="0" index="3" bw="7" slack="0"/>
<pin id="723" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z3_V/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln492_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="6" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_2/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="a_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="0" index="1" bw="50" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="0" index="3" bw="7" slack="0"/>
<pin id="737" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_2/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_15_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="38" slack="0"/>
<pin id="744" dir="0" index="1" bw="50" slack="0"/>
<pin id="745" dir="0" index="2" bw="4" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln492_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_5/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln163_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="52" slack="0"/>
<pin id="759" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/7 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln163_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="49" slack="0"/>
<pin id="763" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln662_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="1"/>
<pin id="767" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="eZ_V_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="57" slack="0"/>
<pin id="770" dir="0" index="1" bw="13" slack="0"/>
<pin id="771" dir="0" index="2" bw="44" slack="1"/>
<pin id="772" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_V_1/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="lhs_V_5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="62" slack="0"/>
<pin id="777" dir="0" index="1" bw="38" slack="1"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln1146_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="0"/>
<pin id="784" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_2/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln657_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="57" slack="0"/>
<pin id="788" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="ret_V_16_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="57" slack="0"/>
<pin id="792" dir="0" index="1" bw="62" slack="0"/>
<pin id="793" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_16/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln1072_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="44" slack="1"/>
<pin id="798" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_3/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="0" index="1" bw="44" slack="0"/>
<pin id="802" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="rhs_V_4_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="56" slack="0"/>
<pin id="807" dir="0" index="1" bw="50" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln1147_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="56" slack="0"/>
<pin id="815" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_2/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="ret_V_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="63" slack="0"/>
<pin id="819" dir="0" index="1" bw="56" slack="0"/>
<pin id="820" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln163_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="44" slack="0"/>
<pin id="825" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_2/7 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln657_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="56" slack="5"/>
<pin id="829" dir="0" index="1" bw="52" slack="0"/>
<pin id="830" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln657_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="44" slack="0"/>
<pin id="834" dir="0" index="1" bw="49" slack="0"/>
<pin id="835" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/7 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln657_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="50" slack="0"/>
<pin id="840" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/7 "/>
</bind>
</comp>

<comp id="842" class="1004" name="log_sum_V_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="56" slack="0"/>
<pin id="844" dir="0" index="1" bw="50" slack="0"/>
<pin id="845" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_16_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="39" slack="0"/>
<pin id="850" dir="0" index="1" bw="63" slack="0"/>
<pin id="851" dir="0" index="2" bw="6" slack="0"/>
<pin id="852" dir="0" index="3" bw="7" slack="0"/>
<pin id="853" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_17_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="23" slack="0"/>
<pin id="860" dir="0" index="1" bw="63" slack="0"/>
<pin id="861" dir="0" index="2" bw="7" slack="0"/>
<pin id="862" dir="0" index="3" bw="7" slack="0"/>
<pin id="863" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln657_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="7"/>
<pin id="870" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln657/8 "/>
</bind>
</comp>

<comp id="871" class="1004" name="Elog2_V_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="0"/>
<pin id="873" dir="0" index="1" bw="45" slack="0"/>
<pin id="874" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2_V/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln1072_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="23" slack="1"/>
<pin id="879" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_4/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="r_V_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="23" slack="0"/>
<pin id="882" dir="0" index="1" bw="23" slack="0"/>
<pin id="883" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/8 "/>
</bind>
</comp>

<comp id="886" class="1004" name="rhs_V_5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="45" slack="0"/>
<pin id="888" dir="0" index="1" bw="46" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="0" index="3" bw="7" slack="0"/>
<pin id="891" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_V_5/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="lhs_V_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="63" slack="0"/>
<pin id="898" dir="0" index="1" bw="39" slack="1"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln1147_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="63" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_3/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln1147_4_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="45" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1147_4/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="ret_V_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="63" slack="0"/>
<pin id="913" dir="0" index="1" bw="45" slack="0"/>
<pin id="914" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="trunc_ln_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="40" slack="0"/>
<pin id="919" dir="0" index="1" bw="64" slack="0"/>
<pin id="920" dir="0" index="2" bw="6" slack="0"/>
<pin id="921" dir="0" index="3" bw="7" slack="0"/>
<pin id="922" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="lhs_V_7_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="0" index="1" bw="52" slack="0"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sext_ln1146_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="56" slack="1"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146/8 "/>
</bind>
</comp>

<comp id="938" class="1004" name="ret_V_8_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="56" slack="0"/>
<pin id="940" dir="0" index="1" bw="64" slack="0"/>
<pin id="941" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1146_1_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="40" slack="0"/>
<pin id="946" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_1/8 "/>
</bind>
</comp>

<comp id="948" class="1004" name="ret_V_9_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="40" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="0"/>
<pin id="951" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="m_fix_hi_V_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="13" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="0" index="2" bw="7" slack="0"/>
<pin id="958" dir="0" index="3" bw="7" slack="0"/>
<pin id="959" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/8 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_Result_17_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="64" slack="0"/>
<pin id="967" dir="0" index="2" bw="7" slack="0"/>
<pin id="968" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/8 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sext_ln1070_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="13" slack="0"/>
<pin id="974" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1070/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="27" slack="0"/>
<pin id="978" dir="0" index="1" bw="64" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="0" index="3" bw="7" slack="0"/>
<pin id="981" dir="1" index="4" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="986" class="1004" name="rhs_V_6_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="2"/>
<pin id="989" dir="0" index="2" bw="15" slack="0"/>
<pin id="990" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/10 "/>
</bind>
</comp>

<comp id="993" class="1004" name="sext_ln1146_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1146_2/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_Result_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="10" slack="0"/>
<pin id="999" dir="0" index="1" bw="25" slack="0"/>
<pin id="1000" dir="0" index="2" bw="5" slack="0"/>
<pin id="1001" dir="0" index="3" bw="6" slack="0"/>
<pin id="1002" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_cast/11 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="p_Result_10_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="25" slack="0"/>
<pin id="1009" dir="0" index="2" bw="6" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/11 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="trunc_ln805_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="25" slack="0"/>
<pin id="1015" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/11 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="icmp_ln805_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="15" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/11 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln649_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln649/11 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln804_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="10" slack="0"/>
<pin id="1031" dir="0" index="2" bw="10" slack="0"/>
<pin id="1032" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln804/11 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="r_exp_V_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="10" slack="0"/>
<pin id="1039" dir="0" index="2" bw="10" slack="0"/>
<pin id="1040" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln1069_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="10" slack="0"/>
<pin id="1046" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1069/11 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="mul_ln1069_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="0"/>
<pin id="1050" dir="0" index="1" bw="36" slack="0"/>
<pin id="1051" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1069/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln657_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="27" slack="0"/>
<pin id="1056" dir="0" index="1" bw="36" slack="0"/>
<pin id="1057" dir="0" index="2" bw="5" slack="0"/>
<pin id="1058" dir="0" index="3" bw="7" slack="0"/>
<pin id="1059" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln657_1/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="m_diff_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="27" slack="3"/>
<pin id="1066" dir="0" index="1" bw="27" slack="0"/>
<pin id="1067" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/11 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="m_diff_hi_V_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="0"/>
<pin id="1071" dir="0" index="1" bw="27" slack="0"/>
<pin id="1072" dir="0" index="2" bw="6" slack="0"/>
<pin id="1073" dir="0" index="3" bw="6" slack="0"/>
<pin id="1074" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/11 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="m_diff_lo_V_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="27" slack="0"/>
<pin id="1081" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo_V/11 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="Z2_ind_V_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="5" slack="0"/>
<pin id="1085" dir="0" index="1" bw="27" slack="0"/>
<pin id="1086" dir="0" index="2" bw="5" slack="0"/>
<pin id="1087" dir="0" index="3" bw="6" slack="0"/>
<pin id="1088" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind_V/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="zext_ln492_4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="0"/>
<pin id="1095" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_4/11 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln492_3_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="9" slack="1"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492_3/12 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln657_3_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="18" slack="1"/>
<pin id="1104" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_3/12 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln657_4_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_4/12 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="ret_V_11_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="18" slack="0"/>
<pin id="1112" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="exp_Z1P_m_1_V_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="18" slack="0"/>
<pin id="1117" dir="0" index="1" bw="19" slack="0"/>
<pin id="1118" dir="0" index="2" bw="1" slack="0"/>
<pin id="1119" dir="0" index="3" bw="6" slack="0"/>
<pin id="1120" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/12 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="exp_Z1_hi_V_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="18" slack="0"/>
<pin id="1127" dir="0" index="1" bw="27" slack="0"/>
<pin id="1128" dir="0" index="2" bw="5" slack="0"/>
<pin id="1129" dir="0" index="3" bw="6" slack="0"/>
<pin id="1130" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/13 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln1070_2_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="18" slack="0"/>
<pin id="1137" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_2/13 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln1072_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="18" slack="1"/>
<pin id="1141" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="or_ln407_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="15"/>
<pin id="1144" dir="0" index="1" bw="1" slack="15"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/16 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="select_ln407_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="15"/>
<pin id="1148" dir="0" index="1" bw="32" slack="0"/>
<pin id="1149" dir="0" index="2" bw="32" slack="0"/>
<pin id="1150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/16 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="select_ln407_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="0"/>
<pin id="1156" dir="0" index="2" bw="32" slack="0"/>
<pin id="1157" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/16 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="select_ln407_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="15"/>
<pin id="1163" dir="0" index="1" bw="32" slack="0"/>
<pin id="1164" dir="0" index="2" bw="32" slack="0"/>
<pin id="1165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/16 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="or_ln407_3_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="15"/>
<pin id="1170" dir="0" index="1" bw="1" slack="15"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/16 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="select_ln407_3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="15"/>
<pin id="1174" dir="0" index="1" bw="32" slack="0"/>
<pin id="1175" dir="0" index="2" bw="32" slack="0"/>
<pin id="1176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/16 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="ret_V_12_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="27" slack="3"/>
<pin id="1181" dir="0" index="1" bw="4" slack="0"/>
<pin id="1182" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/16 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="lhs_V_11_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="44" slack="0"/>
<pin id="1186" dir="0" index="1" bw="27" slack="0"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/16 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="zext_ln1146_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="36" slack="0"/>
<pin id="1194" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_3/16 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln1146_4_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="36" slack="0"/>
<pin id="1197" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_4/16 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="trunc_ln1146_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="27" slack="0"/>
<pin id="1200" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/16 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="trunc_ln2_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="43" slack="0"/>
<pin id="1204" dir="0" index="1" bw="26" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln1146_5_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="36" slack="0"/>
<pin id="1212" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146_5/16 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="trunc_ln1146_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="27" slack="0"/>
<pin id="1215" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146_2/16 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="trunc_ln1146_1_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="42" slack="0"/>
<pin id="1219" dir="0" index="1" bw="25" slack="0"/>
<pin id="1220" dir="0" index="2" bw="1" slack="0"/>
<pin id="1221" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1146_1/16 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="ret_V_13_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="36" slack="0"/>
<pin id="1227" dir="0" index="1" bw="44" slack="0"/>
<pin id="1228" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/16 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln1146_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="42" slack="0"/>
<pin id="1233" dir="0" index="1" bw="36" slack="0"/>
<pin id="1234" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_1/16 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="add_ln1146_2_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="43" slack="0"/>
<pin id="1239" dir="0" index="1" bw="36" slack="0"/>
<pin id="1240" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/16 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="tmp_42_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="44" slack="0"/>
<pin id="1246" dir="0" index="2" bw="7" slack="0"/>
<pin id="1247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/16 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="r_exp_V_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="10" slack="5"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V_1/16 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="r_exp_V_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="10" slack="5"/>
<pin id="1259" dir="0" index="2" bw="10" slack="0"/>
<pin id="1260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/16 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_43_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="3" slack="0"/>
<pin id="1265" dir="0" index="1" bw="10" slack="0"/>
<pin id="1266" dir="0" index="2" bw="4" slack="0"/>
<pin id="1267" dir="0" index="3" bw="5" slack="0"/>
<pin id="1268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/16 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="icmp_ln844_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="3" slack="0"/>
<pin id="1275" dir="0" index="1" bw="1" slack="0"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/16 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_44_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="64" slack="8"/>
<pin id="1282" dir="0" index="2" bw="7" slack="0"/>
<pin id="1283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/16 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="select_ln658_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="32" slack="0"/>
<pin id="1289" dir="0" index="2" bw="32" slack="0"/>
<pin id="1290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/16 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="icmp_ln848_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="10" slack="0"/>
<pin id="1296" dir="0" index="1" bw="8" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln848/16 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="23" slack="0"/>
<pin id="1302" dir="0" index="1" bw="43" slack="0"/>
<pin id="1303" dir="0" index="2" bw="6" slack="0"/>
<pin id="1304" dir="0" index="3" bw="7" slack="0"/>
<pin id="1305" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="tmp_s_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="23" slack="0"/>
<pin id="1312" dir="0" index="1" bw="42" slack="0"/>
<pin id="1313" dir="0" index="2" bw="6" slack="0"/>
<pin id="1314" dir="0" index="3" bw="7" slack="0"/>
<pin id="1315" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="tmp_V_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="23" slack="0"/>
<pin id="1323" dir="0" index="2" bw="23" slack="0"/>
<pin id="1324" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/16 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="trunc_ln170_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="10" slack="0"/>
<pin id="1330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/16 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="out_exp_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="0"/>
<pin id="1334" dir="0" index="1" bw="8" slack="0"/>
<pin id="1335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/16 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="p_Result_14_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="0"/>
<pin id="1340" dir="0" index="1" bw="1" slack="0"/>
<pin id="1341" dir="0" index="2" bw="8" slack="0"/>
<pin id="1342" dir="0" index="3" bw="23" slack="0"/>
<pin id="1343" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/16 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="bitcast_ln350_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="0"/>
<pin id="1350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln350/16 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="xor_ln407_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="0"/>
<pin id="1355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/16 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="and_ln657_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="1" slack="0"/>
<pin id="1361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/16 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="select_ln657_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="32" slack="0"/>
<pin id="1367" dir="0" index="2" bw="32" slack="0"/>
<pin id="1368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/16 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="select_ln407_4_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="0"/>
<pin id="1374" dir="0" index="1" bw="32" slack="0"/>
<pin id="1375" dir="0" index="2" bw="32" slack="0"/>
<pin id="1376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/16 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="or_ln657_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/16 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="xor_ln657_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/16 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="and_ln848_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="0"/>
<pin id="1394" dir="0" index="1" bw="1" slack="0"/>
<pin id="1395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln848/16 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="select_ln848_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="32" slack="0"/>
<pin id="1401" dir="0" index="2" bw="32" slack="0"/>
<pin id="1402" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln848/16 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="grp_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="6" slack="0"/>
<pin id="1408" dir="0" index="1" bw="25" slack="0"/>
<pin id="1409" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln682/2 "/>
</bind>
</comp>

<comp id="1418" class="1007" name="grp_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="13" slack="0"/>
<pin id="1420" dir="0" index="1" bw="25" slack="0"/>
<pin id="1421" dir="0" index="2" bw="16" slack="0"/>
<pin id="1422" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_9/8 ret_V_17/10 "/>
</bind>
</comp>

<comp id="1429" class="1007" name="grp_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="18" slack="0"/>
<pin id="1431" dir="0" index="1" bw="18" slack="0"/>
<pin id="1432" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/13 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="p_Repl2_s_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="23" slack="1"/>
<pin id="1440" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="1444" class="1005" name="x_is_p1_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="15"/>
<pin id="1446" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="x_is_NaN_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="15"/>
<pin id="1452" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="x_is_NaN "/>
</bind>
</comp>

<comp id="1455" class="1005" name="x_is_0_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="1" slack="15"/>
<pin id="1457" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="x_is_0 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="or_ln407_1_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="15"/>
<pin id="1462" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="or_ln407_1 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="or_ln407_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="15"/>
<pin id="1467" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="or_ln407_2 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="p_Result_s_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="1"/>
<pin id="1473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1476" class="1005" name="b_exp_2_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="9" slack="7"/>
<pin id="1478" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="6" slack="1"/>
<pin id="1483" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="6" slack="1"/>
<pin id="1488" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="1491" class="1005" name="select_ln513_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="25" slack="1"/>
<pin id="1493" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="select_ln513 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="log_sum_V_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="56" slack="5"/>
<pin id="1498" dir="1" index="1" bw="56" slack="5"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="1501" class="1005" name="zext_ln682_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="25" slack="1"/>
<pin id="1503" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln682 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="a_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="4" slack="1"/>
<pin id="1508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1511" class="1005" name="z2_V_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="41" slack="1"/>
<pin id="1513" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="z2_V "/>
</bind>
</comp>

<comp id="1517" class="1005" name="a_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="6" slack="1"/>
<pin id="1519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_1 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp_14_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="35" slack="1"/>
<pin id="1525" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="4" slack="1"/>
<pin id="1530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="1533" class="1005" name="z3_V_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="44" slack="1"/>
<pin id="1535" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="z3_V "/>
</bind>
</comp>

<comp id="1539" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="6" slack="1"/>
<pin id="1541" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1544" class="1005" name="a_2_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="6" slack="1"/>
<pin id="1546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_15_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="38" slack="1"/>
<pin id="1551" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="6" slack="1"/>
<pin id="1556" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1559" class="1005" name="log_sum_V_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="56" slack="1"/>
<pin id="1561" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="log_sum_V_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="tmp_16_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="39" slack="1"/>
<pin id="1566" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="tmp_17_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="23" slack="1"/>
<pin id="1571" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="ret_V_9_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="64" slack="8"/>
<pin id="1576" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="p_Result_17_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="2"/>
<pin id="1581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="sext_ln1070_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="25" slack="1"/>
<pin id="1586" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1070 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="trunc_ln1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="27" slack="3"/>
<pin id="1591" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="sext_ln1146_2_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="25" slack="1"/>
<pin id="1596" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1146_2 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="r_exp_V_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="10" slack="5"/>
<pin id="1601" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="r_exp_V "/>
</bind>
</comp>

<comp id="1605" class="1005" name="m_diff_hi_V_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="9" slack="1"/>
<pin id="1607" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1610" class="1005" name="m_diff_lo_V_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="18" slack="1"/>
<pin id="1612" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo_V "/>
</bind>
</comp>

<comp id="1615" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="5" slack="1"/>
<pin id="1617" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1620" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="9" slack="1"/>
<pin id="1622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr "/>
</bind>
</comp>

<comp id="1625" class="1005" name="exp_Z1P_m_1_V_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="18" slack="1"/>
<pin id="1627" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1630" class="1005" name="exp_Z1_V_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="27" slack="3"/>
<pin id="1632" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1635" class="1005" name="zext_ln1070_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="36" slack="1"/>
<pin id="1637" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="zext_ln1072_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="36" slack="1"/>
<pin id="1642" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="258"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="299" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="254" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="18" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="351" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="351" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="363" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="373" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="355" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="399" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="363" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="373" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="417" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="363" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="417" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="393" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="399" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="429" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="18" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="351" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="351" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="467" pin=3"/></net>

<net id="481"><net_src comp="377" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="46" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="459" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="381" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="467" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="34" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="497" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="527"><net_src comp="267" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="56" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="541"><net_src comp="60" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="62" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="64" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="552"><net_src comp="66" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="68" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="70" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="74" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="58" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="575"><net_src comp="554" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="547" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="563" pin="4"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="572" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="76" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="544" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="78" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="576" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="535" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="528" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="602" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="596" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="80" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="82" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="620" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="88" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="84" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="652"><net_src comp="90" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="620" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="82" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="92" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="58" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="677"><net_src comp="667" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="660" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="674" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="100" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="52" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="682" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="102" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="104" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="738"><net_src comp="108" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="712" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="110" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="106" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="748"><net_src comp="112" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="712" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="84" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="755"><net_src comp="732" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="760"><net_src comp="293" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="306" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="773"><net_src comp="114" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="116" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="118" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="120" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="785"><net_src comp="775" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="768" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="782" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="803"><net_src comp="765" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="122" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="124" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="790" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="319" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="831"><net_src comp="757" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="823" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="761" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="827" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="126" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="817" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="64" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="128" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="864"><net_src comp="130" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="817" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="132" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="128" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="875"><net_src comp="868" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="134" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="892"><net_src comp="136" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="138" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="895"><net_src comp="140" pin="0"/><net_sink comp="886" pin=3"/></net>

<net id="901"><net_src comp="142" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="120" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="906"><net_src comp="896" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="886" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="903" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="923"><net_src comp="144" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="911" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="64" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="146" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="932"><net_src comp="148" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="871" pin="2"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="150" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="927" pin="3"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="917" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="952"><net_src comp="944" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="938" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="960"><net_src comp="152" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="154" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="963"><net_src comp="146" pin="0"/><net_sink comp="954" pin=3"/></net>

<net id="969"><net_src comp="156" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="948" pin="2"/><net_sink comp="964" pin=1"/></net>

<net id="971"><net_src comp="146" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="975"><net_src comp="954" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="982"><net_src comp="160" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="948" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="162" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="985"><net_src comp="164" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="991"><net_src comp="166" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="992"><net_src comp="168" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="996"><net_src comp="986" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="170" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="172" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1005"><net_src comp="64" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1011"><net_src comp="66" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="64" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1020"><net_src comp="1013" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="174" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="997" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="176" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="1016" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="997" pin="4"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=2"/></net>

<net id="1041"><net_src comp="1006" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1028" pin="3"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="997" pin="4"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="1044" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="178" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1060"><net_src comp="180" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1062"><net_src comp="182" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1063"><net_src comp="184" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1068"><net_src comp="1054" pin="4"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="186" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1064" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="188" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1078"><net_src comp="190" pin="0"/><net_sink comp="1069" pin=3"/></net>

<net id="1082"><net_src comp="1064" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="192" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1064" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1091"><net_src comp="194" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1092"><net_src comp="44" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1096"><net_src comp="1083" pin="4"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1101"><net_src comp="1098" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1108"><net_src comp="332" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1102" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1121"><net_src comp="196" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="138" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="188" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1131"><net_src comp="198" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="345" pin="3"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="182" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="190" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1138"><net_src comp="1125" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1151"><net_src comp="208" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1152"><net_src comp="210" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1158"><net_src comp="1142" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1159"><net_src comp="1146" pin="3"/><net_sink comp="1153" pin=1"/></net>

<net id="1160"><net_src comp="208" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1166"><net_src comp="1153" pin="3"/><net_sink comp="1161" pin=1"/></net>

<net id="1167"><net_src comp="212" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1177"><net_src comp="1161" pin="3"/><net_sink comp="1172" pin=1"/></net>

<net id="1178"><net_src comp="214" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1183"><net_src comp="216" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="218" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="220" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1201"><net_src comp="1179" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="222" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="220" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1216"><net_src comp="1179" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1222"><net_src comp="224" pin="0"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1213" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="220" pin="0"/><net_sink comp="1217" pin=2"/></net>

<net id="1229"><net_src comp="1192" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1184" pin="3"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1217" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1210" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1202" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="1195" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1248"><net_src comp="226" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1225" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="84" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1255"><net_src comp="228" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="1243" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1251" pin="2"/><net_sink comp="1256" pin=2"/></net>

<net id="1269"><net_src comp="230" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1270"><net_src comp="1256" pin="3"/><net_sink comp="1263" pin=1"/></net>

<net id="1271"><net_src comp="232" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1272"><net_src comp="182" pin="0"/><net_sink comp="1263" pin=3"/></net>

<net id="1277"><net_src comp="1263" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="234" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1284"><net_src comp="156" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1285"><net_src comp="146" pin="0"/><net_sink comp="1279" pin=2"/></net>

<net id="1291"><net_src comp="1279" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="214" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="212" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1298"><net_src comp="1256" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="236" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1306"><net_src comp="238" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="1237" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1308"><net_src comp="240" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1309"><net_src comp="242" pin="0"/><net_sink comp="1300" pin=3"/></net>

<net id="1316"><net_src comp="244" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1231" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1318"><net_src comp="246" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1319"><net_src comp="248" pin="0"/><net_sink comp="1310" pin=3"/></net>

<net id="1325"><net_src comp="1243" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1326"><net_src comp="1300" pin="4"/><net_sink comp="1320" pin=1"/></net>

<net id="1327"><net_src comp="1310" pin="4"/><net_sink comp="1320" pin=2"/></net>

<net id="1331"><net_src comp="1256" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1336"><net_src comp="1328" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="250" pin="0"/><net_sink comp="1332" pin=1"/></net>

<net id="1344"><net_src comp="252" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="52" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="1332" pin="2"/><net_sink comp="1338" pin=2"/></net>

<net id="1347"><net_src comp="1320" pin="3"/><net_sink comp="1338" pin=3"/></net>

<net id="1351"><net_src comp="1338" pin="4"/><net_sink comp="1348" pin=0"/></net>

<net id="1356"><net_src comp="1168" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="34" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1362"><net_src comp="1273" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1352" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="1286" pin="3"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="1348" pin="1"/><net_sink comp="1364" pin=2"/></net>

<net id="1377"><net_src comp="1168" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="1172" pin="3"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="1364" pin="3"/><net_sink comp="1372" pin=2"/></net>

<net id="1384"><net_src comp="1168" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1273" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="1380" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="34" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1294" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="1386" pin="2"/><net_sink comp="1392" pin=1"/></net>

<net id="1403"><net_src comp="1392" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="214" pin="0"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="1372" pin="3"/><net_sink comp="1398" pin=2"/></net>

<net id="1410"><net_src comp="524" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="517" pin="3"/><net_sink comp="1406" pin=1"/></net>

<net id="1412"><net_src comp="1406" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="1413"><net_src comp="1406" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="1414"><net_src comp="1406" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="1415"><net_src comp="1406" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="1416"><net_src comp="1406" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="1417"><net_src comp="1406" pin="2"/><net_sink comp="563" pin=2"/></net>

<net id="1423"><net_src comp="972" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="158" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1425"><net_src comp="993" pin="1"/><net_sink comp="1418" pin=2"/></net>

<net id="1426"><net_src comp="1418" pin="3"/><net_sink comp="997" pin=1"/></net>

<net id="1427"><net_src comp="1418" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1428"><net_src comp="1418" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1433"><net_src comp="1135" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="1139" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="1435"><net_src comp="1429" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1436"><net_src comp="1429" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1437"><net_src comp="1429" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1441"><net_src comp="373" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1447"><net_src comp="411" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1453"><net_src comp="429" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1458"><net_src comp="435" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1463"><net_src comp="447" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1468"><net_src comp="453" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1474"><net_src comp="459" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1479"><net_src comp="483" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1484"><net_src comp="260" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1489"><net_src comp="273" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1494"><net_src comp="517" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1499"><net_src comp="280" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1504"><net_src comp="524" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1509"><net_src comp="535" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1514"><net_src comp="626" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1520"><net_src comp="636" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1526"><net_src comp="646" pin="4"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1531"><net_src comp="286" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1536"><net_src comp="718" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1542"><net_src comp="299" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1547"><net_src comp="732" pin="4"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1552"><net_src comp="742" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1557"><net_src comp="312" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1562"><net_src comp="842" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1567"><net_src comp="848" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1572"><net_src comp="858" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1577"><net_src comp="948" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1582"><net_src comp="964" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1587"><net_src comp="972" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1592"><net_src comp="976" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1597"><net_src comp="993" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1602"><net_src comp="1036" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1608"><net_src comp="1069" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1613"><net_src comp="1079" pin="1"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1618"><net_src comp="325" pin="3"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1623"><net_src comp="338" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1628"><net_src comp="1115" pin="4"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1633"><net_src comp="345" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1638"><net_src comp="1135" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1643"><net_src comp="1139" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1429" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V | {6 7 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V | {6 7 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V | {6 7 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {12 13 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {11 12 }
  - Chain level:
	State 1
		p_Result_15 : 1
		p_Repl2_3 : 1
		p_Repl2_s : 1
		zext_ln340 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln828 : 2
		x_is_1 : 5
		xor_ln964 : 2
		x_is_p1 : 5
		icmp_ln376 : 2
		icmp_ln18 : 2
		x_is_NaN : 3
		x_is_0 : 2
		x_is_inf : 3
		or_ln407_1 : 5
		or_ln407_2 : 5
		p_Result_s : 1
		index0_V : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln492 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr : 3
		b_frac_tilde_inverse_V : 4
		pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr : 3
		log_sum_V : 4
	State 2
		zext_ln1287_1 : 1
		select_ln513 : 2
		zext_ln682 : 1
		mul_ln682 : 3
	State 3
	State 4
	State 5
		z1_V : 1
		a : 1
		trunc_ln657 : 1
		tmp_39 : 1
		sf : 1
		tmp_13 : 1
		zext_ln1287 : 2
		select_ln1287 : 3
		lhs_V_1 : 2
		zext_ln1146 : 3
		ret_V_14 : 4
		zext_ln1070 : 2
		zext_ln1072_1 : 2
		r_V_7 : 3
		zext_ln1147 : 4
		ret_V_3 : 5
		z2_V : 6
		a_1 : 6
		tmp_14 : 6
	State 6
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr : 1
		logn_V : 2
		zext_ln1146_1 : 1
		zext_ln657 : 1
		ret_V_15 : 2
		r_V : 1
		rhs_V_2 : 2
		zext_ln1147_1 : 3
		ret_V_5 : 4
		z3_V : 5
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		a_2 : 5
		tmp_15 : 5
		zext_ln492_5 : 6
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr : 7
		logn_V_2 : 8
	State 7
		zext_ln163 : 1
		zext_ln163_1 : 1
		zext_ln1146_2 : 1
		zext_ln657_1 : 1
		ret_V_16 : 2
		r_V_3 : 1
		rhs_V_4 : 2
		zext_ln1147_2 : 3
		ret_V_7 : 4
		zext_ln163_2 : 1
		add_ln657 : 2
		add_ln657_1 : 2
		zext_ln657_2 : 3
		log_sum_V_1 : 4
		tmp_16 : 5
		tmp_17 : 5
	State 8
		Elog2_V : 1
		r_V_8 : 1
		rhs_V_5 : 2
		zext_ln1147_3 : 1
		zext_ln1147_4 : 3
		ret_V : 4
		trunc_ln : 5
		lhs_V_7 : 2
		ret_V_8 : 3
		sext_ln1146_1 : 6
		ret_V_9 : 7
		m_fix_hi_V : 8
		p_Result_17 : 8
		sext_ln1070 : 9
		r_V_9 : 10
		trunc_ln1 : 8
	State 9
	State 10
		sext_ln1146_2 : 1
		ret_V_17 : 2
	State 11
		p_Result_cast : 1
		p_Result_10 : 1
		trunc_ln805 : 1
		icmp_ln805 : 2
		add_ln649 : 2
		select_ln804 : 3
		r_exp_V : 4
		sext_ln1069 : 5
		mul_ln1069 : 6
		trunc_ln657_1 : 7
		m_diff : 8
		m_diff_hi_V : 9
		m_diff_lo_V : 9
		Z2_ind_V : 9
		zext_ln492_4 : 10
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 11
		f_Z2_V : 12
	State 12
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr : 1
		exp_Z1_V : 2
		zext_ln657_4 : 1
		ret_V_11 : 2
		exp_Z1P_m_1_V : 3
	State 13
		exp_Z1_hi_V : 1
		zext_ln1070_2 : 2
		r_V_10 : 3
	State 14
	State 15
	State 16
		select_ln407_1 : 1
		select_ln407_2 : 2
		select_ln407_3 : 3
		lhs_V_11 : 1
		zext_ln1146_3 : 1
		zext_ln1146_4 : 1
		trunc_ln1146 : 1
		trunc_ln2 : 2
		zext_ln1146_5 : 1
		trunc_ln1146_2 : 1
		trunc_ln1146_1 : 2
		ret_V_13 : 2
		add_ln1146_1 : 3
		add_ln1146_2 : 3
		tmp_42 : 3
		r_exp_V_2 : 4
		tmp_43 : 5
		icmp_ln844 : 6
		select_ln658 : 1
		icmp_ln848 : 5
		tmp : 4
		tmp_s : 4
		tmp_V : 5
		trunc_ln170 : 5
		out_exp : 6
		p_Result_14 : 7
		bitcast_ln350 : 8
		and_ln657 : 7
		select_ln657 : 9
		select_ln407_4 : 10
		or_ln657 : 7
		xor_ln657 : 7
		and_ln848 : 7
		select_ln848 : 11
		ret_ln690 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      b_exp_fu_381      |    0    |    0    |    15   |
|          |     b_exp_1_fu_477     |    0    |    0    |    15   |
|          |     ret_V_14_fu_596    |    0    |    0    |    64   |
|          |     ret_V_15_fu_682    |    0    |    0    |    64   |
|          |     ret_V_16_fu_790    |    0    |    0    |    64   |
|          |    add_ln657_fu_827    |    0    |    0    |    64   |
|          |   add_ln657_1_fu_832   |    0    |    0    |    56   |
|          |   log_sum_V_1_fu_842   |    0    |    0    |    64   |
|    add   |     ret_V_8_fu_938     |    0    |    0    |    64   |
|          |     ret_V_9_fu_948     |    0    |    0    |    64   |
|          |    add_ln649_fu_1022   |    0    |    0    |    17   |
|          |    ret_V_11_fu_1109    |    0    |    0    |    25   |
|          |    ret_V_12_fu_1179    |    0    |    0    |    34   |
|          |    ret_V_13_fu_1225    |    0    |    0    |    51   |
|          |  add_ln1146_1_fu_1231  |    0    |    0    |    49   |
|          |  add_ln1146_2_fu_1237  |    0    |    0    |    50   |
|          |    r_exp_V_1_fu_1251   |    0    |    0    |    17   |
|          |     out_exp_fu_1332    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     b_exp_2_fu_483     |    0    |    0    |    9    |
|          |   select_ln513_fu_517  |    0    |    0    |    25   |
|          |  select_ln1287_fu_576  |    0    |    0    |    41   |
|          |  select_ln804_fu_1028  |    0    |    0    |    10   |
|          |     r_exp_V_fu_1036    |    0    |    0    |    10   |
|          |  select_ln407_fu_1146  |    0    |    0    |    32   |
|          | select_ln407_1_fu_1153 |    0    |    0    |    32   |
|  select  | select_ln407_2_fu_1161 |    0    |    0    |    32   |
|          | select_ln407_3_fu_1172 |    0    |    0    |    32   |
|          |    r_exp_V_2_fu_1256   |    0    |    0    |    10   |
|          |  select_ln658_fu_1286  |    0    |    0    |    32   |
|          |      tmp_V_fu_1320     |    0    |    0    |    23   |
|          |  select_ln657_fu_1364  |    0    |    0    |    32   |
|          | select_ln407_4_fu_1372 |    0    |    0    |    32   |
|          |  select_ln848_fu_1398  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     ret_V_3_fu_620     |    0    |    0    |    64   |
|          |     ret_V_5_fu_712     |    0    |    0    |    64   |
|    sub   |     ret_V_7_fu_817     |    0    |    0    |    64   |
|          |      ret_V_fu_911      |    0    |    0    |    70   |
|          |     m_diff_fu_1064     |    0    |    0    |    34   |
|----------|------------------------|---------|---------|---------|
|          |      r_V_7_fu_610      |    0    |    0    |    27   |
|          |       r_V_fu_694       |    2    |    0    |    25   |
|          |      r_V_3_fu_799      |    2    |    0    |    16   |
|    mul   |     Elog2_V_fu_871     |    3    |    0    |    16   |
|          |      r_V_8_fu_880      |    2    |    0    |    32   |
|          |   mul_ln1069_fu_1048   |    2    |    0    |    24   |
|          |       grp_fu_1406      |    1    |    0    |    0    |
|          |       grp_fu_1429      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_387   |    0    |    0    |    13   |
|          |    icmp_ln828_fu_393   |    0    |    0    |    20   |
|          |    icmp_ln376_fu_417   |    0    |    0    |    11   |
|   icmp   |    icmp_ln18_fu_423    |    0    |    0    |    20   |
|          |      x_is_0_fu_435     |    0    |    0    |    11   |
|          |   icmp_ln805_fu_1016   |    0    |    0    |    13   |
|          |   icmp_ln844_fu_1273   |    0    |    0    |    9    |
|          |   icmp_ln848_fu_1294   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |      x_is_1_fu_399     |    0    |    0    |    2    |
|          |     x_is_p1_fu_411     |    0    |    0    |    2    |
|    and   |     x_is_NaN_fu_429    |    0    |    0    |    2    |
|          |     x_is_inf_fu_441    |    0    |    0    |    2    |
|          |    and_ln657_fu_1358   |    0    |    0    |    2    |
|          |    and_ln848_fu_1392   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln407_1_fu_447   |    0    |    0    |    2    |
|          |    or_ln407_2_fu_453   |    0    |    0    |    2    |
|    or    |    or_ln407_fu_1142    |    0    |    0    |    2    |
|          |   or_ln407_3_fu_1168   |    0    |    0    |    2    |
|          |    or_ln657_fu_1380    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln964_fu_405    |    0    |    0    |    2    |
|    xor   |    xor_ln407_fu_1352   |    0    |    0    |    2    |
|          |    xor_ln657_fu_1386   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1418      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_254 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_15_fu_355   |    0    |    0    |    0    |
|          |    p_Result_s_fu_459   |    0    |    0    |    0    |
|          |      tmp_39_fu_547     |    0    |    0    |    0    |
| bitselect|   p_Result_17_fu_964   |    0    |    0    |    0    |
|          |   p_Result_10_fu_1006  |    0    |    0    |    0    |
|          |     tmp_42_fu_1243     |    0    |    0    |    0    |
|          |     tmp_44_fu_1279     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Repl2_3_fu_363    |    0    |    0    |    0    |
|          |     index0_V_fu_467    |    0    |    0    |    0    |
|          |        a_fu_535        |    0    |    0    |    0    |
|          |       z2_V_fu_626      |    0    |    0    |    0    |
|          |       a_1_fu_636       |    0    |    0    |    0    |
|          |      tmp_14_fu_646     |    0    |    0    |    0    |
|          |       z3_V_fu_718      |    0    |    0    |    0    |
|          |       a_2_fu_732       |    0    |    0    |    0    |
|          |      tmp_15_fu_742     |    0    |    0    |    0    |
|          |      tmp_16_fu_848     |    0    |    0    |    0    |
|          |      tmp_17_fu_858     |    0    |    0    |    0    |
|partselect|     rhs_V_5_fu_886     |    0    |    0    |    0    |
|          |     trunc_ln_fu_917    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_954   |    0    |    0    |    0    |
|          |    trunc_ln1_fu_976    |    0    |    0    |    0    |
|          |  p_Result_cast_fu_997  |    0    |    0    |    0    |
|          |  trunc_ln657_1_fu_1054 |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_1069  |    0    |    0    |    0    |
|          |    Z2_ind_V_fu_1083    |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_1115 |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_1125  |    0    |    0    |    0    |
|          |     tmp_43_fu_1263     |    0    |    0    |    0    |
|          |       tmp_fu_1300      |    0    |    0    |    0    |
|          |      tmp_s_fu_1310     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Repl2_s_fu_373    |    0    |    0    |    0    |
|          |   trunc_ln657_fu_544   |    0    |    0    |    0    |
|          |   trunc_ln805_fu_1013  |    0    |    0    |    0    |
|   trunc  |   m_diff_lo_V_fu_1079  |    0    |    0    |    0    |
|          |  trunc_ln1146_fu_1198  |    0    |    0    |    0    |
|          | trunc_ln1146_2_fu_1213 |    0    |    0    |    0    |
|          |   trunc_ln170_fu_1328  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln340_fu_377   |    0    |    0    |    0    |
|          |    zext_ln492_fu_491   |    0    |    0    |    0    |
|          |  zext_ln1287_1_fu_513  |    0    |    0    |    0    |
|          |    zext_ln682_fu_524   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_572   |    0    |    0    |    0    |
|          |   zext_ln1146_fu_592   |    0    |    0    |    0    |
|          |   zext_ln1070_fu_602   |    0    |    0    |    0    |
|          |  zext_ln1072_1_fu_606  |    0    |    0    |    0    |
|          |   zext_ln1147_fu_616   |    0    |    0    |    0    |
|          |   zext_ln492_1_fu_656  |    0    |    0    |    0    |
|          |  zext_ln1146_1_fu_674  |    0    |    0    |    0    |
|          |    zext_ln657_fu_678   |    0    |    0    |    0    |
|          |  zext_ln1070_1_fu_688  |    0    |    0    |    0    |
|          |  zext_ln1072_2_fu_691  |    0    |    0    |    0    |
|          |  zext_ln1147_1_fu_708  |    0    |    0    |    0    |
|          |   zext_ln492_2_fu_728  |    0    |    0    |    0    |
|          |   zext_ln492_5_fu_752  |    0    |    0    |    0    |
|          |    zext_ln163_fu_757   |    0    |    0    |    0    |
|   zext   |   zext_ln163_1_fu_761  |    0    |    0    |    0    |
|          |    zext_ln662_fu_765   |    0    |    0    |    0    |
|          |  zext_ln1146_2_fu_782  |    0    |    0    |    0    |
|          |   zext_ln657_1_fu_786  |    0    |    0    |    0    |
|          |  zext_ln1072_3_fu_796  |    0    |    0    |    0    |
|          |  zext_ln1147_2_fu_813  |    0    |    0    |    0    |
|          |   zext_ln163_2_fu_823  |    0    |    0    |    0    |
|          |   zext_ln657_2_fu_838  |    0    |    0    |    0    |
|          |  zext_ln1072_4_fu_877  |    0    |    0    |    0    |
|          |  zext_ln1147_3_fu_903  |    0    |    0    |    0    |
|          |  zext_ln1147_4_fu_907  |    0    |    0    |    0    |
|          |  zext_ln492_4_fu_1093  |    0    |    0    |    0    |
|          |  zext_ln492_3_fu_1098  |    0    |    0    |    0    |
|          |  zext_ln657_3_fu_1102  |    0    |    0    |    0    |
|          |  zext_ln657_4_fu_1105  |    0    |    0    |    0    |
|          |  zext_ln1070_2_fu_1135 |    0    |    0    |    0    |
|          |   zext_ln1072_fu_1139  |    0    |    0    |    0    |
|          |  zext_ln1146_3_fu_1192 |    0    |    0    |    0    |
|          |  zext_ln1146_4_fu_1195 |    0    |    0    |    0    |
|          |  zext_ln1146_5_fu_1210 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_16_fu_497   |    0    |    0    |    0    |
|          |      b_frac_fu_506     |    0    |    0    |    0    |
|          |       z1_V_fu_528      |    0    |    0    |    0    |
|          |        sf_fu_554       |    0    |    0    |    0    |
|          |      tmp_13_fu_563     |    0    |    0    |    0    |
|          |     lhs_V_1_fu_584     |    0    |    0    |    0    |
|          |       eZ_V_fu_660      |    0    |    0    |    0    |
|          |     lhs_V_3_fu_667     |    0    |    0    |    0    |
|          |     rhs_V_2_fu_700     |    0    |    0    |    0    |
|bitconcatenate|      eZ_V_1_fu_768     |    0    |    0    |    0    |
|          |     lhs_V_5_fu_775     |    0    |    0    |    0    |
|          |     rhs_V_4_fu_805     |    0    |    0    |    0    |
|          |      lhs_V_fu_896      |    0    |    0    |    0    |
|          |     lhs_V_7_fu_927     |    0    |    0    |    0    |
|          |     rhs_V_6_fu_986     |    0    |    0    |    0    |
|          |    lhs_V_11_fu_1184    |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1202   |    0    |    0    |    0    |
|          | trunc_ln1146_1_fu_1217 |    0    |    0    |    0    |
|          |   p_Result_14_fu_1338  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln657_fu_868   |    0    |    0    |    0    |
|          |   sext_ln1146_fu_935   |    0    |    0    |    0    |
|   sext   |  sext_ln1146_1_fu_944  |    0    |    0    |    0    |
|          |   sext_ln1070_fu_972   |    0    |    0    |    0    |
|          |  sext_ln1146_2_fu_993  |    0    |    0    |    0    |
|          |   sext_ln1069_fu_1044  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    14   |    0    |   1750  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                        |   FF   |
+------------------------------------------------------------------------------------------------------------------------+--------+
|                                                      a_1_reg_1517                                                      |    6   |
|                                                      a_2_reg_1544                                                      |    6   |
|                                                       a_reg_1506                                                       |    4   |
|                                                    b_exp_2_reg_1476                                                    |    9   |
|                                                 exp_Z1P_m_1_V_reg_1625                                                 |   18   |
|                                                    exp_Z1_V_reg_1630                                                   |   27   |
|                                                  log_sum_V_1_reg_1559                                                  |   56   |
|                                                   log_sum_V_reg_1496                                                   |   56   |
|                                                  m_diff_hi_V_reg_1605                                                  |    9   |
|                                                  m_diff_lo_V_reg_1610                                                  |   18   |
|                                                   or_ln407_1_reg_1460                                                  |    1   |
|                                                   or_ln407_2_reg_1465                                                  |    1   |
|                                                   p_Repl2_s_reg_1438                                                   |   23   |
|                                                  p_Result_17_reg_1579                                                  |    1   |
|                                                   p_Result_s_reg_1471                                                  |    1   |
|pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_float_0_5_64_array_V_addr_reg_1486|    6   |
|                  pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_addr_reg_1481                 |    6   |
|   pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V_addr_reg_1554   |    6   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V_addr_reg_1528   |    4   |
|    pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_65_9_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V_addr_reg_1539   |    6   |
|       pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_27_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1620       |    9   |
|        pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_27_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_reg_1615        |    5   |
|                                                    r_exp_V_reg_1599                                                    |   10   |
|                                                    ret_V_9_reg_1574                                                    |   64   |
|                                                  select_ln513_reg_1491                                                 |   25   |
|                                                  sext_ln1070_reg_1584                                                  |   25   |
|                                                 sext_ln1146_2_reg_1594                                                 |   25   |
|                                                     tmp_14_reg_1523                                                    |   35   |
|                                                     tmp_15_reg_1549                                                    |   38   |
|                                                     tmp_16_reg_1564                                                    |   39   |
|                                                     tmp_17_reg_1569                                                    |   23   |
|                                                   trunc_ln1_reg_1589                                                   |   27   |
|                                                     x_is_0_reg_1455                                                    |    1   |
|                                                    x_is_NaN_reg_1450                                                   |    1   |
|                                                    x_is_p1_reg_1444                                                    |    1   |
|                                                      z2_V_reg_1511                                                     |   41   |
|                                                      z3_V_reg_1533                                                     |   44   |
|                                                 zext_ln1070_2_reg_1635                                                 |   36   |
|                                                  zext_ln1072_reg_1640                                                  |   36   |
|                                                   zext_ln682_reg_1501                                                  |   25   |
+------------------------------------------------------------------------------------------------------------------------+--------+
|                                                          Total                                                         |   774  |
+------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_267 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_280 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_293 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_306 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_319 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_332 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_345 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_1406    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_1406    |  p1  |   2  |  25  |   50   ||    9    |
|    grp_fu_1418    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1418    |  p1  |   2  |  25  |   50   ||    9    |
|    grp_fu_1429    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_1429    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   294  ||  8.528  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |    0   |  1750  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   117  |
|  Register |    -   |    -   |   774  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    8   |   774  |  1867  |
+-----------+--------+--------+--------+--------+
