net mywire_1_0
	term   ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_0==>:UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[0].control_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[0].out_0==>:UDB_Array:UDBroute3:LHO_Sel73.10"
	switch ":UDB_Array:UDBroute3:LHO_Sel73.lho73==>:UDB_Array:UDBroute3:TUI_Sel3.6"
	switch ":UDB_Array:UDBroute3:TUI_Sel3.tui3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[0].out_0==>:UDB_Array:UDBroute3:LHO_Sel5.9"
	switch ":UDB_Array:UDBroute3:LHO_Sel5.lho5==>:UDB_Array:UDBroute3:LVO_Sel3.0"
	switch ":UDB_Array:UDBroute3:LVO_Sel3.vo3==>:UDB_Array:DSI_new9:LVO_Sel3.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel3.vo3==>:UDB_Array:DSI_new9:LHO_Sel24.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel24.lho24==>:UDB_Array:DSI_new9:DOT_Sel5.10"
	switch ":UDB_Array:DSI_new9:DOT_Sel5.ot5==>:UDB_Array:PortAdapter9:inputMux2.pinIn_5"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_5==>:ioport10:hsiomOut5.fixedIn5_DSI_GPIO"
	switch ":ioport10:hsiomOut5.hsiomOut5==>:ioport10:smartio_mux_in5.direct_out"
	switch ":ioport10:smartio_mux_in5.smartio_mux_in==>:ioport10:pin5.pin_input"
	term   ":ioport10:pin5.pin_input"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[3]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_3"
	switch ":UDB_Array:UDBroute3:LHO_Sel5.lho5==>:UDB_Array:UDBroute3:TUI_Sel19.1"
	switch ":UDB_Array:UDBroute3:TUI_Sel19.tui19==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_3"
end mywire_1_0
net mywire_1_1
	term   ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_1==>:UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[1].control_1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[1].out_1==>:UDB_Array:UDBroute3:LHO_Sel36.9"
	switch ":UDB_Array:UDBroute3:LHO_Sel36.lho36==>:UDB_Array:UDBroute3:TUI_Sel2.2"
	switch ":UDB_Array:UDBroute3:TUI_Sel2.tui2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel36.lho36==>:UDB_Array:UDBroute3:LVO_Sel8.3"
	switch ":UDB_Array:UDBroute3:LVO_Sel8.vo8==>:UDB_Array:DSI_new9:LVO_Sel8.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel8.vo8==>:UDB_Array:DSI_new9:LHO_Sel43.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel43.lho43==>:UDB_Array:DSI_new9:DOT_Sel4.18"
	switch ":UDB_Array:DSI_new9:DOT_Sel4.ot4==>:UDB_Array:PortAdapter9:inputMux2.pinIn_4"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_6==>:ioport10:hsiomOut6.fixedIn6_DSI_GPIO"
	switch ":ioport10:hsiomOut6.hsiomOut6==>:ioport10:smartio_mux_in6.direct_out"
	switch ":ioport10:smartio_mux_in6.smartio_mux_in==>:ioport10:pin6.pin_input"
	term   ":ioport10:pin6.pin_input"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[3]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_1"
	switch ":UDB_Array:UDBroute3:LHO_Sel36.lho36==>:UDB_Array:UDBroute3:TUI_Sel21.2"
	switch ":UDB_Array:UDBroute3:TUI_Sel21.tui21==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_1"
end mywire_1_1
net AMuxHw_Decoder_old_id_1
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[1].2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel34.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel34.lho34==>:UDB_Array:UDBroute3:TUI_Sel1.3"
	switch ":UDB_Array:UDBroute3:TUI_Sel1.tui1==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_0"
	switch ":UDB_Array:UDBroute3:LHO_Sel34.lho34==>:UDB_Array:UDBroute3:TUI_Sel14.3"
	switch ":UDB_Array:UDBroute3:TUI_Sel14.tui14==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_0"
end AMuxHw_Decoder_old_id_1
net AMuxHw_Decoder_old_id_0
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[3].1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel48.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel48.lho48==>:UDB_Array:UDBroute3:TUI_Sel7.4"
	switch ":UDB_Array:UDBroute3:TUI_Sel7.tui7==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_input.mc[3]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].main_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute3:LHO_Sel0.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel0.lho0==>:UDB_Array:UDBroute3:TUI_Sel23.0"
	switch ":UDB_Array:UDBroute3:TUI_Sel23.tui23==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].main_2"
end AMuxHw_Decoder_old_id_0
net ClockBlock_PeriClk
	term   ":Clockcontainer:Clock[0].periclk"
	switch ":Clockcontainer:Clock[0].periclk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.9"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_sc_clk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_sc_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_sc_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.clock"
	term   ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.clock"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[2].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].clock_0"
end ClockBlock_PeriClk
net Net_1054
	term   ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:controlcell.control_2==>:UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[2].control_2"
	switch ":UDB_Array:udb@[UDB=(0,2)]:StatusControl:permute_control[2].out_2==>:UDB_Array:UDBroute3:LHO_Sel17.9"
	switch ":UDB_Array:UDBroute3:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:LHO_Sel17.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:LVO_Sel0.1"
	switch ":UDB_Array:UDBroute4:LVO_Sel0.vo0==>:UDB_Array:DSI_new10:LVO_Sel0.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel0.vo0==>:UDB_Array:DSI_new10:LHO_Sel55.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel55.lho55==>:UDB_Array:DSI_new10:DOT_Sel6.12"
	switch ":UDB_Array:DSI_new10:DOT_Sel6.ot6==>:UDB_Array:PortAdapter10:inputMux2.pinIn_6"
	switch ":UDB_Array:PortAdapter10:inputMux2.paOut_5==>:ioport9:hsiomOut5.fixedIn5_DSI_GPIO"
	switch ":ioport9:hsiomOut5.hsiomOut5==>:ioport9:smartio_mux_in5.direct_out"
	switch ":ioport9:smartio_mux_in5.smartio_mux_in==>:ioport9:pin5.pin_input"
	term   ":ioport9:pin5.pin_input"
	switch ":UDB_Array:DSI_new10:LHO_Sel55.lho55==>:UDB_Array:DSI_new10:RHO_Sel55.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel55.rho55==>:UDB_Array:DSI_new9:LHO_Sel55.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel55.lho55==>:UDB_Array:DSI_new9:RHO_Sel55.1"
	switch ":UDB_Array:DSI_new9:RHO_Sel55.rho55==>:UDB_Array:DSI_new8:LHO_Sel55.0"
	switch ":UDB_Array:DSI_new8:LHO_Sel55.lho55==>:UDB_Array:DSI_new8:RHO_Sel55.1"
	switch ":UDB_Array:DSI_new8:RHO_Sel55.rho55==>:UDB_Array:DSI_new7:LHO_Sel55.0"
	switch ":UDB_Array:DSI_new7:LHO_Sel55.lho55==>:UDB_Array:DSI_new7:DOP_Sel9.12"
	switch ":UDB_Array:DSI_new7:DOP_Sel9.op9==>:tr_group_permute_14.in_6"
	switch ":tr_group_permute_14.out_14==>:tr_group_permute_14.out_14_limit"
	switch ":tr_group_permute_14.out_14_limit==>:tr_group_permute_2.in_41"
	switch ":tr_group_permute_2.out_0==>:tr_group_permute_2.out_0_limit"
	switch ":tr_group_permute_2.out_0_limit==>:TCPWMcontainer:permute[0].0"
	switch ":TCPWMcontainer:permute[0].reload==>:TCPWMcontainer:TCPWM[0].reload"
	term   ":TCPWMcontainer:TCPWM[0].reload"
end Net_1054
net Net_1061
	term   ":TCPWMcontainer:TCPWM[0].tr_compare_match"
	switch ":TCPWMcontainer:TCPWM[0].tr_compare_match==>:UDB_Array:DSI_new0:LHO_Sel71.3"
	switch ":UDB_Array:DSI_new0:LHO_Sel71.lho71==>:UDB_Array:DSI_new0:LVO_Sel9.5"
	switch ":UDB_Array:DSI_new0:LVO_Sel9.vo9==>:UDB_Array:UDBroute0:TOP_V_BOT9.0"
	switch ":UDB_Array:UDBroute0:TOP_V_BOT9.vi9==>:UDB_Array:UDBroute0:LVO_Sel9.15"
	switch ":UDB_Array:UDBroute0:LVO_Sel9.vo9==>:UDB_Array:DSI_new6:LVO_Sel9.15"
	switch ":UDB_Array:DSI_new6:LVO_Sel9.vo9==>:UDB_Array:DSI_new6:LHO_Sel37.13"
	switch ":UDB_Array:DSI_new6:LHO_Sel37.lho37==>:UDB_Array:DSI_new7:LHO_Sel37.15"
	switch ":UDB_Array:DSI_new7:LHO_Sel37.lho37==>:UDB_Array:DSI_new8:LHO_Sel37.15"
	switch ":UDB_Array:DSI_new8:LHO_Sel37.lho37==>:UDB_Array:DSI_new9:LHO_Sel37.15"
	switch ":UDB_Array:DSI_new9:LHO_Sel37.lho37==>:UDB_Array:DSI_new9:DOT_Sel6.2"
	switch ":UDB_Array:DSI_new9:DOT_Sel6.ot6==>:UDB_Array:PortAdapter9:inputMux2.pinIn_6"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_4==>:ioport10:hsiomOut4.fixedIn4_DSI_GPIO"
	switch ":ioport10:hsiomOut4.hsiomOut4==>:ioport10:smartio_mux_in4.direct_out"
	switch ":ioport10:smartio_mux_in4.smartio_mux_in==>:ioport10:pin4.pin_input"
	term   ":ioport10:pin4.pin_input"
	switch ":TCPWMcontainer:TCPWM[0].tr_compare_match==>:tr_group_permute_11.in_9"
	switch ":tr_group_permute_11.out_7==>:tr_group_permute_11.out_7_limit"
	switch ":tr_group_permute_11.out_7_limit==>:tr_group_permute_6.in_16"
	switch ":tr_group_permute_6.out_0==>:SARADCcontainer:SARADC[0].tr_sar_in"
	term   ":SARADCcontainer:SARADC[0].tr_sar_in"
end Net_1061
net Net_1084
	term   ":SARADCcontainer:SARADC[0].dsi_sar_sample_done"
	switch ":SARADCcontainer:SARADC[0].dsi_sar_sample_done==>:UDB_Array:DSI_new8:LHO_Sel67.3"
	switch ":UDB_Array:DSI_new8:LHO_Sel67.lho67==>:UDB_Array:DSI_new9:LHO_Sel67.15"
	switch ":UDB_Array:DSI_new9:LHO_Sel67.lho67==>:UDB_Array:DSI_new10:LHO_Sel67.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel67.lho67==>:UDB_Array:DSI_new10:DOT_Sel4.20"
	switch ":UDB_Array:DSI_new10:DOT_Sel4.ot4==>:UDB_Array:PortAdapter10:inputMux2.pinIn_4"
	switch ":UDB_Array:PortAdapter10:inputMux2.paOut_6==>:ioport9:hsiomOut6.fixedIn6_DSI_GPIO"
	switch ":ioport9:hsiomOut6.hsiomOut6==>:ioport9:smartio_mux_in6.direct_out"
	switch ":ioport9:smartio_mux_in6.smartio_mux_in==>:ioport9:pin6.pin_input"
	term   ":ioport9:pin6.pin_input"
	switch ":UDB_Array:DSI_new8:LHO_Sel67.lho67==>:UDB_Array:DSI_new8:RHO_Sel67.1"
	switch ":UDB_Array:DSI_new8:RHO_Sel67.rho67==>:UDB_Array:DSI_new7:LHO_Sel67.0"
	switch ":UDB_Array:DSI_new7:LHO_Sel67.lho67==>:UDB_Array:DSI_new7:DOP_Sel11.12"
	switch ":UDB_Array:DSI_new7:DOP_Sel11.op11==>:tr_group_permute_14.in_8"
	switch ":tr_group_permute_14.out_7==>:tr_group_permute_14.out_7_limit"
	switch ":tr_group_permute_14.out_7_limit==>:tr_group_permute_0.in_50"
	switch ":tr_group_permute_0.out_0==>:CPUSScontainer:DMAC[0]:dma_0.dmareq"
	term   ":CPUSScontainer:DMAC[0]:dma_0.dmareq"
end Net_1084
net AMuxHw_Decoder_one_hot_0
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[2].0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute3:LHO_Sel89.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel89.lho89==>:UDB_Array:UDBroute3:LVO_Sel9.7"
	switch ":UDB_Array:UDBroute3:LVO_Sel9.vo9==>:UDB_Array:DSI_new9:LVO_Sel9.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel9.vo9==>:UDB_Array:DSI_new9:LHO_Sel42.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel42.lho42==>:UDB_Array:DSI_new9:DOT_Sel3.10"
	switch ":UDB_Array:DSI_new9:DOT_Sel3.ot3==>:UDB_Array:PortAdapter9:inputMux1.pinIn_3"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_0==>:ioport10:hsiomOut0.fixedIn0_DSI_GPIO"
	switch ":ioport10:hsiomOut0.hsiomOut0==>:ioport10:smartio_mux_in0.direct_out"
	switch ":ioport10:smartio_mux_in0.smartio_mux_in==>:ioport10:pin0.pin_input"
	term   ":ioport10:pin0.pin_input"
end AMuxHw_Decoder_one_hot_0
net AMuxHw_Decoder_one_hot_1
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:mc[3].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[0].3"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute3:LHO_Sel21.2"
	switch ":UDB_Array:UDBroute3:LHO_Sel21.lho21==>:UDB_Array:UDBroute3:LVO_Sel0.1"
	switch ":UDB_Array:UDBroute3:LVO_Sel0.vo0==>:UDB_Array:DSI_new9:LVO_Sel0.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel0.vo0==>:UDB_Array:DSI_new9:LHO_Sel45.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel45.lho45==>:UDB_Array:DSI_new9:DOT_Sel0.2"
	switch ":UDB_Array:DSI_new9:DOT_Sel0.ot0==>:UDB_Array:PortAdapter9:inputMux1.pinIn_0"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_1==>:ioport10:hsiomOut1.fixedIn1_DSI_GPIO"
	switch ":ioport10:hsiomOut1.hsiomOut1==>:ioport10:smartio_mux_in1.direct_out"
	switch ":ioport10:smartio_mux_in1.smartio_mux_in==>:ioport10:pin1.pin_input"
	term   ":ioport10:pin1.pin_input"
end AMuxHw_Decoder_one_hot_1
net AMuxHw_Decoder_one_hot_2
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[1].0"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute3:LHO_Sel59.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel59.lho59==>:UDB_Array:UDBroute3:LVO_Sel12.4"
	switch ":UDB_Array:UDBroute3:LVO_Sel12.vo12==>:UDB_Array:DSI_new9:LVO_Sel12.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel12.vo12==>:UDB_Array:DSI_new9:LHO_Sel14.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel14.lho14==>:UDB_Array:DSI_new9:DOT_Sel1.8"
	switch ":UDB_Array:DSI_new9:DOT_Sel1.ot1==>:UDB_Array:PortAdapter9:inputMux1.pinIn_1"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_2==>:ioport10:hsiomOut2.fixedIn2_DSI_GPIO"
	switch ":ioport10:hsiomOut2.hsiomOut2==>:ioport10:smartio_mux_in2.direct_out"
	switch ":ioport10:smartio_mux_in2.smartio_mux_in==>:ioport10:pin2.pin_input"
	term   ":ioport10:pin2.pin_input"
end AMuxHw_Decoder_one_hot_2
net AMuxHw_Decoder_one_hot_3
	term   ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(0,2)]:PLD[1]:permute_output[2].output_2==>:UDB_Array:UDBroute3:LHO_Sel63.3"
	switch ":UDB_Array:UDBroute3:LHO_Sel63.lho63==>:UDB_Array:UDBroute3:LVO_Sel6.5"
	switch ":UDB_Array:UDBroute3:LVO_Sel6.vo6==>:UDB_Array:DSI_new9:LVO_Sel6.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel6.vo6==>:UDB_Array:DSI_new9:LHO_Sel75.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel75.lho75==>:UDB_Array:DSI_new9:DOT_Sel2.6"
	switch ":UDB_Array:DSI_new9:DOT_Sel2.ot2==>:UDB_Array:PortAdapter9:inputMux1.pinIn_2"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_3==>:ioport10:hsiomOut3.fixedIn3_DSI_GPIO"
	switch ":ioport10:hsiomOut3.hsiomOut3==>:ioport10:smartio_mux_in3.direct_out"
	switch ":ioport10:smartio_mux_in3.smartio_mux_in==>:ioport10:pin3.pin_input"
	term   ":ioport10:pin3.pin_input"
end AMuxHw_Decoder_one_hot_3
net CPUSS_swj_swclk_tclk
	term   ":ioport6:pin7.fb"
	switch ":ioport6:pin7.fb==>:ioport6:smartio_mux_out7.direct_in"
	switch ":ioport6:smartio_mux_out7.smartio_mux_out==>:ioport6:hsiomIn7.hsiomIn7"
	switch ":ioport6:hsiomIn7.fixedOut7_DPSLP_5==>:CPUSS[0]swj_swclk_tclk_input_permute.ioport6_fixedOut7_DPSLP_5"
	switch ":CPUSS[0]swj_swclk_tclk_input_permute.CPUSS[0]swj_swclk_tclk==>:CPUSScontainer:CPUSS[0].swj_swclk_tclk"
	term   ":CPUSScontainer:CPUSS[0].swj_swclk_tclk"
end CPUSS_swj_swclk_tclk
net CPUSS_swj_swdio_tms
	term   ":ioport6:pin6.fb"
	switch ":ioport6:pin6.fb==>:ioport6:smartio_mux_out6.direct_in"
	switch ":ioport6:smartio_mux_out6.smartio_mux_out==>:ioport6:hsiomIn6.hsiomIn6"
	switch ":ioport6:hsiomIn6.fixedOut6_DPSLP_5==>:CPUSS[0]swj_swdio_tms_input_permute.ioport6_fixedOut6_DPSLP_5"
	switch ":CPUSS[0]swj_swdio_tms_input_permute.CPUSS[0]swj_swdio_tms==>:CPUSScontainer:CPUSS[0].swj_swdio_tms"
	term   ":CPUSScontainer:CPUSS[0].swj_swdio_tms"
end CPUSS_swj_swdio_tms
net Net_1062_ff11
	term   ":Clockcontainer:Clock[0].ff_div_11"
	switch ":Clockcontainer:Clock[0].ff_div_11==>:Clockcontainer:ff_permute.ff_div_11"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_19==>:TCPWMcontainer:TCPWM[0].clock"
	term   ":TCPWMcontainer:TCPWM[0].clock"
end Net_1062_ff11
net Net_1092
	term   ":CPUSScontainer:DMAC[0]:dma_0.interrupt"
	switch ":CPUSScontainer:DMAC[0]:dma_0.interrupt==>:intc_0:interrupt50.interrupt"
	term   ":intc_0:interrupt50.interrupt"
end Net_1092
net Net_139
	term   ":ioport6:pin0.fb"
	switch ":ioport6:pin0.fb==>:ioport6:smartio_mux_out0.direct_in"
	switch ":ioport6:smartio_mux_out0.smartio_mux_out==>:ioport6:hsiomIn0.hsiomIn0"
	switch ":ioport6:hsiomIn0.fixedOut0_ACT_7==>:SCB[3]i2c_scl_input_permute.ioport6_fixedOut0_ACT_7"
	switch ":SCB[3]i2c_scl_input_permute.SCB[3]i2c_scl==>:SCBcontainer:SCB[3].i2c_scl"
	term   ":SCBcontainer:SCB[3].i2c_scl"
end Net_139
net Net_147
	term   ":ioport6:pin1.fb"
	switch ":ioport6:pin1.fb==>:ioport6:smartio_mux_out1.direct_in"
	switch ":ioport6:smartio_mux_out1.smartio_mux_out==>:ioport6:hsiomIn1.hsiomIn1"
	switch ":ioport6:hsiomIn1.fixedOut1_ACT_7==>:SCB[3]i2c_sda_input_permute.ioport6_fixedOut1_ACT_7"
	switch ":SCB[3]i2c_sda_input_permute.SCB[3]i2c_sda==>:SCBcontainer:SCB[3].i2c_sda"
	term   ":SCBcontainer:SCB[3].i2c_sda"
end Net_147
net Net_741
	term   ":SARADCcontainer:SARADC[0].tr_sar_out"
	switch ":SARADCcontainer:SARADC[0].tr_sar_out==>:UDB_Array:DSI_new8:LHO_Sel88.3"
	switch ":UDB_Array:DSI_new8:LHO_Sel88.lho88==>:UDB_Array:DSI_new9:RVO_Sel15.15"
	switch ":UDB_Array:DSI_new9:RVO_Sel15.vo31==>:UDB_Array:UDBroute3:TOP_V_BOT31.1"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT31.vi31==>:UDB_Array:UDBroute3:RVO_Sel15.31"
	switch ":UDB_Array:UDBroute3:RVO_Sel15.vo31==>:UDB_Array:DSI_new3:RVO_Sel15.31"
	switch ":UDB_Array:DSI_new3:RVO_Sel15.vo31==>:UDB_Array:DSI_new3:RHO_Sel55.0"
	switch ":UDB_Array:DSI_new3:RHO_Sel55.rho55==>:UDB_Array:DSI_new4:LHO_Sel55.0"
	switch ":UDB_Array:DSI_new4:LHO_Sel55.lho55==>:UDB_Array:DSI_new4:DOT_Sel0.20"
	switch ":UDB_Array:DSI_new4:DOT_Sel0.ot0==>:UDB_Array:PortAdapter4:inputMux1.pinIn_0"
	switch ":UDB_Array:PortAdapter4:inputMux1.paOut_2==>:ioport6:hsiomOut2.fixedIn2_DSI_GPIO"
	switch ":ioport6:hsiomOut2.hsiomOut2==>:ioport6:smartio_mux_in2.direct_out"
	switch ":ioport6:smartio_mux_in2.smartio_mux_in==>:ioport6:pin2.pin_input"
	term   ":ioport6:pin2.pin_input"
end Net_741
net \ADC:Net_423\
	term   ":SARADCcontainer:SARADC[0].interrupt"
	switch ":SARADCcontainer:SARADC[0].interrupt==>:intc_0:interrupt138.interrupt"
	term   ":intc_0:interrupt138.interrupt"
end \ADC:Net_423\
net \ADC:Net_428_ff49\
	term   ":Clockcontainer:Clock[0].ff_div_49"
	switch ":Clockcontainer:Clock[0].ff_div_49==>:Clockcontainer:ff_permute.ff_div_49"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_57==>:SARADCcontainer:SARADC[0].clock"
	term   ":SARADCcontainer:SARADC[0].clock"
end \ADC:Net_428_ff49\
net \UART:Net_1172\
	term   ":ioport5:pin0.fb"
	switch ":ioport5:pin0.fb==>:ioport5:smartio_mux_out0.direct_in"
	switch ":ioport5:smartio_mux_out0.smartio_mux_out==>:ioport5:hsiomIn0.hsiomIn0"
	switch ":ioport5:hsiomIn0.fixedOut0_ACT_6==>:SCB[5]uart_rx_input_permute.ioport5_fixedOut0_ACT_6"
	switch ":SCB[5]uart_rx_input_permute.SCB[5]uart_rx==>:SCBcontainer:SCB[5].uart_rx"
	term   ":SCBcontainer:SCB[5].uart_rx"
end \UART:Net_1172\
net \UART:Net_847_ff1\
	term   ":Clockcontainer:Clock[0].ff_div_5"
	switch ":Clockcontainer:Clock[0].ff_div_5==>:Clockcontainer:ff_permute.ff_div_5"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_5==>:SCBcontainer:SCB[5].clock"
	term   ":SCBcontainer:SCB[5].clock"
end \UART:Net_847_ff1\
net \UART:intr_wire\
	term   ":SCBcontainer:SCB[5].interrupt"
	switch ":SCBcontainer:SCB[5].interrupt==>:intc_0:interrupt46.interrupt"
	term   ":intc_0:interrupt46.interrupt"
end \UART:intr_wire\
net \UART:tx_wire\
	term   ":SCBcontainer:SCB[5].uart_tx"
	switch ":SCBcontainer:SCB[5].uart_tx==>:ioport5:hsiomOut1.fixedIn1_ACT_6"
	switch ":ioport5:hsiomOut1.hsiomOut1==>:ioport5:smartio_mux_in1.direct_out"
	switch ":ioport5:smartio_mux_in1.smartio_mux_in==>:ioport5:pin1.pin_input"
	term   ":ioport5:pin1.pin_input"
end \UART:tx_wire\
net \mI2C:clock_wire_ff0\
	term   ":Clockcontainer:Clock[0].ff_div_3"
	switch ":Clockcontainer:Clock[0].ff_div_3==>:Clockcontainer:ff_permute.ff_div_3"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_3==>:SCBcontainer:SCB[3].clock"
	term   ":SCBcontainer:SCB[3].clock"
end \mI2C:clock_wire_ff0\
net \mI2C:intr_wire\
	term   ":SCBcontainer:SCB[3].interrupt"
	switch ":SCBcontainer:SCB[3].interrupt==>:intc_0:interrupt44.interrupt"
	term   ":intc_0:interrupt44.interrupt"
end \mI2C:intr_wire\
