
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000058                       # Number of seconds simulated (Second)
simTicks                                     58153000                       # Number of ticks simulated (Tick)
finalTick                                    58153000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.20                       # Real time elapsed on the host (Second)
hostTickRate                                287021782                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     650908                       # Number of bytes of host memory used (Byte)
simInsts                                        22877                       # Number of instructions simulated (Count)
simOps                                          47474                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   112872                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     234223                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           116307                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           90985                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      433                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          77481                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    294                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                43922                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             60312                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 393                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               60462                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.281483                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.179786                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     40584     67.12%     67.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      3166      5.24%     72.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      2783      4.60%     76.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      3091      5.11%     82.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3268      5.41%     87.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      2514      4.16%     91.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2470      4.09%     95.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1674      2.77%     98.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       912      1.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 60462                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     895     76.43%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     76.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    169     14.43%     90.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   107      9.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          266      0.34%      0.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         59495     76.79%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           26      0.03%     77.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            44      0.06%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        10287     13.28%     90.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7354      9.49%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            6      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            3      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          77481                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.666177                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                1171                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015113                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   216859                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  135409                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           72889                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        30                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       24                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               12                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       78371                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           15                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                          1479                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           6307                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          794                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                      91418                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      223                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                        12264                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        9072                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                       168                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            28                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          753                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                104                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                161                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            1574                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     1735                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                             74602                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          9711                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2879                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              16679                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           8280                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         6968                       # Number of stores executed (Count)
system.cpu.numRate                           0.641423                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                        73751                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                       72901                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                         52116                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                         83183                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.626798                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.626522                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             447                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           55845                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       22877                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         47474                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.084015                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.084015                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.196695                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.196695                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      98078                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     58022                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          15                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          9                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       39655                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      23492                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     33337                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       14                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads          12264                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9072                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          893                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          472                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   15132                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             11227                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1772                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 5033                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    4192                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.832903                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    1167                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 30                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             632                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              615                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          125                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           43766                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              40                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1376                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        53884                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.881041                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.920025                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           40152     74.52%     74.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            3501      6.50%     81.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2071      3.84%     84.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3299      6.12%     90.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1488      2.76%     93.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             577      1.07%     94.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             439      0.81%     95.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             393      0.73%     96.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1964      3.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        53884                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                22877                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  47474                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       11137                       # Number of memory references committed (Count)
system.cpu.commit.loads                          5984                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          20                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       6124                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         12                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       46601                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   500                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           35      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        36243     76.34%     76.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           24      0.05%     76.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           35      0.07%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         5981     12.60%     89.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5150     10.85%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            3      0.01%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            3      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        47474                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1964                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data          13032                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             13032                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         13032                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            13032                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          396                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             396                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          396                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            396                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     31348499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     31348499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     31348499                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     31348499                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        13428                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         13428                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        13428                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        13428                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.029491                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.029491                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.029491                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.029491                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 79162.876263                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 79162.876263                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 79162.876263                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 79162.876263                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          506                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      50.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.demandMshrHits::cpu.data          167                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           167                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          167                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          167                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          229                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          229                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          229                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     19239999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     19239999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     19239999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     19239999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 84017.462882                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 84017.462882                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 84017.462882                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 84017.462882                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                      2                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         7996                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            7996                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          277                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           277                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     21678500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     21678500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         8273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         8273                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.033482                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.033482                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 78261.732852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 78261.732852                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          166                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          166                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          111                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          111                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      9751500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      9751500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.013417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.013417                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 87851.351351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 87851.351351                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         5036                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           5036                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          119                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          119                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      9669999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      9669999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         5155                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         5155                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.023084                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.023084                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81260.495798                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81260.495798                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          118                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          118                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      9488499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      9488499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.022890                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.022890                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 80411.008475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 80411.008475                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           134.977982                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                13261                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                225                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              58.937778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   134.977982                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.263629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.263629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          223                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          205                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.435547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              53937                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             53937                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    26166                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 16998                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     14352                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1467                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1479                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4328                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   523                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 105575                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2672                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              27610                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          58090                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       15132                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5376                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         29518                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3960                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1162                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      7220                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   742                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              60462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.955145                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.232275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    42335     70.02%     70.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      863      1.43%     71.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      831      1.37%     72.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1186      1.96%     74.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      915      1.51%     76.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1146      1.90%     78.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      987      1.63%     79.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      775      1.28%     81.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    11424     18.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                60462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.130104                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.499454                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           6261                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              6261                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          6261                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             6261                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          959                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             959                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          959                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            959                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     72305000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     72305000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     72305000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     72305000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         7220                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          7220                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         7220                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         7220                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.132825                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.132825                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.132825                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.132825                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75396.246090                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 75396.246090                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75396.246090                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 75396.246090                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          175                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      87.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          246                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               246                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          232                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           232                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          232                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          232                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          727                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          727                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          727                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          727                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     57914500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     57914500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     57914500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     57914500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.100693                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.100693                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.100693                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.100693                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79662.310867                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79662.310867                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79662.310867                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79662.310867                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    246                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         6261                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            6261                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          959                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           959                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     72305000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     72305000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         7220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         7220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.132825                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.132825                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75396.246090                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75396.246090                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          232                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          232                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          727                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          727                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     57914500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     57914500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.100693                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.100693                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79662.310867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79662.310867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           289.612448                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 6988                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                727                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               9.612105                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   289.612448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.565649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.565649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          477                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          356                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.931641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              29607                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             29607                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1239                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6273                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 104                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3914                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      8                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               5984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.973763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.649161                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   5834     97.49%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    1      0.02%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.03%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.02%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    6      0.10%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.03%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.02%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    3      0.05%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.07%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.05%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 10      0.17%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.07%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 18      0.30%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 10      0.17%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.15%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 17      0.28%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 12      0.20%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  5      0.08%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 34      0.57%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.07%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 5984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    9670                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6970                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       169                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        32                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    7408                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       255                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1479                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    27450                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8458                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1058                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     14355                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  7662                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 100540                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    356                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    129                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   6908                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              112562                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      251732                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   143054                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        21                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 52921                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    59616                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      43                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  42                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      4424                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           142900                       # The number of ROB reads (Count)
system.cpu.rob.writes                          189136                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    22877                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      47474                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    17                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     23                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        23                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    23                       # number of overall hits (Count)
system.l2.overallHits::total                       23                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  700                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  225                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     925                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 700                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 225                       # number of overall misses (Count)
system.l2.overallMisses::total                    925                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        56567500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        18845000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           75412500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       56567500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       18845000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          75412500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                723                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                225                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   948                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               723                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               225                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  948                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.968188                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.975738                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.968188                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.975738                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80810.714286                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 83755.555556                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    81527.027027                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 80810.714286                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 83755.555556                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   81527.027027                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst              700                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              225                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 925                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             700                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             225                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                925                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     49567500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     16595000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       66162500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     49567500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     16595000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      66162500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.968188                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.975738                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.968188                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.975738                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70810.714286                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73755.555556                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 71527.027027                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70810.714286                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73755.555556                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 71527.027027                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 23                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           700                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              700                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     56567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     56567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          723                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            723                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.968188                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.968188                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80810.714286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80810.714286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          700                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          700                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     49567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     49567500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.968188                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.968188                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70810.714286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70810.714286                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data              114                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 114                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      9265000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        9265000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data            114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               114                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81271.929825                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81271.929825                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          114                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             114                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      8125000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      8125000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71271.929825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71271.929825                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data          111                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             111                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      9580000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      9580000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          111                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           111                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86306.306306                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86306.306306                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          111                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          111                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      8470000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      8470000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76306.306306                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76306.306306                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          245                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              245                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          245                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          245                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   478.565671                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         1199                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        925                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.296216                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst       343.217931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       135.347739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.083793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.033044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.116837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            925                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  122                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  803                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.225830                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10517                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10517                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples       700.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       225.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000563000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1821                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         925                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       925                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   925                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   59200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1018004230.22028100                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      58007000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      62710.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        44800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        14400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 770381579.626158595085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 247622650.594122409821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          225                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     20793250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data      7327250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29704.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32565.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        44800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        14400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          59200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        44800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        44800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          225                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      770381580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      247622651                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1018004230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    770381580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     770381580                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     770381580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     247622651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1018004230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  925                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           85                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10776750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               4625000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           28120500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11650.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30400.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 681                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   239.596639                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   155.607552                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   257.795075                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           91     38.24%     38.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           73     30.67%     68.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           26     10.92%     79.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           18      7.56%     87.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            4      1.68%     89.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            6      2.52%     91.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.10%     93.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.68%     95.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      4.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          238                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 59200                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             1018.004230                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.95                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          921060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          478170                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        4383960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     26181810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       283200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      36550680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   628.526129                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       543500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     55789500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          821100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          425040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2220540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     25745760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       650400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      34165320                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   587.507437                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1457750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     54875250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 811                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                114                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               114                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            811                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         1850                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1850                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        59200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total        59200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    59200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                925                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      925    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  925                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             1125000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4936750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            925                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                838                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          246                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                4                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               4                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               114                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              114                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            727                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           111                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1696                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          460                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   2156                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   76416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               4                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples               956                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.009414                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.096620                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                     947     99.06%     99.06% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       9      0.94%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                 956                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     58153000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             848000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1090500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            339500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1204                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          252                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
