
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.104482                       # Number of seconds simulated
sim_ticks                                1104481871500                       # Number of ticks simulated
final_tick                               1104481871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 579797                       # Simulator instruction rate (inst/s)
host_op_rate                                   847026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1280751049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658696                       # Number of bytes of host memory used
host_seconds                                   862.37                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           58176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        31512608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31570784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        58176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17911616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17911616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           984769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              986587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        559738                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             559738                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              52673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           28531576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28584248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         52673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16217211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16217211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16217211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             52673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          28531576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44801460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      986587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559738                       # Number of write requests accepted
system.mem_ctrls.readBursts                    986587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63116416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31631872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31570784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17911616                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 65462                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             30181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32303                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1104478626500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                986587                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               559738                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  969755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       751061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.152502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.207017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.649470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       532190     70.86%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       140194     18.67%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29945      3.99%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12536      1.67%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16188      2.16%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4526      0.60%     97.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1797      0.24%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          993      0.13%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12692      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       751061                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.988602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.519996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.099582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        28764     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28778                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.174508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.147151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11243     39.07%     39.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1286      4.47%     43.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16233     56.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28778                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26068915500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44560053000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4930970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26433.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45183.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   529964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  199416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     714260.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2653938000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1410597705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3509931180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1267342920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42827500560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24932279940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1598771040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    145406319420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43559506080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     151117213815                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           418294137420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            378.724310                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1045613073500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2249010750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18160106000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 613308814750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 113435325000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38457010250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 318871604750                       # Time in different power states
system.mem_ctrls_1.actEnergy               2708644680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1439678790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3531493980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1312631640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42576727440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25094884980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1594732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    144376925070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43355572320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     151647219060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           417650357580                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.141430                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1045233118750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2234537750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18053216000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 615748777500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 112904658000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   38922784000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 316617898250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2208963743                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2208963743                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3166487                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.105882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292816939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3168535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.413983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3931131500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.105882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2012                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         299154009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        299154009                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223585218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223585218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69231721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69231721                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     292816939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        292816939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    292816939                       # number of overall hits
system.cpu.dcache.overall_hits::total       292816939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2345160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2345160                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       806991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       806991                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3152151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3152151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3168535                       # number of overall misses
system.cpu.dcache.overall_misses::total       3168535                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  74083215000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  74083215000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50003251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50003251000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 124086466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124086466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 124086466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124086466000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010380                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011522                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010705                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31589.833956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31589.833956                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61962.588183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61962.588183                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39365.647775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39365.647775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39162.094154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39162.094154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2924                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   208.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1549053                       # number of writebacks
system.cpu.dcache.writebacks::total           1549053                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2345160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2345160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       806991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       806991                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3152151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3152151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3168535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3168535                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  71738055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  71738055000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49196260000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49196260000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1358642000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1358642000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 120934315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 120934315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 122292957000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 122292957000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30589.833956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30589.833956                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60962.588183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60962.588183                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82924.926758                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82924.926758                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38365.647775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38365.647775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38596.056853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38596.056853                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               478                       # number of replacements
system.cpu.icache.tags.tagsinuse           999.075204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396010                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          371164.152268                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   999.075204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.487830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1310                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.670898                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399714                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399714                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396010                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396010                       # number of overall hits
system.cpu.icache.overall_hits::total       687396010                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1852                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1852                       # number of overall misses
system.cpu.icache.overall_misses::total          1852                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    164643000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164643000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    164643000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164643000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    164643000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164643000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88900.107991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88900.107991                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88900.107991                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88900.107991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88900.107991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88900.107991                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          478                       # number of writebacks
system.cpu.icache.writebacks::total               478                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1852                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1852                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1852                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1852                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1852                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1852                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    162791000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162791000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    162791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    162791000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162791000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87900.107991                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87900.107991                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87900.107991                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87900.107991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87900.107991                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87900.107991                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    954183                       # number of replacements
system.l2.tags.tagsinuse                 32638.747515                       # Cycle average of tags in use
system.l2.tags.total_refs                     5350400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    986951                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.421140                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5515870000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       29.363195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         77.301138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32532.083183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.992800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32217                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26336355                       # Number of tag accesses
system.l2.tags.data_accesses                 26336355                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1549053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1549053                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          478                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              478                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             332706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                332706                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1851060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1851060                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2183766                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2183800                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   34                       # number of overall hits
system.l2.overall_hits::cpu.data              2183766                       # number of overall hits
system.l2.overall_hits::total                 2183800                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           474285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474285                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1818                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       510484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          510484                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1818                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              984769                       # number of demand (read+write) misses
system.l2.demand_misses::total                 986587                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1818                       # number of overall misses
system.l2.overall_misses::cpu.data             984769                       # number of overall misses
system.l2.overall_misses::total                986587                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  44492360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44492360500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    159655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    159655000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  50118251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50118251000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     159655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   94610611500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94770266500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    159655000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  94610611500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94770266500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1549053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1549053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          478                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         806991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            806991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2361544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2361544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1852                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3168535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3170387                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1852                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3168535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3170387                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.587720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587720                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981641                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.216165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.216165                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.310796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311188                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.310796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311188                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93809.335104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93809.335104                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87819.031903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87819.031903                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98177.907633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98177.907633                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87819.031903                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96073.913273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96058.701868                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87819.031903                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96073.913273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96058.701868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               559738                       # number of writebacks
system.l2.writebacks::total                    559738                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       474285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474285                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1818                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       510484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       510484                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         984769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            986587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        984769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           986587                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  39749510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39749510500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    141475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    141475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  45013411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45013411000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    141475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  84762921500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84904396500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    141475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  84762921500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84904396500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.587720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.587720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.216165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216165                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.310796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.310796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311188                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83809.335104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83809.335104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77819.031903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77819.031903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88177.907633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88177.907633                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77819.031903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86073.913273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86058.701868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77819.031903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86073.913273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86058.701868                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1939506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       952919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             512302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       559738                       # Transaction distribution
system.membus.trans_dist::CleanEvict           393181                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474285                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        512302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2926093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2926093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2926093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49482400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49482400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49482400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            986587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  986587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              986587                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3058991000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3351248000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6337352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3166965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1264                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1104481871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2363396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2108791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2011879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           806991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          806991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1852                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2361544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9503557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9507739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    150962816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              151037376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          954183                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17911616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4124570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4123305     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1265      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4124570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3943441500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1852000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3168535000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
