Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 29 18:08:01 2022
| Host         : SubhangPC running 64-bit major release  (build 9200)
| Command      : report_drc -file PLC_project_wrapper_drc_opted.rpt -pb PLC_project_wrapper_drc_opted.pb -rpx PLC_project_wrapper_drc_opted.rpx
| Design       : PLC_project_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

