Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Dec 15 10:38:38 2021
| Host         : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./crc32_0032.rpt
| Design       : crc32_0032_top
| Device       : xczu3egsbva484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  175 |     0 |     70560 |  0.25 |
|   LUT as Logic          |  175 |     0 |     70560 |  0.25 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |  113 |     0 |    141120 |  0.08 |
|   Register as Flip Flop |  113 |     0 |    141120 |  0.08 |
|   Register as Latch     |    0 |     0 |    141120 |  0.00 |
| CARRY8                  |    0 |     0 |      8820 |  0.00 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 65    |          Yes |           - |          Set |
| 48    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |   32 |     0 |      8820 |  0.36 |
|   CLBL                                     |   19 |     0 |           |       |
|   CLBM                                     |   13 |     0 |           |       |
| LUT as Logic                               |  175 |     0 |     70560 |  0.25 |
|   using O5 output only                     |    7 |       |           |       |
|   using O6 output only                     |  163 |       |           |       |
|   using O5 and O6                          |    5 |       |           |       |
| LUT as Memory                              |    0 |     0 |     28800 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              |  113 |     0 |    141120 |  0.08 |
|   Register driven from within the CLB      |   71 |       |           |       |
|   Register driven from outside the CLB     |   42 |       |           |       |
|     LUT in front of the register is unused |   12 |       |           |       |
|     LUT in front of the register is used   |   30 |       |           |       |
| Unique Control Sets                        |    7 |       |     17640 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |     0 |        82 | 54.88 |
| HPIOB_M          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |   17 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    1 |     0 |         6 | 16.67 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |   67 |                 CLB |
| FDPE     |   65 |            Register |
| FDCE     |   48 |            Register |
| LUT4     |   47 |                 CLB |
| LUT2     |   44 |                 CLB |
| OBUF     |   33 |                 I/O |
| LUT5     |   18 |                 CLB |
| INBUF    |   12 |                 I/O |
| IBUFCTRL |   12 |              Others |
| LUT3     |    4 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Dec 15 10:38:41 2021
| Host              : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -file ./crc32_0032.rpt -append
| Design            : crc32_0032_top
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 CRCGEN/curr_crc_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@0.590ns period=1.180ns})
  Destination:            CRCGEN/curr_crc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@0.590ns period=1.180ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.180ns  (CLK rise@1.180ns - CLK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.373ns (33.453%)  route 0.742ns (66.547%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 3.285 - 1.180 ) 
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.809ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.735ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    B2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    CLK_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.343     0.862    CLK_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.890 r  CLK_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=113, routed)         1.753     2.643    CRCGEN/CLK
    SLICE_X46Y77         FDPE                                         r  CRCGEN/curr_crc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.741 r  CRCGEN/curr_crc_reg[0]/Q
                         net (fo=7, routed)           0.359     3.100    CRCGEN/curr_crc[0]
    SLICE_X43Y79         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     3.164 r  CRCGEN/CRC[31]_i_4/O
                         net (fo=3, routed)           0.177     3.341    CRCGEN/CRC[31]_i_4_n_0
    SLICE_X46Y79         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.489 r  CRCGEN/curr_crc[29]_i_2/O
                         net (fo=1, routed)           0.148     3.637    CRCGEN/curr_crc[29]_i_2_n_0
    SLICE_X46Y78         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.700 r  CRCGEN/curr_crc[29]_i_1/O
                         net (fo=1, routed)           0.058     3.758    CRCGEN/p_0_in[29]
    SLICE_X46Y78         FDPE                                         r  CRCGEN/curr_crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.180     1.180 r  
    B2                                                0.000     1.180 r  CLK (IN)
                         net (fo=0)                   0.000     1.180    CLK_IBUF_inst/I
    B2                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.252     1.432 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.432    CLK_IBUF_inst/OUT
    B2                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.432 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.302     1.734    CLK_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.758 r  CLK_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=113, routed)         1.527     3.285    CRCGEN/CLK
    SLICE_X46Y78         FDPE                                         r  CRCGEN/curr_crc_reg[29]/C
                         clock pessimism              0.486     3.771    
                         clock uncertainty           -0.035     3.735    
    SLICE_X46Y78         FDPE (Setup_DFF_SLICEL_C_D)
                                                      0.027     3.762    CRCGEN/curr_crc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  0.005    




