Classic Timing Analyzer report for 8bitbrain
Fri Apr 02 01:14:44 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                                 ; To                               ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 23.856 ns                        ; reset                                                                                                                                ; controller:inst1|key3[6]         ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 17.093 ns                        ; p2s:inst5|data_out                                                                                                                   ; p2s_dout                         ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                                             ; altera_reserved_tdo              ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 2.037 ns                         ; altera_internal_jtag~TDIUTAP                                                                                                         ; sld_hub:sld_hub_inst|irsr_reg[5] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A                                      ; None          ; 10.77 MHz ( period = 92.863 ns ) ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[6]         ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 134.99 MHz ( period = 7.408 ns ) ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                             ; sld_hub:sld_hub_inst|tdo         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; controller:inst1|curbtns[4]                                                                                                          ; controller:inst1|diff_btn_vec[4] ; clk                          ; clk                          ; 184          ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                                                                                                                      ;                                  ;                              ;                              ; 184          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                 ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.77 MHz ( period = 92.863 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 92.543 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.754 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[5]  ; clk        ; clk      ; None                        ; None                      ; 92.434 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.752 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[0]  ; clk        ; clk      ; None                        ; None                      ; 92.432 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.78 MHz ( period = 92.742 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 92.422 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.80 MHz ( period = 92.590 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 92.274 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.468 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 92.152 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.81 MHz ( period = 92.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 92.150 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.447 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 92.127 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.82 MHz ( period = 92.408 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 92.092 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.247 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[10] ; clk        ; clk      ; None                        ; None                      ; 91.931 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.84 MHz ( period = 92.240 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 91.920 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.85 MHz ( period = 92.161 ns )                    ; wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[11] ; clk        ; clk      ; None                        ; None                      ; 91.841 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.89 MHz ( period = 91.796 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 91.446 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.91 MHz ( period = 91.643 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 91.322 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.609 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 91.259 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.92 MHz ( period = 91.539 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 91.189 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.476 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 91.155 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.469 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 91.148 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.93 MHz ( period = 91.466 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 91.145 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.174 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 90.824 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.150 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 90.829 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 10.97 MHz ( period = 91.148 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 90.827 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.777 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 90.464 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.02 MHz ( period = 90.727 ns )                    ; wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 90.414 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.669 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 89.356 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.619 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 89.301 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.384 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 89.071 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.328 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 89.015 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.298 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 88.985 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.298 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 88.985 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.298 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 88.985 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.298 ns )                    ; wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 88.985 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                      ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                              ; To                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 134.99 MHz ( period = 7.408 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 139.98 MHz ( period = 7.144 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.316 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.298 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 145.65 MHz ( period = 6.866 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 146.46 MHz ( period = 6.828 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 148.41 MHz ( period = 6.738 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 150.11 MHz ( period = 6.662 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.964 ns                ;
; N/A                                     ; 156.40 MHz ( period = 6.394 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.942 ns                ;
; N/A                                     ; 157.73 MHz ( period = 6.340 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.907 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 167.90 MHz ( period = 5.956 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 173.52 MHz ( period = 5.763 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.488 ns                ;
; N/A                                     ; 174.89 MHz ( period = 5.718 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.414 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.358 ns                ;
; N/A                                     ; 178.48 MHz ( period = 5.603 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.328 ns                ;
; N/A                                     ; 178.86 MHz ( period = 5.591 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.316 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 179.63 MHz ( period = 5.567 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; 180.31 MHz ( period = 5.546 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.272 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.242 ns                ;
; N/A                                     ; 181.65 MHz ( period = 5.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.073 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.927 ns                ;
; N/A                                     ; 193.72 MHz ( period = 5.162 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.806 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 199.72 MHz ( period = 5.007 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.737 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.616 ns                ;
; N/A                                     ; 203.13 MHz ( period = 4.923 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 203.13 MHz ( period = 4.923 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 203.21 MHz ( period = 4.921 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.639 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.614 ns                ;
; N/A                                     ; 205.38 MHz ( period = 4.869 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 205.42 MHz ( period = 4.868 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 206.23 MHz ( period = 4.849 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.564 ns                ;
; N/A                                     ; 206.83 MHz ( period = 4.835 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.56 MHz ( period = 4.818 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 207.77 MHz ( period = 4.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 209.12 MHz ( period = 4.782 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.513 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; 210.35 MHz ( period = 4.754 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 210.57 MHz ( period = 4.749 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.33 MHz ( period = 4.732 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.462 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 212.95 MHz ( period = 4.696 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.427 ns                ;
; N/A                                     ; 213.81 MHz ( period = 4.677 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.45 MHz ( period = 4.663 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.15 MHz ( period = 4.648 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 215.19 MHz ( period = 4.647 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.373 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.371 ns                ;
; N/A                                     ; 216.59 MHz ( period = 4.617 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 217.82 MHz ( period = 4.591 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; 218.48 MHz ( period = 4.577 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.307 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 219.25 MHz ( period = 4.561 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.760 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a1~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a2~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a3~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a4~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a5~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a6~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                              ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a7~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.494 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.468 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.438 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.427 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.413 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.405 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.399 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                   ;                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[4]                            ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[1]                            ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[6]                            ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[2]                            ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[5]                            ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[4]                               ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[3]                            ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[3]                               ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[1]                               ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[2]                               ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[5]                               ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[6]                               ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 3.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][3]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][8]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][8]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][2]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][0]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][7]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][8]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][8]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][9]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][8]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][0]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][1]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][6]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][6]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][1]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][9]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][8]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][0]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][9]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][2]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][4]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][2]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][1]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][3]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][0]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][5]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][9]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][0]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[9]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][6]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][2]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][6]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][0]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[10]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][3]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][3]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][4]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][5]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][6]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][7]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][7]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][4]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][4]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][6]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][2]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][9]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][9]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][3]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][9]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][3]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][1]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][0]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][1]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[6]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][4]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[8]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[5]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][5]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][7]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][1]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][6]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][7]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][5]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][2]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][2]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][1]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[3]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][5]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[4]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[2]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][7]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[7]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][5]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][5]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.982 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 23.856 ns  ; reset                        ; controller:inst1|key3[6]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.770 ns  ; reset                        ; controller:inst1|key3[5]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.684 ns  ; reset                        ; controller:inst1|key3[4]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.648 ns  ; reset                        ; controller:inst1|key2[6]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.598 ns  ; reset                        ; controller:inst1|key3[3]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.562 ns  ; reset                        ; controller:inst1|key2[5]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.121 ns  ; reset                        ; controller:inst1|key3[2]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 23.085 ns  ; reset                        ; controller:inst1|key2[4]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 21.989 ns  ; reset                        ; controller:inst1|key2[3]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 21.461 ns  ; reset                        ; controller:inst1|key3[0]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 21.461 ns  ; reset                        ; controller:inst1|key3[1]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 21.398 ns  ; reset                        ; controller:inst1|key2[2]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 19.580 ns  ; reset                        ; controller:inst1|key2[0]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 19.580 ns  ; reset                        ; controller:inst1|key2[1]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[7]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[6]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[5]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[3]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[4]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[2]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[1]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.935 ns  ; reset                        ; controller:inst1|prev_str_2[0]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.889 ns  ; reset                        ; controller:inst1|key1[0]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.822 ns  ; reset                        ; controller:inst1|key1[2]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[3]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[7]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[5]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[6]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[2]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[4]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[1]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.769 ns  ; reset                        ; controller:inst1|prev_str_1[0]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.629 ns  ; reset                        ; controller:inst1|key1[6]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.301 ns  ; reset                        ; controller:inst1|key1[5]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[7]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[6]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[5]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[4]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[3]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[2]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[1]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.248 ns  ; reset                        ; controller:inst1|prev_str_3[0]                                                                                                                                                    ; clk                          ;
; N/A   ; None         ; 15.016 ns  ; reset                        ; controller:inst1|key1[1]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.015 ns  ; reset                        ; controller:inst1|key1[4]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 15.009 ns  ; reset                        ; controller:inst1|key1[3]                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 14.552 ns  ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 13.744 ns  ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 13.308 ns  ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 13.072 ns  ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 12.713 ns  ; reset                        ; controller:inst1|p_bend_1                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 12.713 ns  ; reset                        ; controller:inst1|p_bend_3                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 12.708 ns  ; reset                        ; controller:inst1|p_bend_2                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 12.698 ns  ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 12.698 ns  ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 12.656 ns  ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 7.516 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 7.512 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 7.305 ns   ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 7.135 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 7.131 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 6.848 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 6.847 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 6.191 ns   ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.080 ns   ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 6.080 ns   ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.003 ns   ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.916 ns   ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.741 ns   ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.741 ns   ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.714 ns   ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.616 ns   ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.518 ns   ; wave_bank_rot[1]             ; controller:inst1|prev_wave_bank_rot[1]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.475 ns   ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.467 ns   ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.374 ns   ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.344 ns   ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.245 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[1]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.245 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.197 ns   ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.065 ns   ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.990 ns   ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.096 ns   ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 3.511 ns   ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 2.364 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.364 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.364 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.364 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.364 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.359 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.359 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.359 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.359 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.359 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.033 ns   ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.564 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.561 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.517 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.517 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.320 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.317 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.252 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.243 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.243 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.238 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.226 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.134 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.130 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.090 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.089 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.087 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.087 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.075 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.071 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.071 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.069 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.053 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 1.053 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.880 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.880 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.669 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.624 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.216 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.216 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.231 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.516 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.519 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.550 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.551 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.585 ns  ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.684 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.684 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.957 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.127 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.127 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.200 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.209 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.259 ns  ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.373 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.373 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.373 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.504 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.509 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.510 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.511 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.513 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.518 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.606 ns  ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.616 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.626 ns  ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.699 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.769 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.771 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 17.093 ns  ; p2s:inst5|data_out                                     ; p2s_dout  ; clk        ;
; N/A   ; None         ; 16.381 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPa    ; clk        ;
; N/A   ; None         ; 15.284 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPd    ; clk        ;
; N/A   ; None         ; 14.225 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPf    ; clk        ;
; N/A   ; None         ; 14.215 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPe    ; clk        ;
; N/A   ; None         ; 10.889 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.887 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.790 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.780 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.708 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 10.394 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 10.384 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.378 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.357 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 10.352 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 10.288 ns  ; controller:inst1|save_bank_t[1]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 10.280 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.278 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.255 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 10.251 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 10.079 ns  ; controller:inst1|save_bank_t[0]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 10.077 ns  ; controller:inst1|save_bank_t[2]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.874 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 9.854 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 9.772 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.740 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.007 ns   ; s2p:inst|ioclk                                         ; s2p_ioclk ; clk        ;
; N/A   ; None         ; 8.858 ns   ; p2s:inst5|i_ioclk                                      ; p2s_ioclk ; clk        ;
; N/A   ; None         ; 8.658 ns   ; p2s:inst5|ld                                           ; p2s_ld    ; clk        ;
; N/A   ; None         ; 8.452 ns   ; p2s:inst5|cs                                           ; p2s_cs    ; clk        ;
; N/A   ; None         ; 8.224 ns   ; s2p:inst|cs                                            ; s2p_cs    ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                         ;
+---------------+-------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th  ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+---------------+-------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 2.037 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.035 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.965 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.892 ns   ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.882 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.872 ns   ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.784 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.779 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.777 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.776 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.775 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.770 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.639 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.639 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.639 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.525 ns   ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.475 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.466 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.393 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.393 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.223 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.190 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.950 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.851 ns   ; altera_internal_jtag~TDIUTAP ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.817 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.816 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.785 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.782 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.497 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.482 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.482 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.403 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.614 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.614 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.787 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.787 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.803 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.805 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.805 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.809 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.821 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.821 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.823 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.824 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.864 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.868 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.960 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.972 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.977 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.977 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.986 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.051 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.054 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.251 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.251 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.295 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.298 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -1.767 ns  ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.093 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.098 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -3.245 ns  ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -3.830 ns  ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.724 ns  ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.799 ns  ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.931 ns  ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.979 ns  ; reset                        ; controller:inst1|prev_wave_bank_rot[1]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -4.979 ns  ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.061 ns  ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.078 ns  ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.201 ns  ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.209 ns  ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.252 ns  ; wave_bank_rot[1]             ; controller:inst1|prev_wave_bank_rot[1]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.350 ns  ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.448 ns  ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.475 ns  ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.475 ns  ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.603 ns  ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[7]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[6]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[5]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[4]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[3]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[2]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[1]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.719 ns  ; reset                        ; controller:inst1|prev_str_3[0]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.737 ns  ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[3]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[7]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[5]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[6]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[2]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[4]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[1]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.741 ns  ; reset                        ; controller:inst1|prev_str_1[0]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -5.814 ns  ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.814 ns  ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.849 ns  ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.925 ns  ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.954 ns  ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.960 ns  ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.967 ns  ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.162 ns  ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -6.265 ns  ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -6.581 ns  ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -6.581 ns  ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -6.581 ns  ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -6.582 ns  ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -6.582 ns  ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -6.582 ns  ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -7.039 ns  ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -7.079 ns  ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[7]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[6]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[5]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[3]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[4]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[2]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[1]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -7.146 ns  ; reset                        ; controller:inst1|prev_str_2[0]                                                                                                                                                    ; clk                          ;
; N/A           ; None        ; -9.658 ns  ; reset                        ; controller:inst1|p_bend_2                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.663 ns  ; reset                        ; controller:inst1|p_bend_1                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.663 ns  ; reset                        ; controller:inst1|p_bend_3                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -10.289 ns ; reset                        ; controller:inst1|key3[6]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.338 ns ; reset                        ; controller:inst1|key3[1]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[0]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[1]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[2]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[3]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[4]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[5]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.445 ns ; reset                        ; controller:inst1|key2[6]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.547 ns ; reset                        ; controller:inst1|key1[2]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.769 ns ; reset                        ; controller:inst1|key3[0]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.818 ns ; reset                        ; controller:inst1|key3[2]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.839 ns ; reset                        ; controller:inst1|key1[6]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.843 ns ; reset                        ; controller:inst1|key1[1]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.843 ns ; reset                        ; controller:inst1|key1[3]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.843 ns ; reset                        ; controller:inst1|key1[4]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.843 ns ; reset                        ; controller:inst1|key1[5]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.904 ns ; reset                        ; controller:inst1|key3[3]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -10.990 ns ; reset                        ; controller:inst1|key3[4]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -11.076 ns ; reset                        ; controller:inst1|key3[5]                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -11.178 ns ; reset                        ; controller:inst1|key1[0]                                                                                                                                                          ; clk                          ;
+---------------+-------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 02 01:14:41 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:inst1|diff_btn_vec[6]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[5]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[2]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[3]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[1]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "p2s:inst5|i_ioclk" as buffer
    Info: Detected ripple clock "s2p:inst|i_ioclk" as buffer
    Info: Detected ripple clock "divider:inst24|clkout" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[4]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[7]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[6]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[5]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[1]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[3]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[2]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[10]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[8]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[9]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[11]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[0]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[0]" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~1" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~2" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~0" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[1]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[3]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[2]" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~3" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~0" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~5" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~2" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~4" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[5]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[6]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[4]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[1]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[2]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[3]" as buffer
    Info: Detected gated clock "controller:inst1|Equal3~1" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_clk" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[5]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[6]" as buffer
Info: Clock "clk" has Internal fmax of 10.77 MHz between source memory "wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0" and destination register "modulator:inst3|wave2[6]" (period= 92.863 ns)
    Info: + Longest memory to register delay is 92.543 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y15; Fanout = 12; MEM Node = 'wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y15; Fanout = 39; MEM Node = 'wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|q_a[8]'
        Info: 3: + IC(1.434 ns) + CELL(4.712 ns) = 9.907 ns; Loc. = DSPMULT_X20_Y15_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_mult:Mult4|mult_pt01:auto_generated|mac_mult1~DATAOUT17'
        Info: 4: + IC(0.000 ns) + CELL(0.396 ns) = 10.303 ns; Loc. = DSPOUT_X20_Y15_N2; Fanout = 4; COMB Node = 'modulator:inst3|lpm_mult:Mult4|mult_pt01:auto_generated|mac_out2~DATAOUT17'
        Info: 5: + IC(1.470 ns) + CELL(0.735 ns) = 12.508 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_11~1'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 12.594 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_11~3'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 12.680 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_11~5'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 13.186 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_11~6'
        Info: 9: + IC(0.441 ns) + CELL(0.366 ns) = 13.993 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[18]~314'
        Info: 10: + IC(0.727 ns) + CELL(0.621 ns) = 15.341 ns; Loc. = LCCOMB_X17_Y18_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_12~3'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 15.427 ns; Loc. = LCCOMB_X17_Y18_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_12~5'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 15.513 ns; Loc. = LCCOMB_X17_Y18_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_12~7'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 16.019 ns; Loc. = LCCOMB_X17_Y18_N26; Fanout = 14; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_12~8'
        Info: 14: + IC(0.738 ns) + CELL(0.206 ns) = 16.963 ns; Loc. = LCCOMB_X18_Y18_N12; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[28]~751'
        Info: 15: + IC(1.093 ns) + CELL(0.596 ns) = 18.652 ns; Loc. = LCCOMB_X16_Y18_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_13~5'
        Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 18.842 ns; Loc. = LCCOMB_X16_Y18_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_13~7'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 18.928 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_13~9'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 19.434 ns; Loc. = LCCOMB_X16_Y18_N18; Fanout = 17; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_13~10'
        Info: 19: + IC(0.703 ns) + CELL(0.206 ns) = 20.343 ns; Loc. = LCCOMB_X17_Y18_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[36]~278'
        Info: 20: + IC(1.043 ns) + CELL(0.596 ns) = 21.982 ns; Loc. = LCCOMB_X15_Y18_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~3'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 22.068 ns; Loc. = LCCOMB_X15_Y18_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~5'
        Info: 22: + IC(0.000 ns) + CELL(0.190 ns) = 22.258 ns; Loc. = LCCOMB_X15_Y18_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~7'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 22.344 ns; Loc. = LCCOMB_X15_Y18_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~9'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 22.430 ns; Loc. = LCCOMB_X15_Y18_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~11'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 22.936 ns; Loc. = LCCOMB_X15_Y18_N20; Fanout = 20; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_14~12'
        Info: 26: + IC(0.703 ns) + CELL(0.366 ns) = 24.005 ns; Loc. = LCCOMB_X16_Y18_N20; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[47]~672'
        Info: 27: + IC(1.036 ns) + CELL(0.596 ns) = 25.637 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_15~7'
        Info: 28: + IC(0.000 ns) + CELL(0.190 ns) = 25.827 ns; Loc. = LCCOMB_X14_Y18_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_15~9'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 25.913 ns; Loc. = LCCOMB_X14_Y18_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_15~11'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 25.999 ns; Loc. = LCCOMB_X14_Y18_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_15~13'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 26.505 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 23; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_15~14'
        Info: 32: + IC(0.439 ns) + CELL(0.366 ns) = 27.310 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[54]~242'
        Info: 33: + IC(1.477 ns) + CELL(0.621 ns) = 29.408 ns; Loc. = LCCOMB_X13_Y16_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~3'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 29.494 ns; Loc. = LCCOMB_X13_Y16_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~5'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 29.580 ns; Loc. = LCCOMB_X13_Y16_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~7'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 29.666 ns; Loc. = LCCOMB_X13_Y16_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~9'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 29.752 ns; Loc. = LCCOMB_X13_Y16_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~11'
        Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 29.942 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~13'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 30.028 ns; Loc. = LCCOMB_X13_Y16_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~15'
        Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 30.534 ns; Loc. = LCCOMB_X13_Y16_N18; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_16~16'
        Info: 41: + IC(1.132 ns) + CELL(0.206 ns) = 31.872 ns; Loc. = LCCOMB_X14_Y17_N14; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[67]~681'
        Info: 42: + IC(1.150 ns) + CELL(0.735 ns) = 33.757 ns; Loc. = LCCOMB_X14_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_17~11'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 33.843 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_17~13'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 33.929 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_17~15'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 34.015 ns; Loc. = LCCOMB_X14_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_17~17'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 34.521 ns; Loc. = LCCOMB_X14_Y16_N22; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_17~18'
        Info: 47: + IC(1.084 ns) + CELL(0.206 ns) = 35.811 ns; Loc. = LCCOMB_X12_Y16_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[74]~689'
        Info: 48: + IC(1.412 ns) + CELL(0.596 ns) = 37.819 ns; Loc. = LCCOMB_X15_Y17_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~7'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 37.905 ns; Loc. = LCCOMB_X15_Y17_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~9'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 37.991 ns; Loc. = LCCOMB_X15_Y17_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~11'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 38.077 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~13'
        Info: 52: + IC(0.000 ns) + CELL(0.190 ns) = 38.267 ns; Loc. = LCCOMB_X15_Y17_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~15'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 38.353 ns; Loc. = LCCOMB_X15_Y17_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~17'
        Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 38.859 ns; Loc. = LCCOMB_X15_Y17_N18; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_18~18'
        Info: 55: + IC(1.494 ns) + CELL(0.206 ns) = 40.559 ns; Loc. = LCCOMB_X12_Y16_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[83]~695'
        Info: 56: + IC(1.506 ns) + CELL(0.621 ns) = 42.686 ns; Loc. = LCCOMB_X10_Y17_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~7'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 42.772 ns; Loc. = LCCOMB_X10_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~9'
        Info: 58: + IC(0.000 ns) + CELL(0.190 ns) = 42.962 ns; Loc. = LCCOMB_X10_Y17_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~11'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 43.048 ns; Loc. = LCCOMB_X10_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~13'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 43.134 ns; Loc. = LCCOMB_X10_Y17_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~15'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 43.220 ns; Loc. = LCCOMB_X10_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~17'
        Info: 62: + IC(0.000 ns) + CELL(0.506 ns) = 43.726 ns; Loc. = LCCOMB_X10_Y17_N22; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_1~18'
        Info: 63: + IC(1.447 ns) + CELL(0.370 ns) = 45.543 ns; Loc. = LCCOMB_X12_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[93]~176'
        Info: 64: + IC(1.431 ns) + CELL(0.706 ns) = 47.680 ns; Loc. = LCCOMB_X8_Y17_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~9'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 47.766 ns; Loc. = LCCOMB_X8_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~11'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 47.852 ns; Loc. = LCCOMB_X8_Y17_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~13'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 47.938 ns; Loc. = LCCOMB_X8_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~15'
        Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 48.024 ns; Loc. = LCCOMB_X8_Y17_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~17'
        Info: 69: + IC(0.000 ns) + CELL(0.506 ns) = 48.530 ns; Loc. = LCCOMB_X8_Y17_N24; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_2~18'
        Info: 70: + IC(1.438 ns) + CELL(0.206 ns) = 50.174 ns; Loc. = LCCOMB_X14_Y17_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[105]~703'
        Info: 71: + IC(1.818 ns) + CELL(0.596 ns) = 52.588 ns; Loc. = LCCOMB_X7_Y16_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_3~15'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 52.674 ns; Loc. = LCCOMB_X7_Y16_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_3~17'
        Info: 73: + IC(0.000 ns) + CELL(0.506 ns) = 53.180 ns; Loc. = LCCOMB_X7_Y16_N30; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_3~18'
        Info: 74: + IC(1.849 ns) + CELL(0.206 ns) = 55.235 ns; Loc. = LCCOMB_X14_Y17_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[115]~708'
        Info: 75: + IC(1.759 ns) + CELL(0.596 ns) = 57.590 ns; Loc. = LCCOMB_X8_Y18_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_4~17'
        Info: 76: + IC(0.000 ns) + CELL(0.506 ns) = 58.096 ns; Loc. = LCCOMB_X8_Y18_N26; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_4~18'
        Info: 77: + IC(1.513 ns) + CELL(0.202 ns) = 59.811 ns; Loc. = LCCOMB_X10_Y16_N0; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[117]~125'
        Info: 78: + IC(1.068 ns) + CELL(0.596 ns) = 61.475 ns; Loc. = LCCOMB_X9_Y18_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~3'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 61.561 ns; Loc. = LCCOMB_X9_Y18_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~5'
        Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 61.647 ns; Loc. = LCCOMB_X9_Y18_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~7'
        Info: 81: + IC(0.000 ns) + CELL(0.190 ns) = 61.837 ns; Loc. = LCCOMB_X9_Y18_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~9'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 61.923 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~11'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 62.009 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~13'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 62.095 ns; Loc. = LCCOMB_X9_Y18_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~15'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 62.181 ns; Loc. = LCCOMB_X9_Y18_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~17'
        Info: 86: + IC(0.000 ns) + CELL(0.506 ns) = 62.687 ns; Loc. = LCCOMB_X9_Y18_N24; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_5~18'
        Info: 87: + IC(1.224 ns) + CELL(0.370 ns) = 64.281 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[127]~762'
        Info: 88: + IC(1.533 ns) + CELL(0.621 ns) = 66.435 ns; Loc. = LCCOMB_X9_Y17_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~5'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 66.521 ns; Loc. = LCCOMB_X9_Y17_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~7'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 66.607 ns; Loc. = LCCOMB_X9_Y17_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~9'
        Info: 91: + IC(0.000 ns) + CELL(0.190 ns) = 66.797 ns; Loc. = LCCOMB_X9_Y17_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~11'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 66.883 ns; Loc. = LCCOMB_X9_Y17_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~13'
        Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 66.969 ns; Loc. = LCCOMB_X9_Y17_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~15'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 67.055 ns; Loc. = LCCOMB_X9_Y17_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~17'
        Info: 95: + IC(0.000 ns) + CELL(0.506 ns) = 67.561 ns; Loc. = LCCOMB_X9_Y17_N22; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_6~18'
        Info: 96: + IC(1.095 ns) + CELL(0.206 ns) = 68.862 ns; Loc. = LCCOMB_X10_Y18_N18; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[138]~730'
        Info: 97: + IC(1.486 ns) + CELL(0.735 ns) = 71.083 ns; Loc. = LCCOMB_X6_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~9'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 71.169 ns; Loc. = LCCOMB_X6_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~11'
        Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 71.255 ns; Loc. = LCCOMB_X6_Y16_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~13'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 71.341 ns; Loc. = LCCOMB_X6_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~15'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 71.427 ns; Loc. = LCCOMB_X6_Y16_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~17'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 71.933 ns; Loc. = LCCOMB_X6_Y16_N24; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_7~18'
        Info: 103: + IC(1.497 ns) + CELL(0.206 ns) = 73.636 ns; Loc. = LCCOMB_X8_Y15_N2; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[145]~764'
        Info: 104: + IC(1.098 ns) + CELL(0.621 ns) = 75.355 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~5'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 75.441 ns; Loc. = LCCOMB_X9_Y16_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~7'
        Info: 106: + IC(0.000 ns) + CELL(0.190 ns) = 75.631 ns; Loc. = LCCOMB_X9_Y16_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~9'
        Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 75.717 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~11'
        Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 75.803 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~13'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 75.889 ns; Loc. = LCCOMB_X9_Y16_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~15'
        Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 75.975 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~17'
        Info: 111: + IC(0.000 ns) + CELL(0.506 ns) = 76.481 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 25; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_8~18'
        Info: 112: + IC(1.211 ns) + CELL(0.206 ns) = 77.898 ns; Loc. = LCCOMB_X8_Y15_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[153]~44'
        Info: 113: + IC(0.664 ns) + CELL(0.596 ns) = 79.158 ns; Loc. = LCCOMB_X9_Y15_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~3'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 79.244 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~5'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 79.330 ns; Loc. = LCCOMB_X9_Y15_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~7'
        Info: 116: + IC(0.000 ns) + CELL(0.190 ns) = 79.520 ns; Loc. = LCCOMB_X9_Y15_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~9'
        Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 79.606 ns; Loc. = LCCOMB_X9_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~11'
        Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 79.692 ns; Loc. = LCCOMB_X9_Y15_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~13'
        Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 79.778 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~15'
        Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 79.864 ns; Loc. = LCCOMB_X9_Y15_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~17'
        Info: 121: + IC(0.000 ns) + CELL(0.506 ns) = 80.370 ns; Loc. = LCCOMB_X9_Y15_N24; Fanout = 17; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_9~18'
        Info: 122: + IC(0.746 ns) + CELL(0.206 ns) = 81.322 ns; Loc. = LCCOMB_X8_Y15_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[163]~766'
        Info: 123: + IC(1.052 ns) + CELL(0.621 ns) = 82.995 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~3'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 83.081 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~5'
        Info: 125: + IC(0.000 ns) + CELL(0.190 ns) = 83.271 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~7'
        Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 83.357 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~9'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 83.443 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~11'
        Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 83.529 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~13'
        Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 83.615 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~15'
        Info: 130: + IC(0.000 ns) + CELL(0.506 ns) = 84.121 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|op_10~16'
        Info: 131: + IC(2.121 ns) + CELL(0.706 ns) = 86.948 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 2; COMB Node = 'modulator:inst3|Add7~1'
        Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 87.034 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 2; COMB Node = 'modulator:inst3|Add7~3'
        Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 87.120 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'modulator:inst3|Add7~5'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 87.206 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 2; COMB Node = 'modulator:inst3|Add7~7'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 87.292 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 2; COMB Node = 'modulator:inst3|Add7~9'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 87.378 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 2; COMB Node = 'modulator:inst3|Add7~11'
        Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 87.464 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 2; COMB Node = 'modulator:inst3|Add7~13'
        Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 87.550 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 2; COMB Node = 'modulator:inst3|Add7~15'
        Info: 139: + IC(0.000 ns) + CELL(0.175 ns) = 87.725 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 2; COMB Node = 'modulator:inst3|Add7~17'
        Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 87.811 ns; Loc. = LCCOMB_X26_Y14_N0; Fanout = 2; COMB Node = 'modulator:inst3|Add7~19'
        Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 87.897 ns; Loc. = LCCOMB_X26_Y14_N2; Fanout = 2; COMB Node = 'modulator:inst3|Add7~21'
        Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 87.983 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 2; COMB Node = 'modulator:inst3|Add7~23'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 88.069 ns; Loc. = LCCOMB_X26_Y14_N6; Fanout = 2; COMB Node = 'modulator:inst3|Add7~25'
        Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 88.155 ns; Loc. = LCCOMB_X26_Y14_N8; Fanout = 2; COMB Node = 'modulator:inst3|Add7~27'
        Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 88.241 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 2; COMB Node = 'modulator:inst3|Add7~29'
        Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 88.327 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 2; COMB Node = 'modulator:inst3|Add7~31'
        Info: 147: + IC(0.000 ns) + CELL(0.506 ns) = 88.833 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 12; COMB Node = 'modulator:inst3|Add7~32'
        Info: 148: + IC(1.161 ns) + CELL(0.206 ns) = 90.200 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 1; COMB Node = 'modulator:inst3|wave2~50'
        Info: 149: + IC(1.470 ns) + CELL(0.206 ns) = 91.876 ns; Loc. = LCCOMB_X28_Y14_N30; Fanout = 1; COMB Node = 'modulator:inst3|wave2~51'
        Info: 150: + IC(0.353 ns) + CELL(0.206 ns) = 92.435 ns; Loc. = LCCOMB_X28_Y14_N8; Fanout = 1; COMB Node = 'modulator:inst3|wave2~41'
        Info: 151: + IC(0.000 ns) + CELL(0.108 ns) = 92.543 ns; Loc. = LCFF_X28_Y14_N9; Fanout = 20; REG Node = 'modulator:inst3|wave2[6]'
        Info: Total cell delay = 44.427 ns ( 48.01 % )
        Info: Total interconnect delay = 48.116 ns ( 51.99 % )
    Info: - Smallest clock skew is -0.100 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.811 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 839; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.811 ns; Loc. = LCFF_X28_Y14_N9; Fanout = 20; REG Node = 'modulator:inst3|wave2[6]'
            Info: Total cell delay = 1.756 ns ( 62.47 % )
            Info: Total interconnect delay = 1.055 ns ( 37.53 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.911 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 839; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.847 ns) + CELL(0.835 ns) = 2.911 ns; Loc. = M4K_X27_Y15; Fanout = 12; MEM Node = 'wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_u1b1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.925 ns ( 66.13 % )
            Info: Total interconnect delay = 0.986 ns ( 33.87 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 134.99 MHz between source register "sld_hub:sld_hub_inst|virtual_ir_scan_reg" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.408 ns)
    Info: + Longest register to register delay is 3.439 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y1_N17; Fanout = 18; REG Node = 'sld_hub:sld_hub_inst|virtual_ir_scan_reg'
        Info: 2: + IC(1.149 ns) + CELL(0.532 ns) = 1.681 ns; Loc. = LCCOMB_X13_Y1_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~3'
        Info: 3: + IC(0.368 ns) + CELL(0.370 ns) = 2.419 ns; Loc. = LCCOMB_X13_Y1_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 4: + IC(0.368 ns) + CELL(0.544 ns) = 3.331 ns; Loc. = LCCOMB_X13_Y1_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.439 ns; Loc. = LCFF_X13_Y1_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.554 ns ( 45.19 % )
        Info: Total interconnect delay = 1.885 ns ( 54.81 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.801 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.197 ns) + CELL(0.000 ns) = 4.197 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 5.801 ns; Loc. = LCFF_X13_Y1_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 11.48 % )
            Info: Total interconnect delay = 5.135 ns ( 88.52 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.802 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.197 ns) + CELL(0.000 ns) = 4.197 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.939 ns) + CELL(0.666 ns) = 5.802 ns; Loc. = LCFF_X16_Y1_N17; Fanout = 18; REG Node = 'sld_hub:sld_hub_inst|virtual_ir_scan_reg'
            Info: Total cell delay = 0.666 ns ( 11.48 % )
            Info: Total interconnect delay = 5.136 ns ( 88.52 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "controller:inst1|curbtns[4]" and destination pin or register "controller:inst1|diff_btn_vec[4]" for clock "clk" (Hold time is 8.267 ns)
    Info: + Largest clock skew is 9.715 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.374 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.903 ns) + CELL(0.970 ns) = 2.963 ns; Loc. = LCFF_X4_Y9_N15; Fanout = 9; REG Node = 'btn_reg:inst4|btn_clk'
            Info: 3: + IC(1.121 ns) + CELL(0.970 ns) = 5.054 ns; Loc. = LCFF_X5_Y8_N23; Fanout = 13; REG Node = 'btn_reg:inst4|btn_reg[5]'
            Info: 4: + IC(1.061 ns) + CELL(0.623 ns) = 6.738 ns; Loc. = LCCOMB_X5_Y9_N6; Fanout = 2; COMB Node = 'controller:inst1|Equal3~1'
            Info: 5: + IC(0.375 ns) + CELL(0.202 ns) = 7.315 ns; Loc. = LCCOMB_X5_Y9_N22; Fanout = 1; COMB Node = 'controller:inst1|Equal3~3'
            Info: 6: + IC(0.367 ns) + CELL(0.623 ns) = 8.305 ns; Loc. = LCCOMB_X5_Y9_N30; Fanout = 1; COMB Node = 'controller:inst1|Equal3~6'
            Info: 7: + IC(2.523 ns) + CELL(0.000 ns) = 10.828 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'controller:inst1|Equal3~6clkctrl'
            Info: 8: + IC(1.340 ns) + CELL(0.206 ns) = 12.374 ns; Loc. = LCCOMB_X4_Y9_N24; Fanout = 4; REG Node = 'controller:inst1|diff_btn_vec[4]'
            Info: Total cell delay = 4.684 ns ( 37.85 % )
            Info: Total interconnect delay = 7.690 ns ( 62.15 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.659 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.903 ns) + CELL(0.666 ns) = 2.659 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
            Info: Total cell delay = 1.756 ns ( 66.04 % )
            Info: Total interconnect delay = 0.903 ns ( 33.96 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.144 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y9_N9; Fanout = 1; REG Node = 'controller:inst1|curbtns[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X4_Y9_N8; Fanout = 2; COMB Node = 'controller:inst1|Equal3~5'
        Info: 3: + IC(0.381 ns) + CELL(0.370 ns) = 1.144 ns; Loc. = LCCOMB_X4_Y9_N24; Fanout = 4; REG Node = 'controller:inst1|diff_btn_vec[4]'
        Info: Total cell delay = 0.763 ns ( 66.70 % )
        Info: Total interconnect delay = 0.381 ns ( 33.30 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "controller:inst1|key3[6]" (data pin = "reset", clock pin = "clk") is 23.856 ns
    Info: + Longest pin to register delay is 26.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 73; PIN Node = 'reset'
        Info: 2: + IC(6.844 ns) + CELL(0.206 ns) = 7.995 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 3; COMB Node = 'controller:inst1|diff_play_vec[4]~6'
        Info: 3: + IC(1.461 ns) + CELL(0.499 ns) = 9.955 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 1; COMB Node = 'controller:inst1|process_3~56'
        Info: 4: + IC(1.389 ns) + CELL(0.571 ns) = 11.915 ns; Loc. = LCCOMB_X15_Y3_N26; Fanout = 1; COMB Node = 'controller:inst1|process_3~58'
        Info: 5: + IC(0.371 ns) + CELL(0.624 ns) = 12.910 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 61; COMB Node = 'controller:inst1|process_3~59'
        Info: 6: + IC(1.592 ns) + CELL(0.206 ns) = 14.708 ns; Loc. = LCCOMB_X14_Y5_N16; Fanout = 3; COMB Node = 'controller:inst1|Add11~71'
        Info: 7: + IC(0.413 ns) + CELL(0.651 ns) = 15.772 ns; Loc. = LCCOMB_X14_Y5_N20; Fanout = 1; COMB Node = 'controller:inst1|Add12~86'
        Info: 8: + IC(0.384 ns) + CELL(0.370 ns) = 16.526 ns; Loc. = LCCOMB_X14_Y5_N22; Fanout = 2; COMB Node = 'controller:inst1|Add12~87'
        Info: 9: + IC(1.058 ns) + CELL(0.202 ns) = 17.786 ns; Loc. = LCCOMB_X12_Y5_N26; Fanout = 7; COMB Node = 'controller:inst1|Add12~89'
        Info: 10: + IC(3.570 ns) + CELL(0.651 ns) = 22.007 ns; Loc. = LCCOMB_X12_Y5_N4; Fanout = 6; COMB Node = 'controller:inst1|Add12~90'
        Info: 11: + IC(0.412 ns) + CELL(0.624 ns) = 23.043 ns; Loc. = LCCOMB_X12_Y5_N30; Fanout = 1; COMB Node = 'controller:inst1|Add12~91'
        Info: 12: + IC(0.377 ns) + CELL(0.624 ns) = 24.044 ns; Loc. = LCCOMB_X12_Y5_N0; Fanout = 2; COMB Node = 'controller:inst1|Add12~92'
        Info: 13: + IC(1.138 ns) + CELL(0.621 ns) = 25.803 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 2; COMB Node = 'controller:inst1|key3[2]~417'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 25.889 ns; Loc. = LCCOMB_X12_Y9_N22; Fanout = 2; COMB Node = 'controller:inst1|key3[3]~419'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 25.975 ns; Loc. = LCCOMB_X12_Y9_N24; Fanout = 2; COMB Node = 'controller:inst1|key3[4]~421'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 26.061 ns; Loc. = LCCOMB_X12_Y9_N26; Fanout = 1; COMB Node = 'controller:inst1|key3[5]~423'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 26.567 ns; Loc. = LCCOMB_X12_Y9_N28; Fanout = 1; COMB Node = 'controller:inst1|key3[6]~424'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 26.675 ns; Loc. = LCFF_X12_Y9_N29; Fanout = 1; REG Node = 'controller:inst1|key3[6]'
        Info: Total cell delay = 7.666 ns ( 28.74 % )
        Info: Total interconnect delay = 19.009 ns ( 71.26 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 839; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.884 ns) + CELL(0.666 ns) = 2.779 ns; Loc. = LCFF_X12_Y9_N29; Fanout = 1; REG Node = 'controller:inst1|key3[6]'
        Info: Total cell delay = 1.756 ns ( 63.19 % )
        Info: Total interconnect delay = 1.023 ns ( 36.81 % )
Info: tco from clock "clk" to destination pin "p2s_dout" through register "p2s:inst5|data_out" is 17.093 ns
    Info: + Longest clock path from clock "clk" to source register is 10.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(1.451 ns) + CELL(0.970 ns) = 3.511 ns; Loc. = LCFF_X10_Y12_N29; Fanout = 3; REG Node = 'p2s:inst5|i_ioclk'
        Info: 3: + IC(5.775 ns) + CELL(0.000 ns) = 9.286 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'p2s:inst5|i_ioclk~clkctrl'
        Info: 4: + IC(0.918 ns) + CELL(0.666 ns) = 10.870 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: Total cell delay = 2.726 ns ( 25.08 % )
        Info: Total interconnect delay = 8.144 ns ( 74.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.919 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: 2: + IC(2.693 ns) + CELL(3.226 ns) = 5.919 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'p2s_dout'
        Info: Total cell delay = 3.226 ns ( 54.50 % )
        Info: Total interconnect delay = 2.693 ns ( 45.50 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|irsr_reg[5]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.037 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.197 ns) + CELL(0.000 ns) = 4.197 ns; Loc. = CLKCTRL_G4; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 5.800 ns; Loc. = LCFF_X13_Y2_N17; Fanout = 18; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[5]'
        Info: Total cell delay = 0.666 ns ( 11.48 % )
        Info: Total interconnect delay = 5.134 ns ( 88.52 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(3.755 ns) + CELL(0.206 ns) = 3.961 ns; Loc. = LCCOMB_X13_Y2_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|irsr_reg~28'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.069 ns; Loc. = LCFF_X13_Y2_N17; Fanout = 18; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[5]'
        Info: Total cell delay = 0.314 ns ( 7.72 % )
        Info: Total interconnect delay = 3.755 ns ( 92.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Fri Apr 02 01:14:45 2010
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


