#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 21 19:09:20 2022
# Process ID: 186220
# Current directory: /nfs/nfs2/home/mvidali/E315/P2_EMA
# Command line: vivado vivado_project/vivado_project.xpr
# Log file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado.log
# Journal file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado_project/vivado_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7331.457 ; gain = 54.098 ; free physical = 5121 ; free virtual = 14488
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_ema
update_compile_order -fileset sim_bitflip
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd]
INFO: [BD 41-1662] The design 'bd_bitflip.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/sim/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hdl/bd_bitflip_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_bitflip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 7491.531 ; gain = 0.000 ; free physical = 4805 ; free virtual = 14223
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd]
INFO: [BD 41-1662] The design 'bd_bitflip.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/sim/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hdl/bd_bitflip_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_bitflip ]
Command: launch_simulation -simset sim_bitflip
INFO: [BD 41-1662] The design 'bd_bitflip.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/sim/bd_bitflip.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hdl/bd_bitflip_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hw_handoff/bd_bitflip_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/synth/bd_bitflip.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/bd_bitflip.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_bitflip'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_bitflip' in fileset 'sim_bitflip'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim/bd_bitflip.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim/bd_bitflip.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_bitflip'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_bitflip_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_bitflip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_bitflip
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/ip/bd_bitflip_axis_bitflip_0_0/sim/bd_bitflip_axis_bitflip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_bitflip_axis_bitflip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/ip/bd_bitflip_axi4stream_vip_0_0/sim/bd_bitflip_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/ip/bd_bitflip_axi4stream_vip_0_0/sim/bd_bitflip_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_bitflip_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/ip/bd_bitflip_axi4stream_vip_1_0/sim/bd_bitflip_axi4stream_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/ip/bd_bitflip_axi4stream_vip_1_0/sim/bd_bitflip_axi4stream_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_bitflip_axi4stream_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_bitflip/sim/bd_bitflip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_bitflip
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/bd_bitflip/hdl/bd_bitflip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_bitflip_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bitflip
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bitflip_behav xil_defaultlib.tb_bitflip xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bitflip_behav xil_defaultlib.tb_bitflip xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv:168]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv:179]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 168, File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 179, File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_bitflip_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_bitflip_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_bitflip
Compiling module xil_defaultlib.bd_bitflip_axis_bitflip_0_0
Compiling module xil_defaultlib.bd_bitflip
Compiling module xil_defaultlib.bd_bitflip_wrapper
Compiling module xil_defaultlib.tb_bitflip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bitflip_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim/xsim.dir/tb_bitflip_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim/xsim.dir/tb_bitflip_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 21 19:13:59 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 21 19:13:59 2022...
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7578.699 ; gain = 0.000 ; free physical = 4704 ; free virtual = 14204
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_bitflip/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_bitflip_behav -key {Behavioral:sim_bitflip:Functional:tb_bitflip} -tclbatch {tb_bitflip.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_bitflip/DUT/bd_bitflip_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_bitflip/DUT/bd_bitflip_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_bitflip/DUT/bd_bitflip_i//axis_bitflip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_bitflip/DUT/bd_bitflip_i//axis_bitflip_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip_behav.wcfg
source tb_bitflip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_bitflip.DUT.bd_bitflip_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_bitflip.DUT.bd_bitflip_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: ff00ff00
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 630001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 630001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: ff 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: ff 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 650000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 650001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 00  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: ff  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 650001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 650001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: ff 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: ff 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00ff00ff
Writing Data: 00000000
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: ff  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: ffffffff
Writing Data: 00000001
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1030001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1030001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 01 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1050000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1050001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: fe  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1050001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1050001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 01 
-------------------------------------------------------
Read Data: fffffffe
Writing Data: 00000002
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1190001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1190001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 02 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1210000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1210001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: fd  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1210001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1210001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 02 
-------------------------------------------------------
Read Data: fffffffd
Writing Data: 00000003
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1330001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1330001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 03 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1350000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1350001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1350001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: fc  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1350001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 03 
-------------------------------------------------------
Read Data: fffffffc
Writing Data: 00000004
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1750001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1750001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 04 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1770000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1770001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: fb  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1770001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1770001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 04 
-------------------------------------------------------
Read Data: fffffffb
Writing Data: 00000005
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2170001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2170001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 05 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2190000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2190001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2190001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: fa  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2190001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 05 
-------------------------------------------------------
Read Data: fffffffa
Writing Data: 00000006
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2430001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2430001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 06 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2450000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2450001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: f9  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2450001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2450001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 06 
-------------------------------------------------------
Read Data: fffffff9
Writing Data: 00000007
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2810001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2810001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 07 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2830000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2830001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ff  keep: 1 
    Byte[  1]:                   data: ff  keep: 1 
    Byte[  2]:                   data: ff  keep: 1 
    Byte[  3]:                   data: f8  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 00 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 07 
-------------------------------------------------------
Read Data: fffffff8
@@@Passed
$finish called at time : 2830001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_bitflip/tb_bitflip.sv" Line 184
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_bitflip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 7578.699 ; gain = 87.168 ; free physical = 4620 ; free virtual = 14145
current_fileset -simset [ get_filesets sim_ema ]
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_ema_0 .
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axi4stream_vip_0_0/sim/bd_ema_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axi4stream_vip_0_0/sim/bd_ema_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axi4stream_vip_1_0/sim/bd_ema_axi4stream_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axi4stream_vip_1_0/sim/bd_ema_axi4stream_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axi4stream_vip_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/xsim.dir/tb_ema_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/xsim.dir/tb_ema_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 21 19:40:43 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 21 19:40:43 2022...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7657.504 ; gain = 0.000 ; free physical = 4317 ; free virtual = 13853
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 830000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 830001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: e8  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003e8
Fatal: Bad Test Response: 000003e8 != 00000307
Time: 830001 ps  Iteration: 0  Process: /tb_ema/Initial141_173  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 830001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 7657.504 ; gain = 0.000 ; free physical = 4285 ; free virtual = 13828
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7707.535 ; gain = 0.000 ; free physical = 4302 ; free virtual = 13837
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 830000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 830001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: e8  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003e8
Fatal: Bad Test Response: 000003e8 != 00000307
Time: 830001 ps  Iteration: 0  Process: /tb_ema/Initial141_173  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 830001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7710.344 ; gain = 5.004 ; free physical = 4289 ; free virtual = 13830
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7754.559 ; gain = 0.000 ; free physical = 4158 ; free virtual = 13756
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 810001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 830000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 830001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: e8  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 830001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003e8
Fatal: Bad Test Response: 000003e8 != 00000307
Time: 830001 ps  Iteration: 0  Process: /tb_ema/Initial141_173  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 830001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 7754.559 ; gain = 44.215 ; free physical = 4153 ; free virtual = 13758
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7754.559 ; gain = 0.000 ; free physical = 3900 ; free virtual = 13563
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: e8  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003e8
Fatal: Bad Test Response: 000003e8 != 00000307
Time: 710001 ps  Iteration: 0  Process: /tb_ema/Initial141_174  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 710001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7754.559 ; gain = 0.000 ; free physical = 3890 ; free virtual = 13559
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7821.590 ; gain = 0.000 ; free physical = 3864 ; free virtual = 13550
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: e8  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003e8
Fatal: Bad Test Response: 000003e8 != 00000307
Time: 710001 ps  Iteration: 0  Process: /tb_ema/Initial141_174  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 710001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7834.406 ; gain = 36.023 ; free physical = 3853 ; free virtual = 13539
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7893.434 ; gain = 0.000 ; free physical = 3765 ; free virtual = 13450
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 07  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000307
Writing Data: 000000c8
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1130000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 20  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1130001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000320
Fatal: Bad Test Response: 00000320 != 00000276
Time: 1130001 ps  Iteration: 0  Process: /tb_ema/Initial141_174  Scope: tb_ema  File: /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv Line: 183
$finish called at time : 1130001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 183
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 7893.434 ; gain = 0.000 ; free physical = 3761 ; free virtual = 13454
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd]
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
export_ip_user_files -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd] -directory /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/sim_scripts -ip_user_files_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files -ipstatic_source_dir /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/modelsim} {questa=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/questa} {ies=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/ies} {xcelium=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/xcelium} {vcs=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/vcs} {riviera=/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_ema ]
Command: launch_simulation -simset sim_ema
INFO: [BD 41-1662] The design 'bd_ema.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/sim/bd_ema.v
VHDL Output written to : /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v
Exporting to file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema.hwh
Generated Block Design Tcl file /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hw_handoff/bd_ema_bd.tcl
Generated Hardware Definition File /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/synth/bd_ema.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/bd_ema.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_ema'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/nfs/nfs9-insecure/home/insecure-ro/software/rhel7_x86_64/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ema' in fileset 'sim_ema'...
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bd'
INFO: [SIM-utils-43] Exported '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim/bd_ema.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_ema'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_8 -L xilinx_vip -prj tb_ema_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/axis_ema.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_ema_sv
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/ip/bd_ema_axis_ema_0_0/sim/bd_ema_axis_ema_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_axis_ema_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.ip_user_files/bd/bd_ema/sim/bd_ema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/bd_ema/hdl/bd_ema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ema_wrapper
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 33e96f9829144c8d9d92ddac47dcbcd2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ema_behav xil_defaultlib.tb_ema xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_0_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_8.axi4stream_vip_v1_1_8_top(C_AXI4...
Compiling module xil_defaultlib.bd_ema_axi4stream_vip_1_0
Compiling module xil_defaultlib.axis_ema_sv
Compiling module xil_defaultlib.axis_ema
Compiling module xil_defaultlib.bd_ema_axis_ema_0_0
Compiling module xil_defaultlib.bd_ema
Compiling module xil_defaultlib.bd_ema_wrapper
Compiling module xil_defaultlib.tb_ema
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ema_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7915.453 ; gain = 0.000 ; free physical = 3821 ; free virtual = 13504
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.sim/sim_ema/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ema_behav -key {Behavioral:sim_ema:Functional:tb_ema} -tclbatch {tb_ema.tcl} -protoinst "protoinst_files/bd_bitflip.protoinst" -protoinst "protoinst_files/bd_ema.protoinst" -view {/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_bitflip.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_bitflip.protoinst for the following reason(s):
There are no instances of module "bd_bitflip" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ema.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axi4stream_vip_1/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /tb_ema/DUT/bd_ema_i//axis_ema_0/S_AXIS
Time resolution is 1 ps
open_wave_config /nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema_behav.wcfg
source tb_ema.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_0.inst
Xilinx AXI4STREAM VIP Found at Path: tb_ema.DUT.bd_ema_i.axi4stream_vip_1.inst
Simulation Setup
Holding Reset
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_8.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2968_26.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : get_next_ready_gen:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_next_ready_item .GNI) 410000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2118_1.ACTIVE) 410000.0 ps : run()
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::run_phase .Block2712_14.ACTIVE) 410000.0 ps : run()
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : Changing ready_gen policy:
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : 
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
Ready_gen               
  Policy                   XIL_AXI4STREAM_READY_GEN_NO_BACKPRESSURE
  Use Variable Ranges        XIL_AXI4STREAM_FALSE
  Max Low Time                        0
  Min Low Time                        0
  Max High Time                       1
  Min High Time                       1
  Max Event Count                     1
  Min Event Count                     1
  Event Cycle Count Reset          2000
  Low Time                            0
  High Time                           1
  Event Count                         1
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 430000.0 ps : get_low_time   0
Starting Simulation
Writing Data: 00000064
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 07  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 64 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000307
Writing Data: 000000c8
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1110001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1130000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 76  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1130001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: c8 
    Byte[  1]:                   data: 00 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000276
Writing Data: 0000012c
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1550001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1550001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 2c 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1570000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1570001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 23  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1570001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1570001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 2c 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000223
Writing Data: 00000190
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1690001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1690001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 90 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1710000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1710001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: fd  keep: 1 
    Byte[  1]:                   data: 01  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1710001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 90 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000001fd
Writing Data: 000001f4
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1830001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 1830001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: f4 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 1850000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1850001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: fa  keep: 1 
    Byte[  1]:                   data: 01  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 1850001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 1850001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: f4 
    Byte[  1]:                   data: 01 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000001fa
Writing Data: 00000258
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2190001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2190001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 58 
    Byte[  1]:                   data: 02 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2210000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2210001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 11  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2210001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2210001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 58 
    Byte[  1]:                   data: 02 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000211
Writing Data: 000002bc
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2250001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2250001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: bc 
    Byte[  1]:                   data: 02 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2270000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2270001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2270001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 3b  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2270001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: bc 
    Byte[  1]:                   data: 02 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 0000023b
Writing Data: 00000320
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2410001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2410001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 20 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2430000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2430001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2430001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 73  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2430001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 20 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000273
Writing Data: 00000384
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2510001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2510001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 84 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2530000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2530001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: b6  keep: 1 
    Byte[  1]:                   data: 02  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2530001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2530001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 84 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000002b6
Writing Data: 000003e8
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2870001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 2870001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: e8 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 2890000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2890001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 02  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 2890001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 2890001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: e8 
    Byte[  1]:                   data: 03 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000302
Writing Data: 0000044c
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3230001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3230001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 4c 
    Byte[  1]:                   data: 04 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 3250000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3250001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 54  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 3250001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3250001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 4c 
    Byte[  1]:                   data: 04 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000354
Writing Data: 000004b0
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3530001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3530001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: b0 
    Byte[  1]:                   data: 04 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 3550000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 3550001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3550001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: ab  keep: 1 
    Byte[  1]:                   data: 03  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3550001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: b0 
    Byte[  1]:                   data: 04 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000003ab
Writing Data: 00000514
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3890001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 3890001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 14 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 3910000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 3910001.0 ps : get_low_time   0
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3910001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 04  keep: 1 
    Byte[  1]:                   data: 04  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 3910001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 14 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000404
Writing Data: 00000578
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 4030001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 4030001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 78 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 4050000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 4050001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: 61  keep: 1 
    Byte[  1]:                   data: 04  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 4050001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 4050001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: 78 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 00000461
Writing Data: 000005dc
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 4110001.0 ps : Put transaction:
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE.DRIVER_PUT_TRANSACTION) 4110001.0 ps : -------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: dc 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
INFO: [Master VIP_driver] (axi4stream_vip_pkg.\axi4stream_mst_driver(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::get_and_drive .GET_AND_DRIVE) 4130000.0 ps : Backpressure detected:   1 cycles
INFO: [Slave VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 4130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00011011
  LAST                           0x0
  PAYLOAD                        4
    Byte[  0]:                   data: bf  keep: 1 
    Byte[  1]:                   data: 04  keep: 1 
    Byte[  2]:                   data: 00  keep: 1 
    Byte[  3]:                   data: 00  keep: 1 
-------------------------------------------------------
INFO: [Slave VIP_driver] (axi4stream_vip_pkg.\axi4stream_slv_driver(C_XIL_AXI4STREAM_SIGNAL_SET=8'b011011,C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::ready_policy_generation .READY_POLICY_GENERATION) 4130001.0 ps : get_low_time   0
INFO: [Master VIP_monitor] (axi4stream_vip_pkg.\axi4stream_monitor(C_XIL_AXI4STREAM_DEST_WIDTH=0,C_XIL_AXI4STREAM_DATA_WIDTH=32,C_XIL_AXI4STREAM_ID_WIDTH=0,C_XIL_AXI4STREAM_HAS_ARESETN=1)::watch_and_write .WRITE_TRANS) 4130001.0 ps : Sent to scoreboard!
-------------------------------------------------------
NAME                               VALUE
-------------------------------------------------------
XIL_AXI4STREAM_TRANSACTION
  SIGNAL_SET                     0b00000011
  PAYLOAD                        4
    Byte[  0]:                   data: dc 
    Byte[  1]:                   data: 05 
    Byte[  2]:                   data: 00 
    Byte[  3]:                   data: 00 
-------------------------------------------------------
Read Data: 000004bf
@@@Passed
$finish called at time : 4130001 ps : File "/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vtests/sim_ema/tb_ema.sv" Line 190
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ema_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 7917.441 ; gain = 1.988 ; free physical = 3806 ; free virtual = 13495
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 20:07:48 2022...
