<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: soc_scu_cru</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_soc_scu_cru'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_soc_scu_cru')">soc_scu_cru</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.75</td>
<td class="s9 cl rt"><a href="mod952.html#Line" > 97.50</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod952.html#Toggle" > 42.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/config_ss/system_control_unit/soc_scu_cru.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod952.html#inst_tag_79270"  onclick="showContent('inst_tag_79270')">config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></td>
<td class="s7 cl rt"> 70.75</td>
<td class="s9 cl rt"><a href="mod952.html#Line" > 97.50</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod952.html#Toggle" > 42.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_soc_scu_cru'>
<hr>
<a name="inst_tag_79270"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_79270" >config_ss_tb.DUT.config_ss.scu.soc_scu_cru</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.75</td>
<td class="s9 cl rt"><a href="mod952.html#Line" > 97.50</a></td>
<td class="s5 cl rt"><a href="mod952.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod952.html#Toggle" > 42.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod952.html#Branch" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.33</td>
<td class="s9 cl rt"> 96.94</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 47.68</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.70</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.65</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="s3 cl rt"> 33.57</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod953.html#inst_tag_79271" >scu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253794" id="tag_urg_inst_253794">clk_acpu_div</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253795" id="tag_urg_inst_253795">clk_bcpu_div</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253788" id="tag_urg_inst_253788">clk_div0</a></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253789" id="tag_urg_inst_253789">clk_div1</a></td>
<td class="s6 cl rt"> 63.76</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253790" id="tag_urg_inst_253790">clk_div2</a></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253791" id="tag_urg_inst_253791">clk_div3</a></td>
<td class="s6 cl rt"> 63.76</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253792" id="tag_urg_inst_253792">clk_div4</a></td>
<td class="s6 cl rt"> 63.76</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253793" id="tag_urg_inst_253793">clk_pscc_div</a></td>
<td class="s6 cl rt"> 63.76</td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2084.html#inst_tag_253796" id="tag_urg_inst_253796">clk_usb_wakeup_div</a></td>
<td class="s7 cl rt"> 73.61</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.83</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188055" id="tag_urg_inst_188055">clkgate_clk_acpu</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188056" id="tag_urg_inst_188056">clkgate_clk_acpu_mtime</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188058" id="tag_urg_inst_188058">clkgate_clk_bcpu</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188059" id="tag_urg_inst_188059">clkgate_clk_bcpu_mtime</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188067" id="tag_urg_inst_188067">clkgate_clk_cru</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188066" id="tag_urg_inst_188066">clkgate_clk_ddr_cfg</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188069" id="tag_urg_inst_188069">clkgate_clk_ddr_ctl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188068" id="tag_urg_inst_188068">clkgate_clk_ddr_phy</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188057" id="tag_urg_inst_188057">clkgate_clk_dma</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188063" id="tag_urg_inst_188063">clkgate_clk_gpio</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188064" id="tag_urg_inst_188064">clkgate_clk_gpt</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188061" id="tag_urg_inst_188061">clkgate_clk_i2c</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188070" id="tag_urg_inst_188070">clkgate_clk_pscc_xtl</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188060" id="tag_urg_inst_188060">clkgate_clk_qspi</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188062" id="tag_urg_inst_188062">clkgate_clk_uart</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1543.html#inst_tag_188065" id="tag_urg_inst_188065">clkgate_clk_usb</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1261.html#inst_tag_146006" id="tag_urg_inst_146006">clkmux_clk0_div2</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1261.html#inst_tag_146005" id="tag_urg_inst_146005">clkmux_osc_xtal</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177886" id="tag_urg_inst_177886">rst_sync_acpu_bus</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177887" id="tag_urg_inst_177887">rst_sync_acpu_core</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177885" id="tag_urg_inst_177885">rst_sync_bcpu</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177904" id="tag_urg_inst_177904">rst_sync_clk1</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177888" id="tag_urg_inst_177888">rst_sync_clk_133</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177889" id="tag_urg_inst_177889">rst_sync_clk_266</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177890" id="tag_urg_inst_177890">rst_sync_clk_533</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177892" id="tag_urg_inst_177892">rst_sync_ddr_controller</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177903" id="tag_urg_inst_177903">rst_sync_dma</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177895" id="tag_urg_inst_177895">rst_sync_emac</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177900" id="tag_urg_inst_177900">rst_sync_fpga0</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177901" id="tag_urg_inst_177901">rst_sync_fpga1</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177902" id="tag_urg_inst_177902">rst_sync_fpga_s</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177899" id="tag_urg_inst_177899">rst_sync_gbe_nrxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177897" id="tag_urg_inst_177897">rst_sync_gbe_ntxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177898" id="tag_urg_inst_177898">rst_sync_gbe_rxreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177896" id="tag_urg_inst_177896">rst_sync_gbe_txreset</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177893" id="tag_urg_inst_177893">rst_sync_peripher</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177884" id="tag_urg_inst_177884">rst_sync_poweron</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177905" id="tag_urg_inst_177905">rst_sync_poweron_clk_osc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177891" id="tag_urg_inst_177891">rst_sync_sram_noc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_177894" id="tag_urg_inst_177894">rst_sync_usb</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod355.html#inst_tag_31327" id="tag_urg_inst_31327">sync_bus_div1</a></td>
<td class="s5 cl rt"> 59.68</td>
<td class="s8 cl rt"> 82.61</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.43</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod355.html#inst_tag_31329" id="tag_urg_inst_31329">sync_bus_div3_clk0</a></td>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod355.html#inst_tag_31328" id="tag_urg_inst_31328">sync_bus_div3_clk1</a></td>
<td class="s7 cl rt"> 73.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221.html#inst_tag_25312" id="tag_urg_inst_25312">sync_ddr_ctl_cg</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod221.html#inst_tag_25311" id="tag_urg_inst_25311">sync_ddr_phy_cg</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_soc_scu_cru'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod952.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>40</td><td>39</td><td>97.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>153</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>162</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>227</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>240</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>244</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>250</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>261</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>479</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>484</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
147                       always @ (posedge clk_osc or negedge rst_n_poweron) begin
148        2/2              if (!rst_n_poweron) clksel_save &lt;= 1'h1;
149        1/1              else                clksel_save &lt;= 1'h0;
150                       end
151                     
152                       always @ (posedge clk_osc) begin
153        2/2              if (clksel_save)   clksel &lt;= {clk_sel1, clk_sel0};
                        MISSING_ELSE
154                       end
155                     
156                       clkmux clkmux_osc_xtal  (.clka(clk_osc), .clkb(clk_xtal_ref), .select(clksel[1]), .clk_out(clk_mux_osc_xtal));
157                     
158                       clkmux clkmux_clk0_div2 (.clka(clk_mux_osc_xtal), .clkb(clk0), .select(clksel[0]), .clk_out(clk_mux_int));
159                     
160                     
161                       always @ (posedge clk_cru or negedge rst_n_133) begin
162        2/2              if (!rst_n_133) clk_sel_status &lt;= 'h0;
163        1/1              else            clk_sel_status &lt;= clksel;
164                       end
165                     
166                     
167                     
168                     
169                     //*****************************************************************************
170                     //             Reset source
171                     //*****************************************************************************
172                     
173                     assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron : soc_pll_status_lock;
174                     
175                       rstsync rst_sync_poweron
176                         (
177                           .clk          (clk_mux_int),
178                           .rst_soft     (1'b1),
179                           .rst_async    (rst_n_poweron_mux),
180                           .rst_sync_out (rst_n_por)
181                         );
182                     
183                     
184                     //*****************************************************************************
185                     //             Clk_mux dividers
186                     //*****************************************************************************
187                     
188                       clk_div #(
189                           .DIVIDER_WIDTH(4)
190                         ) clk_div0 (
191                           .clk     (clk_mux_int), //pll0 or osc
192                           .rst_n   (rst_n_por),
193                           .dvalue  (div0_clk0),
194                           .clk_out (clk_int0) //266 MHz - pll0/4
195                         );
196                     
197                     
198                     
199                       clk_div #(
200                           .DIVIDER_WIDTH(4)
201                         ) clk_div1 (
202                           .clk     (clk_mux_int),
203                           .rst_n   (rst_n_por),
204                           .dvalue  (div1_clk0),
205                           .clk_out (clk_int1) //533/266/133 MHz
206                         );
207                     
208                     
209                       clk_div #(
210                           .DIVIDER_WIDTH(4)
211                         ) clk_div2 (
212                           .clk     (clk_mux_int),
213                           .rst_n   (rst_n_por),
214                           .dvalue  (div2_clk0),
215                           .clk_out (clk_int2) // 266/133 MHz
216                         );
217                     
218                     
219                     
220                     
221                     //*****************************************************************************
222                     //              BCPU resets
223                     //*****************************************************************************
224                       assign bcpu_rst_ctl = rst_n_por &amp; !bcpu_wathcdog_timer_reset &amp; sw_bcpu_rstn;
225                     
226                       always @ (posedge clk_int0 or negedge rst_n_por) begin
227        2/2              if(!rst_n_por) bcpu_rst_ctl_ff &lt;= 'h0;
228        1/1              else           bcpu_rst_ctl_ff &lt;= bcpu_rst_ctl;
229                       end
230                     
231                       rstsync rst_sync_bcpu
232                         (
233                           .clk          (clk_int0),
234                           .rst_soft     (1'b1),
235                           .rst_async    (bcpu_rst_ctl_ff),
236                           .rst_sync_out (bcpu_cnt_en)
237                         );
238                     
239                       always @ (posedge clk_int0) begin
240        1/1              bcpu_cnt_en_rse &lt;= {bcpu_cnt_en_rse[0], bcpu_cnt_en};
241                       end
242                     
243                       always @ (posedge clk_int0 or negedge rst_n_266) begin
244        2/2              if (!rst_n_266)                                    bcpu_rst_cnt_start &lt;= 1'h1;
245        <font color = "red">1/2     ==>      else if (!bcpu_cnt_en_rse[0] &amp; bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start &lt;= 1'h1;</font>
246        2/2              else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start &lt;= 1'h0;
                        MISSING_ELSE
247                       end
248                     
249                       always @ (posedge clk_int0 or negedge rst_n_266) begin
250        2/2              if (!rst_n_266)             bcpu_rst_cnt &lt;= 'h0;
251        2/2              else if (bcpu_rst_cnt_start) bcpu_rst_cnt &lt;= bcpu_rst_cnt + 1'h1;
252        1/1              else                         bcpu_rst_cnt &lt;= 'h0;
253                       end
254                     
255                       always @ (posedge clk_int0 or negedge rst_n_266) begin
256        2/2              if (!rst_n_266)             rst_n_bcpu_core &lt;= 'h0;
257        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_core &lt;= bcpu_rst_cnt &gt;= 8'h20;
                        MISSING_ELSE
258                       end
259                     
260                       always @ (posedge clk_int0 or negedge rst_n_266) begin
261        2/2              if (!rst_n_266)             rst_n_bcpu_bus &lt;= 'h0;
262        2/2              else if (bcpu_rst_cnt_start) rst_n_bcpu_bus &lt;= bcpu_rst_cnt &gt;= 8'h10;
                        MISSING_ELSE
263                       end
264                     
265                       assign deassert_bcpu_rstn = bcpu_rst_cnt[5];
266                     
267                     //*****************************************************************************
268                     //              ACPU resets
269                     //*****************************************************************************
270                       assign acpu_rst_ctl = rst_n_por &amp; !acpu_wathcdog_timer_reset &amp; sw_acpu_rstn;
271                     
272                       always @ (posedge clk_int1 or negedge rst_n_por) begin
273        2/2              if(!rst_n_por) acpu_rst_ctl_ff &lt;= 'h0;
274        1/1              else           acpu_rst_ctl_ff &lt;= acpu_rst_ctl;
275                       end
276                     
277                       rstsync rst_sync_acpu_bus
278                         (
279                           .clk          (clk_int1),
280                           .rst_soft     (1'b1),
281                           .rst_async    (acpu_rst_ctl_ff),
282                           .rst_sync_out (rst_n_acpu_bus)
283                         );
284                     
285                       rstsync rst_sync_acpu_core
286                         (
287                           .clk          (clk_int1),
288                           .rst_soft     (1'b1),
289                           .rst_async    (rst_n_acpu_bus),
290                           .rst_sync_out (rst_n_acpu_core)
291                         );
292                     
293                     //*****************************************************************************
294                     //              Peripheral resets
295                     //*****************************************************************************
296                     
297                       rstsync rst_sync_clk_133
298                         (
299                           .clk          (clk_int1),
300                           .rst_soft     (1'b1),
301                           .rst_async    (rst_n_por),
302                           .rst_sync_out (rst_n_533)
303                         );
304                     
305                       rstsync rst_sync_clk_266
306                         (
307                           .clk          (clk_int0),
308                           .rst_soft     (1'b1),
309                           .rst_async    (rst_n_por),
310                           .rst_sync_out (rst_n_266)
311                         );
312                     
313                       rstsync rst_sync_clk_533
314                         (
315                           .clk          (clk_cru),
316                           .rst_soft     (1'b1),
317                           .rst_async    (rst_n_por),
318                           .rst_sync_out (rst_n_133)
319                         );
320                     
321                     //*****************************************************************************
322                     //              SRAM
323                     //*****************************************************************************
324                       assign sram_noc_rst_ctl = rst_n_por;
325                       rstsync rst_sync_sram_noc
326                         (
327                           .clk          (clk_int1),
328                           .rst_soft     (1'b1),
329                           .rst_async    (sram_noc_rst_ctl),
330                           .rst_sync_out (rst_n_sram)
331                         );
332                     
333                     //*****************************************************************************
334                     //              DDR mem controller reset
335                     //*****************************************************************************
336                       assign ddr_controller_rst_ctl = rst_n_por &amp; sw_ddr_rstn;
337                       rstsync rst_sync_ddr_controller
338                         (
339                           .clk          (clk_int1),
340                           .rst_soft     (1'b1),
341                           .rst_async    (ddr_controller_rst_ctl),
342                           .rst_sync_out (rst_n_ddr)
343                         );
344                     
345                     //*****************************************************************************
346                     //              Peripherial reset
347                     //*****************************************************************************
348                       assign peripher_rst_ctl = rst_n_por &amp; sw_per_rstn;
349                       rstsync rst_sync_peripher
350                         (
351                           .clk          (clk_cru),
352                           .rst_soft     (1'b1),
353                           .rst_async    (peripher_rst_ctl),
354                           .rst_sync_out (rst_n_per)
355                         );
356                     //*****************************************************************************
357                     //              USB reset
358                     //*****************************************************************************
359                       assign usb_rst_ctl = rst_n_por &amp; sw_usb_rstn;
360                       rstsync rst_sync_usb
361                         (
362                           .clk          (clk_int2),
363                           .rst_soft     (1'b1),
364                           .rst_async    (usb_rst_ctl),
365                           .rst_sync_out (rst_n_usb)
366                         );
367                     //*****************************************************************************
368                     //              GbE reset
369                     //*****************************************************************************
370                     
371                       assign clk_gbe_rx_n = ~clk_gbe_rx;
372                     
373                       assign emac_rst_ctl = rst_n_por &amp; sw_emac_rstn;
374                     
375                       rstsync rst_sync_emac (
376                         .clk         (clk_int2    ),
377                         .rst_soft    (1'b1        ),
378                         .rst_async   (emac_rst_ctl),
379                         .rst_sync_out(rst_n_emac  )
380                       );
381                     
382                       rstsync rst_sync_gbe_txreset (
383                         .clk         (clk_gbe_rx  ),
384                         .rst_soft    (1'b1        ),
385                         .rst_async   (rst_n_por   ),
386                         .rst_sync_out(rst_n_gbe_tx)
387                       );
388                     
389                       rstsync rst_sync_gbe_ntxreset (
390                         .clk         (clk_gbe_rx_n  ),
391                         .rst_soft    (1'b1          ),
392                         .rst_async   (rst_n_por     ),
393                         .rst_sync_out(rst_n_gbe_ntx )
394                       );
395                     
396                       rstsync rst_sync_gbe_rxreset (
397                         .clk         (clk_gbe_rx  ),
398                         .rst_soft    (1'b1        ),
399                         .rst_async   (rst_n_por   ),
400                         .rst_sync_out(rst_n_gbe_rx)
401                       );
402                     
403                       rstsync rst_sync_gbe_nrxreset (
404                         .clk         (clk_gbe_rx_n  ),
405                         .rst_soft    (1'b1          ),
406                         .rst_async   (rst_n_por     ),
407                         .rst_sync_out(rst_n_gbe_nrx )
408                       );
409                     
410                     
411                     //*****************************************************************************
412                     //              FPGA resets
413                     //*****************************************************************************
414                       assign fpga0_rst_ctl = rst_n_por &amp; sw_fpga0_rstn;
415                       rstsync rst_sync_fpga0
416                         (
417                           .clk          (clk_fpga0),
418                           .rst_soft     (1'b1),
419                           .rst_async    (fpga0_rst_ctl),
420                           .rst_sync_out (rst_n_fpga0)
421                         );
422                     
423                       assign fpga1_rst_ctl = rst_n_por &amp; sw_fpga1_rstn;
424                       rstsync rst_sync_fpga1
425                         (
426                           .clk          (clk_fpga1),
427                           .rst_soft     (1'b1),
428                           .rst_async    (fpga1_rst_ctl),
429                           .rst_sync_out (rst_n_fpga1)
430                         );
431                     
432                       rstsync rst_sync_fpga_s
433                         (
434                           .clk          (clk_fpga_s),
435                           .rst_soft     (1'b1),
436                           .rst_async    (fpga0_rst_ctl | fpga1_rst_ctl),
437                           .rst_sync_out (rst_n_fpga_s)
438                         );
439                     
440                     //*****************************************************************************
441                     //              DMA reset
442                     //*****************************************************************************
443                         assign dma_rst_ctl = rst_n_por &amp; sw_dma_rstn;
444                         rstsync rst_sync_dma
445                           (
446                             .clk          (clk_int2),
447                             .rst_soft     (1'b1),
448                             .rst_async    (dma_rst_ctl),
449                             .rst_sync_out (rst_n_dma)
450                           );
451                     //*****************************************************************************
452                     //              Clock divider 1 for QSPI, I2C, uart, GPIO, GPT logic
453                     //*****************************************************************************
454                     
455                     
456                       clk_div #(
457                           .DIVIDER_WIDTH(4)
458                         ) clk_div3 (
459                           .clk     (clk_int0),   // 266 MHz
460                           .rst_n   (rst_n_266),
461                           .dvalue  (div0),
462                           .clk_out (clk_int0_div2) // 133 MHz
463                         );
464                     
465                     
466                     //*****************************************************************************
467                     //              Clock divider 2 for DDR controller logic
468                     //*****************************************************************************
469                     
470                       rstsync rst_sync_clk1
471                         (
472                           .clk          (clk1),
473                           .rst_soft     (1'b1),
474                           .rst_async    (rst_n_por),
475                           .rst_sync_out (rst_n_hw_clk1)
476                         );
477                     
478                       always @ (posedge clk_cru or negedge rst_n_133) begin
479        2/2              if (!rst_n_133)  div1_ff &lt;= 'h0;
480        1/1              else             div1_ff &lt;= div1;
481                       end
482                     
483                       always @ (posedge clk_cru or negedge rst_n_133) begin
484        2/2              if (!rst_n_133)  div1_en &lt;= 'h0;
485        1/1              else             div1_en &lt;= div1_ff != div1;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod952.html" >soc_scu_cru</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       173
 EXPRESSION (clk_sel0 ? rst_n_poweron : soc_pll_status_lock)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod952.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">83</td>
<td class="rt">31</td>
<td class="rt">37.35 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">210</td>
<td class="rt">89</td>
<td class="rt">42.38 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">52</td>
<td class="rt">49.52 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">37</td>
<td class="rt">35.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">83</td>
<td class="rt">31</td>
<td class="rt">37.35 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">210</td>
<td class="rt">89</td>
<td class="rt">42.38 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">52</td>
<td class="rt">49.52 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">37</td>
<td class="rt">35.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_sel0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_sel1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_osc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_xtal_ref</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n_poweron</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_fpga_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_gbe_rx_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_acpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_dma</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_bcpu_mtime</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_qspi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_i2c</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_uart</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_gpt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_cru</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_phy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_ctl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_ddr_cfg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pscc_xtl</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_usb_wakeup</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_bcpu_bus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_core</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_acpu_bus</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_sram</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_ddr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_per</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_usb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_emac</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_fpga_s</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_dma</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_133</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_266</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_533</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_ntx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rst_n_gbe_nrx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pscc_xtal_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_cfg_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>usb_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_ctl_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ddr_phy_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gpt_cg</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gpio_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_cg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i2c_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qspi_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sys_dma_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_cg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2_clk0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>div0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_dma_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_emac_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_usb_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_ddr_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga1_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_fpga0_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_per_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sw_bcpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>sw_acpu_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bcpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>acpu_wathcdog_timer_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>soc_pll_status_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>deassert_bcpu_rstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_sel_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod952.html" >soc_scu_cru</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">27</td>
<td class="rt">93.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">173</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">153</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">162</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">227</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">244</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">250</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">256</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">261</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">479</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">484</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173        assign rst_n_poweron_mux = clk_sel0 ? rst_n_poweron : soc_pll_status_lock;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148            if (!rst_n_poweron) clksel_save <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
149            else                clksel_save <= 1'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
153            if (clksel_save)   clksel <= {clk_sel1, clk_sel0};
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
162            if (!rst_n_133) clk_sel_status <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
163            else            clk_sel_status <= clksel;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
227            if(!rst_n_por) bcpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
228            else           bcpu_rst_ctl_ff <= bcpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
244            if (!rst_n_266)                                    bcpu_rst_cnt_start <= 1'h1;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
245            else if (!bcpu_cnt_en_rse[0] & bcpu_cnt_en_rse[1]) bcpu_rst_cnt_start <= 1'h1;
                    <font color = "red">-2-</font>  
           <font color = "red">    ==></font>
246            else if (deassert_bcpu_rstn)                       bcpu_rst_cnt_start <= 1'h0;
                    <font color = "green">-3-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
250            if (!rst_n_266)             bcpu_rst_cnt <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
251            else if (bcpu_rst_cnt_start) bcpu_rst_cnt <= bcpu_rst_cnt + 1'h1;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
252            else                         bcpu_rst_cnt <= 'h0;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            if (!rst_n_266)             rst_n_bcpu_core <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
257            else if (bcpu_rst_cnt_start) rst_n_bcpu_core <= bcpu_rst_cnt >= 8'h20;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
261            if (!rst_n_266)             rst_n_bcpu_bus <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
262            else if (bcpu_rst_cnt_start) rst_n_bcpu_bus <= bcpu_rst_cnt >= 8'h10;
                    <font color = "green">-2-</font>  
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273            if(!rst_n_por) acpu_rst_ctl_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
274            else           acpu_rst_ctl_ff <= acpu_rst_ctl;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
479            if (!rst_n_133)  div1_ff <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
480            else             div1_ff <= div1;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
484            if (!rst_n_133)  div1_en <= 'h0;
               <font color = "green">-1-</font>  
           <font color = "green">    ==></font>
485            else             div1_en <= div1_ff != div1;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_79270">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_soc_scu_cru">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
