

================================================================
== Vitis HLS Report for 'decision_function_51'
================================================================
* Date:           Thu Jan 23 13:40:27 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.630 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_51_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_51_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_45_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_45_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_16_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_16_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_8_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_8_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_1_val_read, i18 119730" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln86_1357 = icmp_slt  i18 %x_24_val_read, i18 273" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1357' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln86_1358 = icmp_slt  i18 %x_52_val_read, i18 79361" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1358' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln86_1359 = icmp_slt  i18 %x_39_val_read, i18 1742" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1359' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86_1360 = icmp_slt  i18 %x_11_val_read, i18 309" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1360' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1361 = icmp_slt  i18 %x_6_val_read, i18 20563" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1361' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1362 = icmp_slt  i18 %x_6_val_read, i18 29220" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1362' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1363 = icmp_slt  i18 %x_9_val_read, i18 426" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1363' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1364 = icmp_slt  i18 %x_1_val_read, i18 71711" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1364' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1365 = icmp_slt  i18 %x_16_val_read, i18 94" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1365' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1366 = icmp_slt  i18 %x_10_val_read, i18 569" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1366' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1367 = icmp_slt  i18 %x_52_val_read, i18 59905" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1367' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1368 = icmp_slt  i18 %x_7_val_read, i18 6436" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1368' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1369 = icmp_slt  i18 %x_1_val_read, i18 26406" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1369' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1370 = icmp_slt  i18 %x_34_val_read, i18 447" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1370' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1371 = icmp_slt  i18 %x_8_val_read, i18 414" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1371' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1372 = icmp_slt  i18 %x_5_val_read, i18 24915" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1372' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1373 = icmp_slt  i18 %x_45_val_read, i18 356" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1373' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %x_51_val_read, i32 17" [firmware/BDT.h:86]   --->   Operation 40 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1375 = icmp_slt  i18 %x_15_val_read, i18 7" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1375' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1376 = icmp_slt  i18 %x_15_val_read, i18 6" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1376' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1377 = icmp_slt  i18 %x_50_val_read, i18 78510" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1377' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%icmp_ln86_1378 = icmp_slt  i18 %x_18_val_read, i18 2745" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1378' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%icmp_ln86_1379 = icmp_slt  i18 %x_7_val_read, i18 6848" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1379' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1380 = icmp_slt  i18 %x_51_val_read, i18 204471" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1380' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1381 = icmp_slt  i18 %x_1_val_read, i18 76092" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1381' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1382 = icmp_slt  i18 %x_3_val_read, i18 83193" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1382' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1357, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_649 = xor i1 %icmp_ln86_1357, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_649" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln102_1306 = and i1 %icmp_ln86_1358, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_250)   --->   "%xor_ln104_650 = xor i1 %icmp_ln86_1358, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_250 = and i1 %xor_ln104_650, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln102_1307 = and i1 %icmp_ln86_1359, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_251)   --->   "%xor_ln104_651 = xor i1 %icmp_ln86_1359, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_251 = and i1 %and_ln102, i1 %xor_ln104_651" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.12ns)   --->   "%and_ln102_1308 = and i1 %icmp_ln86_1360, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_252)   --->   "%xor_ln104_652 = xor i1 %icmp_ln86_1360, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_252 = and i1 %and_ln104, i1 %xor_ln104_652" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns)   --->   "%and_ln102_1309 = and i1 %icmp_ln86_1361, i1 %and_ln102_1306" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_253)   --->   "%xor_ln104_653 = xor i1 %icmp_ln86_1361, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_253 = and i1 %and_ln102_1306, i1 %xor_ln104_653" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%and_ln102_1311 = and i1 %icmp_ln86_1363, i1 %and_ln102_1307" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%xor_ln104_655 = xor i1 %icmp_ln86_1363, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1312 = and i1 %icmp_ln86_1364, i1 %and_ln104_251" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%and_ln102_1313 = and i1 %icmp_ln86_1365, i1 %and_ln102_1308" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_1314 = and i1 %icmp_ln86_1366, i1 %and_ln104_252" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%xor_ln104_656 = xor i1 %icmp_ln86_1366, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1315 = and i1 %icmp_ln86_1367, i1 %and_ln102_1309" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%xor_ln104_657 = xor i1 %icmp_ln86_1367, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1316 = and i1 %icmp_ln86_1368, i1 %and_ln104_253" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%and_ln102_1319 = and i1 %icmp_ln86_1371, i1 %and_ln102_1311" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%and_ln102_1331 = and i1 %icmp_ln86_1372, i1 %xor_ln104_655" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%and_ln102_1320 = and i1 %and_ln102_1331, i1 %and_ln102_1307" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%and_ln102_1321 = and i1 %icmp_ln86_1373, i1 %and_ln102_1314" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%and_ln102_1332 = and i1 %tmp, i1 %xor_ln104_656" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%and_ln102_1322 = and i1 %and_ln102_1332, i1 %and_ln104_252" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%and_ln102_1323 = and i1 %icmp_ln86_1375, i1 %and_ln102_1315" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%and_ln102_1333 = and i1 %icmp_ln86_1376, i1 %xor_ln104_657" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%and_ln102_1324 = and i1 %and_ln102_1333, i1 %and_ln102_1309" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%and_ln102_1325 = and i1 %icmp_ln86_1377, i1 %and_ln102_1316" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%xor_ln117 = xor i1 %and_ln102_1312, i1 1" [firmware/BDT.h:117]   --->   Operation 84 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%or_ln117 = or i1 %and_ln104_251, i1 %and_ln102_1313" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1314)   --->   "%select_ln117 = select i1 %and_ln104_251, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns)   --->   "%or_ln117_1225 = or i1 %and_ln104_251, i1 %and_ln102_1308" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_1225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1314 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1314' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%zext_ln117_145 = zext i2 %select_ln117_1314" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%or_ln117_1226 = or i1 %or_ln117_1225, i1 %and_ln102_1319" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%select_ln117_1315 = select i1 %or_ln117_1225, i3 %zext_ln117_145, i3 4" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.12ns)   --->   "%or_ln117_1227 = or i1 %or_ln117_1225, i1 %and_ln102_1311" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1317)   --->   "%select_ln117_1316 = select i1 %or_ln117_1226, i3 %select_ln117_1315, i3 5" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%or_ln117_1228 = or i1 %or_ln117_1227, i1 %and_ln102_1320" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1317 = select i1 %or_ln117_1227, i3 %select_ln117_1316, i3 6" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1317' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.12ns)   --->   "%or_ln117_1229 = or i1 %and_ln102, i1 %and_ln102_1308" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%select_ln117_1318 = select i1 %or_ln117_1228, i3 %select_ln117_1317, i3 7" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1319)   --->   "%zext_ln117_146 = zext i3 %select_ln117_1318" [firmware/BDT.h:117]   --->   Operation 99 'zext' 'zext_ln117_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%or_ln117_1230 = or i1 %or_ln117_1229, i1 %and_ln102_1321" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1319 = select i1 %or_ln117_1229, i4 %zext_ln117_146, i4 8" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1319' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln117_1231 = or i1 %or_ln117_1229, i1 %and_ln102_1314" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1321)   --->   "%select_ln117_1320 = select i1 %or_ln117_1230, i4 %select_ln117_1319, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%or_ln117_1232 = or i1 %or_ln117_1231, i1 %and_ln102_1322" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1321 = select i1 %or_ln117_1231, i4 %select_ln117_1320, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1321' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1323)   --->   "%select_ln117_1322 = select i1 %or_ln117_1232, i4 %select_ln117_1321, i4 11" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%or_ln117_1233 = or i1 %icmp_ln86, i1 %and_ln102_1323" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1323 = select i1 %icmp_ln86, i4 %select_ln117_1322, i4 12" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1323' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.12ns)   --->   "%or_ln117_1234 = or i1 %icmp_ln86, i1 %and_ln102_1315" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1325)   --->   "%select_ln117_1324 = select i1 %or_ln117_1233, i4 %select_ln117_1323, i4 13" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%or_ln117_1235 = or i1 %or_ln117_1234, i1 %and_ln102_1324" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1325 = select i1 %or_ln117_1234, i4 %select_ln117_1324, i4 14" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1325' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.12ns)   --->   "%or_ln117_1236 = or i1 %icmp_ln86, i1 %and_ln102_1309" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%select_ln117_1326 = select i1 %or_ln117_1235, i4 %select_ln117_1325, i4 15" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1327)   --->   "%zext_ln117_147 = zext i4 %select_ln117_1326" [firmware/BDT.h:117]   --->   Operation 115 'zext' 'zext_ln117_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%or_ln117_1237 = or i1 %or_ln117_1236, i1 %and_ln102_1325" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1327 = select i1 %or_ln117_1236, i5 %zext_ln117_147, i5 16" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1327' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.12ns)   --->   "%or_ln117_1238 = or i1 %or_ln117_1236, i1 %and_ln102_1316" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1329)   --->   "%select_ln117_1328 = select i1 %or_ln117_1237, i5 %select_ln117_1327, i5 17" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1329 = select i1 %or_ln117_1238, i5 %select_ln117_1328, i5 18" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1329' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.12ns)   --->   "%or_ln117_1240 = or i1 %icmp_ln86, i1 %and_ln102_1306" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 122 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1310 = and i1 %icmp_ln86_1362, i1 %and_ln104_250" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_254)   --->   "%xor_ln104_654 = xor i1 %icmp_ln86_1362, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_254 = and i1 %and_ln104_250, i1 %xor_ln104_654" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%xor_ln104_658 = xor i1 %icmp_ln86_1368, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_658' <Predicate = (or_ln117_1240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.12ns)   --->   "%and_ln102_1317 = and i1 %icmp_ln86_1369, i1 %and_ln102_1310" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%xor_ln104_659 = xor i1 %icmp_ln86_1369, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%and_ln102_1318 = and i1 %icmp_ln86_1370, i1 %and_ln104_254" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_660 = xor i1 %icmp_ln86_1370, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%and_ln102_1334 = and i1 %icmp_ln86_1378, i1 %xor_ln104_658" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1334' <Predicate = (or_ln117_1240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%and_ln102_1326 = and i1 %and_ln102_1334, i1 %and_ln104_253" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1326' <Predicate = (or_ln117_1240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%and_ln102_1327 = and i1 %icmp_ln86_1379, i1 %and_ln102_1317" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%and_ln102_1335 = and i1 %icmp_ln86_1380, i1 %xor_ln104_659" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%and_ln102_1328 = and i1 %and_ln102_1335, i1 %and_ln102_1310" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%and_ln102_1329 = and i1 %icmp_ln86_1381, i1 %and_ln102_1318" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1336 = and i1 %icmp_ln86_1382, i1 %xor_ln104_660" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1330 = and i1 %and_ln102_1336, i1 %and_ln104_254" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%or_ln117_1239 = or i1 %or_ln117_1238, i1 %and_ln102_1326" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1239' <Predicate = (or_ln117_1240)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1331)   --->   "%select_ln117_1330 = select i1 %or_ln117_1239, i5 %select_ln117_1329, i5 19" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1330' <Predicate = (or_ln117_1240)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%or_ln117_1241 = or i1 %or_ln117_1240, i1 %and_ln102_1327" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1331 = select i1 %or_ln117_1240, i5 %select_ln117_1330, i5 20" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1331' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln117_1242 = or i1 %or_ln117_1240, i1 %and_ln102_1317" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1333)   --->   "%select_ln117_1332 = select i1 %or_ln117_1241, i5 %select_ln117_1331, i5 21" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%or_ln117_1243 = or i1 %or_ln117_1242, i1 %and_ln102_1328" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1333 = select i1 %or_ln117_1242, i5 %select_ln117_1332, i5 22" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1333' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.12ns)   --->   "%or_ln117_1244 = or i1 %or_ln117_1240, i1 %and_ln102_1310" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1335)   --->   "%select_ln117_1334 = select i1 %or_ln117_1243, i5 %select_ln117_1333, i5 23" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%or_ln117_1245 = or i1 %or_ln117_1244, i1 %and_ln102_1329" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1335 = select i1 %or_ln117_1244, i5 %select_ln117_1334, i5 24" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1335' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.12ns)   --->   "%or_ln117_1246 = or i1 %or_ln117_1244, i1 %and_ln102_1318" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1337)   --->   "%select_ln117_1336 = select i1 %or_ln117_1245, i5 %select_ln117_1335, i5 25" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1247 = or i1 %or_ln117_1246, i1 %and_ln102_1330" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1337 = select i1 %or_ln117_1246, i5 %select_ln117_1336, i5 26" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1337' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1338 = select i1 %or_ln117_1247, i5 %select_ln117_1337, i5 27" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.80ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.28i12.i12.i5, i5 0, i12 3768, i5 1, i12 1441, i5 2, i12 1181, i5 3, i12 3685, i5 4, i12 3782, i5 5, i12 401, i5 6, i12 3619, i5 7, i12 129, i5 8, i12 3760, i5 9, i12 658, i5 10, i12 216, i5 11, i12 3612, i5 12, i12 4094, i5 13, i12 84, i5 14, i12 3877, i5 15, i12 4073, i5 16, i12 71, i5 17, i12 389, i5 18, i12 4088, i5 19, i12 3733, i5 20, i12 4061, i5 21, i12 3748, i5 22, i12 3706, i5 23, i12 917, i5 24, i12 116, i5 25, i12 1916, i5 26, i12 634, i5 27, i12 3992, i12 0, i5 %select_ln117_1338" [firmware/BDT.h:118]   --->   Operation 156 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 157 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.630ns
The critical path consists of the following:
	wire read operation ('x_24_val_read', firmware/BDT.h:86) on port 'x_24_val' (firmware/BDT.h:86) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1357', firmware/BDT.h:86) [41]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [68]  (0.122 ns)
	'and' operation 1 bit ('and_ln104_251', firmware/BDT.h:104) [76]  (0.122 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1314', firmware/BDT.h:117) [123]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1315', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1316', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1317', firmware/BDT.h:117) [130]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1318', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1319', firmware/BDT.h:117) [135]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1320', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1321', firmware/BDT.h:117) [139]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1322', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1323', firmware/BDT.h:117) [142]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1324', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1325', firmware/BDT.h:117) [146]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1326', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1327', firmware/BDT.h:117) [151]  (0.351 ns)
	'select' operation 5 bit ('select_ln117_1328', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1329', firmware/BDT.h:117) [155]  (0.278 ns)

 <State 2>: 2.000ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1310', firmware/BDT.h:102) [83]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1317', firmware/BDT.h:102) [96]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1242', firmware/BDT.h:117) [160]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1333', firmware/BDT.h:117) [163]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1334', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1335', firmware/BDT.h:117) [167]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1336', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1337', firmware/BDT.h:117) [171]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1338', firmware/BDT.h:117) [172]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [173]  (0.800 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
