

================================================================
== Vivado HLS Report for 'V_read_entry169179'
================================================================
* Date:           Sat May 15 00:01:25 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_gapjuntion_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       1|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      39|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       3|      40|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                  |   3|          2|    1|          2|
    |real_start                               |   3|          2|    1|          2|
    |scalar_simConfig_BLOCK_NUMBERS_V_blk_n   |   3|          2|    1|          2|
    |scalar_simConfig_rowsToSimulate_V_blk_n  |   3|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_c1_i_blk_n     |   3|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_c_i_blk_n      |   3|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n      |   3|          2|    1|          2|
    |simConfig_rowBegin_V_blk_n               |   3|          2|    1|          2|
    |simConfig_rowBegin_V_c_i_blk_n           |   3|          2|    1|          2|
    |simConfig_rowEnd_V_blk_n                 |   3|          2|    1|          2|
    |simConfig_rowEnd_V_c_i_blk_n             |   3|          2|    1|          2|
    |simConfig_rowsToSimulate_V_c_i_blk_n     |   3|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n     |   3|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  39|         26|   13|         26|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|start_full_n                               |  in |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_continue                                |  in |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|start_out                                  | out |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|start_write                                | out |    1| ap_ctrl_hs |         V_read.entry169179        | return value |
|scalar_simConfig_BLOCK_NUMBERS_V_dout      |  in |   27|   ap_fifo  |  scalar_simConfig_BLOCK_NUMBERS_V |    pointer   |
|scalar_simConfig_BLOCK_NUMBERS_V_empty_n   |  in |    1|   ap_fifo  |  scalar_simConfig_BLOCK_NUMBERS_V |    pointer   |
|scalar_simConfig_BLOCK_NUMBERS_V_read      | out |    1|   ap_fifo  |  scalar_simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din          | out |   27|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_out   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n       |  in |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_out   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write        | out |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_out   |    pointer   |
|scalar_simConfig_rowsToSimulate_V_dout     |  in |   27|   ap_fifo  | scalar_simConfig_rowsToSimulate_V |    pointer   |
|scalar_simConfig_rowsToSimulate_V_empty_n  |  in |    1|   ap_fifo  | scalar_simConfig_rowsToSimulate_V |    pointer   |
|scalar_simConfig_rowsToSimulate_V_read     | out |    1|   ap_fifo  | scalar_simConfig_rowsToSimulate_V |    pointer   |
|simConfig_rowsToSimulate_V_out_din         | out |   27|   ap_fifo  |   simConfig_rowsToSimulate_V_out  |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n      |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V_out  |    pointer   |
|simConfig_rowsToSimulate_V_out_write       | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V_out  |    pointer   |
|simConfig_rowBegin_V_dout                  |  in |   27|   ap_fifo  |        simConfig_rowBegin_V       |    pointer   |
|simConfig_rowBegin_V_empty_n               |  in |    1|   ap_fifo  |        simConfig_rowBegin_V       |    pointer   |
|simConfig_rowBegin_V_read                  | out |    1|   ap_fifo  |        simConfig_rowBegin_V       |    pointer   |
|simConfig_rowEnd_V_dout                    |  in |   27|   ap_fifo  |         simConfig_rowEnd_V        |    pointer   |
|simConfig_rowEnd_V_empty_n                 |  in |    1|   ap_fifo  |         simConfig_rowEnd_V        |    pointer   |
|simConfig_rowEnd_V_read                    | out |    1|   ap_fifo  |         simConfig_rowEnd_V        |    pointer   |
|simConfig_rowBegin_V_c_i_din               | out |   27|   ap_fifo  |      simConfig_rowBegin_V_c_i     |    pointer   |
|simConfig_rowBegin_V_c_i_full_n            |  in |    1|   ap_fifo  |      simConfig_rowBegin_V_c_i     |    pointer   |
|simConfig_rowBegin_V_c_i_write             | out |    1|   ap_fifo  |      simConfig_rowBegin_V_c_i     |    pointer   |
|simConfig_rowEnd_V_c_i_din                 | out |   27|   ap_fifo  |       simConfig_rowEnd_V_c_i      |    pointer   |
|simConfig_rowEnd_V_c_i_full_n              |  in |    1|   ap_fifo  |       simConfig_rowEnd_V_c_i      |    pointer   |
|simConfig_rowEnd_V_c_i_write               | out |    1|   ap_fifo  |       simConfig_rowEnd_V_c_i      |    pointer   |
|simConfig_rowsToSimulate_V_c_i_din         | out |   27|   ap_fifo  |   simConfig_rowsToSimulate_V_c_i  |    pointer   |
|simConfig_rowsToSimulate_V_c_i_full_n      |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V_c_i  |    pointer   |
|simConfig_rowsToSimulate_V_c_i_write       | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V_c_i  |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c_i_din          | out |   27|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c_i   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c_i_full_n       |  in |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c_i   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c_i_write        | out |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c_i   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c1_i_din         | out |   27|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c1_i  |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c1_i_full_n      |  in |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c1_i  |    pointer   |
|simConfig_BLOCK_NUMBERS_V_c1_i_write       | out |    1|   ap_fifo  |   simConfig_BLOCK_NUMBERS_V_c1_i  |    pointer   |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %scalar_simConfig_rowsToSimulate_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %scalar_simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.18ns)   --->   "%scalar_simConfig_BLO = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %scalar_simConfig_BLOCK_NUMBERS_V)"   --->   Operation 20 'read' 'scalar_simConfig_BLO' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (2.18ns)   --->   "%scalar_simConfig_row = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %scalar_simConfig_rowsToSimulate_V)"   --->   Operation 21 'read' 'scalar_simConfig_row' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_out, i27 %scalar_simConfig_BLO)"   --->   Operation 30 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_out, i27 %scalar_simConfig_row)"   --->   Operation 32 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 33 [1/1] (2.18ns)   --->   "%simConfig_rowBegin_V_4 = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowBegin_V)"   --->   Operation 33 'read' 'simConfig_rowBegin_V_4' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowBegin_V_c_i, i27 %simConfig_rowBegin_V_4)"   --->   Operation 35 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 36 [1/1] (2.18ns)   --->   "%simConfig_rowEnd_V_r = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowEnd_V)"   --->   Operation 36 'read' 'simConfig_rowEnd_V_r' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowEnd_V_c_i, i27 %simConfig_rowEnd_V_r)"   --->   Operation 38 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowsToSimulate_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_rowsToSimulate_V_c_i, i27 %scalar_simConfig_row)"   --->   Operation 40 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_c_i, i27 %scalar_simConfig_BLO)"   --->   Operation 42 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V_c1_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V_c1_i, i27 %scalar_simConfig_BLO)"   --->   Operation 44 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 0> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scalar_simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ scalar_simConfig_rowsToSimulate_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowBegin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowBegin_V_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowsToSimulate_V_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V_c1_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2             (specinterface) [ 00]
StgValue_3             (specinterface) [ 00]
StgValue_4             (specinterface) [ 00]
StgValue_5             (specinterface) [ 00]
StgValue_6             (specinterface) [ 00]
StgValue_7             (specinterface) [ 00]
StgValue_8             (specinterface) [ 00]
StgValue_9             (specinterface) [ 00]
StgValue_10            (specinterface) [ 00]
StgValue_11            (specinterface) [ 00]
StgValue_12            (specinterface) [ 00]
StgValue_13            (specinterface) [ 00]
StgValue_14            (specinterface) [ 00]
StgValue_15            (specinterface) [ 00]
StgValue_16            (specinterface) [ 00]
StgValue_17            (specinterface) [ 00]
StgValue_18            (specinterface) [ 00]
StgValue_19            (specinterface) [ 00]
scalar_simConfig_BLO   (read         ) [ 00]
scalar_simConfig_row   (read         ) [ 00]
StgValue_22            (specinterface) [ 00]
StgValue_23            (specinterface) [ 00]
StgValue_24            (specinterface) [ 00]
StgValue_25            (specinterface) [ 00]
StgValue_26            (specinterface) [ 00]
StgValue_27            (specinterface) [ 00]
StgValue_28            (specinterface) [ 00]
StgValue_29            (specinterface) [ 00]
StgValue_30            (write        ) [ 00]
StgValue_31            (specinterface) [ 00]
StgValue_32            (write        ) [ 00]
simConfig_rowBegin_V_4 (read         ) [ 00]
StgValue_34            (specinterface) [ 00]
StgValue_35            (write        ) [ 00]
simConfig_rowEnd_V_r   (read         ) [ 00]
StgValue_37            (specinterface) [ 00]
StgValue_38            (write        ) [ 00]
StgValue_39            (specinterface) [ 00]
StgValue_40            (write        ) [ 00]
StgValue_41            (specinterface) [ 00]
StgValue_42            (write        ) [ 00]
StgValue_43            (specinterface) [ 00]
StgValue_44            (write        ) [ 00]
StgValue_45            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scalar_simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_BLOCK_NUMBERS_V_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scalar_simConfig_rowsToSimulate_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scalar_simConfig_rowsToSimulate_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simConfig_rowsToSimulate_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="simConfig_rowBegin_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="simConfig_rowEnd_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="simConfig_rowBegin_V_c_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V_c_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="simConfig_rowEnd_V_c_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V_c_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="simConfig_rowsToSimulate_V_c_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowsToSimulate_V_c_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="simConfig_BLOCK_NUMBERS_V_c_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_c_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="simConfig_BLOCK_NUMBERS_V_c1_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V_c1_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="scalar_simConfig_BLO_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="27" slack="0"/>
<pin id="42" dir="0" index="1" bw="27" slack="0"/>
<pin id="43" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_simConfig_BLO/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="scalar_simConfig_row_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="27" slack="0"/>
<pin id="48" dir="0" index="1" bw="27" slack="0"/>
<pin id="49" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scalar_simConfig_row/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="StgValue_30_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="0" index="2" bw="27" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="StgValue_32_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="27" slack="0"/>
<pin id="63" dir="0" index="2" bw="27" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="simConfig_rowBegin_V_4_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="27" slack="0"/>
<pin id="70" dir="0" index="1" bw="27" slack="0"/>
<pin id="71" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowBegin_V_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_35_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="27" slack="0"/>
<pin id="77" dir="0" index="2" bw="27" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="simConfig_rowEnd_V_r_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowEnd_V_r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_38_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="27" slack="0"/>
<pin id="91" dir="0" index="2" bw="27" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_40_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="27" slack="0"/>
<pin id="99" dir="0" index="2" bw="27" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_42_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="27" slack="0"/>
<pin id="107" dir="0" index="2" bw="27" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_44_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="27" slack="0"/>
<pin id="115" dir="0" index="2" bw="27" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="36" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="40" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="46" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="40" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="40" pin="2"/><net_sink comp="112" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: scalar_simConfig_BLOCK_NUMBERS_V | {}
	Port: simConfig_BLOCK_NUMBERS_V_out | {1 }
	Port: scalar_simConfig_rowsToSimulate_V | {}
	Port: simConfig_rowsToSimulate_V_out | {1 }
	Port: simConfig_rowBegin_V | {}
	Port: simConfig_rowEnd_V | {}
	Port: simConfig_rowBegin_V_c_i | {1 }
	Port: simConfig_rowEnd_V_c_i | {1 }
	Port: simConfig_rowsToSimulate_V_c_i | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_c_i | {1 }
	Port: simConfig_BLOCK_NUMBERS_V_c1_i | {1 }
 - Input state : 
	Port: V_read.entry169179 : scalar_simConfig_BLOCK_NUMBERS_V | {1 }
	Port: V_read.entry169179 : simConfig_BLOCK_NUMBERS_V_out | {}
	Port: V_read.entry169179 : scalar_simConfig_rowsToSimulate_V | {1 }
	Port: V_read.entry169179 : simConfig_rowsToSimulate_V_out | {}
	Port: V_read.entry169179 : simConfig_rowBegin_V | {1 }
	Port: V_read.entry169179 : simConfig_rowEnd_V | {1 }
	Port: V_read.entry169179 : simConfig_rowBegin_V_c_i | {}
	Port: V_read.entry169179 : simConfig_rowEnd_V_c_i | {}
	Port: V_read.entry169179 : simConfig_rowsToSimulate_V_c_i | {}
	Port: V_read.entry169179 : simConfig_BLOCK_NUMBERS_V_c_i | {}
	Port: V_read.entry169179 : simConfig_BLOCK_NUMBERS_V_c1_i | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          |  scalar_simConfig_BLO_read_fu_40  |
|   read   |  scalar_simConfig_row_read_fu_46  |
|          | simConfig_rowBegin_V_4_read_fu_68 |
|          |  simConfig_rowEnd_V_r_read_fu_82  |
|----------|-----------------------------------|
|          |      StgValue_30_write_fu_52      |
|          |      StgValue_32_write_fu_60      |
|          |      StgValue_35_write_fu_74      |
|   write  |      StgValue_38_write_fu_88      |
|          |      StgValue_40_write_fu_96      |
|          |      StgValue_42_write_fu_104     |
|          |      StgValue_44_write_fu_112     |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
