{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "1aea8f48",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Successfully sourced and loaded variables from /work/shared/common/allo/setup-llvm19.sh\n",
      "Successfully sourced and loaded variables from /work/shared/common/allo/vitis_2023.2_u280.sh\n",
      "LLVM_BUILD_DIR is set to: /work/shared/common/llvm-project-19.x/build\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import subprocess\n",
    "\n",
    "def source_and_load(script_path):\n",
    "    \"\"\"\n",
    "    Sources a shell script and loads the resulting environment variables\n",
    "    into the current Python process. This version is robust against scripts\n",
    "    that print status messages.\n",
    "    \"\"\"\n",
    "    # Command to source the script and then run 'env' to dump all variables.\n",
    "    command = f'bash -c \"source {script_path} &> /dev/null && env\"'\n",
    "    \n",
    "    try:\n",
    "        result = subprocess.run(command, shell=True, check=True, stdout=subprocess.PIPE, stderr=subprocess.PIPE, text=True)\n",
    "        \n",
    "        # Parse the KEY=VALUE output from 'env'\n",
    "        for line in result.stdout.strip().split('\\n'):\n",
    "            if '=' in line:\n",
    "                key, value = line.split('=', 1)\n",
    "                os.environ[key] = value\n",
    "                \n",
    "        print(f\"Successfully sourced and loaded variables from {script_path}\")\n",
    "\n",
    "    except subprocess.CalledProcessError as e:\n",
    "        # If the script fails, print its error messages for debugging\n",
    "        print(f\"--- ERROR sourcing script: {script_path} ---\")\n",
    "        print(e.stderr)\n",
    "        print(\"-------------------------------------------------\")\n",
    "\n",
    "# --- USAGE ---\n",
    "# This should now work correctly even if the scripts are verbose\n",
    "source_and_load(\"/work/shared/common/allo/setup-llvm19.sh\")\n",
    "source_and_load(\"/work/shared/common/allo/vitis_2023.2_u280.sh\")\n",
    "\n",
    "# You can now verify that a variable is set\n",
    "print(f\"LLVM_BUILD_DIR is set to: {os.environ.get('LLVM_BUILD_DIR', 'Not Set')}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "312384b7",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Copyright Allo authors. All Rights Reserved.\n",
    "# SPDX-License-Identifier: Apache-2.0\n",
    "\n",
    "import allo\n",
    "from allo.ir.types import float32\n",
    "import allo.dataflow as df\n",
    "import allo.backend.hls as hls\n",
    "import numpy as np\n",
    "\n",
    "M, N, K = 2, 2, 2\n",
    "P0, P1 = M + 2, N + 2\n",
    "\n",
    "\n",
    "        tM = M / 2\n",
    "        tA1: float32[tM, K] = 0.0\n",
    "        tA2: float32[tM, K] = 0.0\n",
    "        for i in range(M):\n",
    "            for k in range(K):\n",
    "                if i < tM:\n",
    "                    tA1[i, k] = A[i, k]\n",
    "                else:\n",
    "                    tA2[i - tM, k] = A[i, k]\n",
    "\n",
    "@df.region()\n",
    "def top():\n",
    "    fifo_A = df.array(df.pipe(dtype=float32, shape=(), depth=4), shape=(P0, P1))\n",
    "    fifo_B = df.array(df.pipe(dtype=float32, shape=(), depth=4), shape=(P0, P1))\n",
    "\n",
    "    @df.kernel(mapping=[P0, P1]) # systolic array of P0 x P1 PEs\n",
    "    def gemm(gA: float32[gM, K], B: float32[K, N], gC: float32[gM, N]):\n",
    "        \n",
    "        i, j = df.get_pid()\n",
    "        # periperals kernels\n",
    "        with allo.meta_if(i in {0, M + 1} and j in {0, N + 1}):\n",
    "            pass\n",
    "        with allo.meta_elif(j == 0):\n",
    "            # i > 0\n",
    "            for k in range(K):\n",
    "                fifo_A[i, j + 1].put(A[i - 1, k])\n",
    "        with allo.meta_elif(i == 0):\n",
    "            # j > 0\n",
    "            for k in range(K):\n",
    "                fifo_B[i + 1, j].put(B[k, j - 1])\n",
    "        # drain\n",
    "        with allo.meta_elif(i == M + 1 and j > 0):\n",
    "            for k in range(K):\n",
    "                b: float32 = fifo_B[i, j].get()\n",
    "        with allo.meta_elif(j == N + 1 and i > 0):\n",
    "            for k in range(K):\n",
    "                a: float32 = fifo_A[i, j].get()\n",
    "        # main body\n",
    "        with allo.meta_else():\n",
    "            c: float32 = 0\n",
    "            for k in range(K):\n",
    "                a: float32 = fifo_A[i, j].get()\n",
    "                b: float32 = fifo_B[i, j].get()\n",
    "                c += a * b\n",
    "                fifo_A[i, j + 1].put(a)\n",
    "                fifo_B[i + 1, j].put(b)\n",
    "            C[i - 1, j - 1] = c\n",
    "\n",
    "\n",
    "def test_systolic(sim_only=True):\n",
    "    A = np.random.rand(M, K).astype(np.float32)\n",
    "    B = np.random.rand(K, N).astype(np.float32)\n",
    "    C = np.zeros((M, N), dtype=np.float32)\n",
    "\n",
    "    sim_mod = df.build(top, target=\"simulator\")\n",
    "    sim_mod(A, B, C)\n",
    "    np.testing.assert_allclose(C, np.dot(A, B), atol=1e-5)\n",
    "    print(\"Dataflow Simulator Passed!\")\n",
    "\n",
    "    if not sim_only and hls.is_available(\"vitis_hls\"):\n",
    "        s = df.customize(top)\n",
    "        s.partition(\"top:A\", dim=1, factor=2)\n",
    "        s.partition(\"top:B\", dim=2, factor=2)\n",
    "        s.partition(\"top:C\", dim=0, factor=2)\n",
    "        mod = s.build(target=\"vitis_hls\", mode=\"hw_emu\", project=\"systolic.prj\")\n",
    "        C = np.zeros((M, N), dtype=np.float32)\n",
    "        mod(A, B, C)\n",
    "        np.testing.assert_allclose(C, np.dot(A, B), atol=1e-5)\n",
    "        print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "2481eeeb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Dataflow Simulator Passed!\n"
     ]
    }
   ],
   "source": [
    "test_systolic()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e8b7c059",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'\\ndef tiled_gemm(A: float32[M,K], B: float32[K,N]) -> float32[M,N]:\\n    C: float32[M,N] = 0.0\\n    for i,j in allo.grid(M//T,N//T):\\n        tC: float32[T,T] = 0.0\\n        for k in allo.reduction(K//T):\\n            tC += gemm(A[i*T:(i+1)*T, k*T:(k+1)*T], B[k*T:(k+1)*T, j*T:(j+1)*T])\\n        C[i*T:(i+1)*T, j*T:(j+1)*T] += tC\\n    return C\\n    '"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import allo\n",
    "from allo.ir.types import float32, int32\n",
    "\n",
    "M,N,K = 128,128,128\n",
    "T = 32\n",
    "\n",
    "def gemm(A: float32[T,T], B: float32[T,T]) -> float32[T,T]:\n",
    "    C: float32[T,T] = 0.0\n",
    "    for i,j in allo.grid(T,T):\n",
    "        for k in allo.reduction(T):\n",
    "            C[i,j] += A[i,k] * B[k,j]\n",
    "    return C\n",
    "\n",
    "\n",
    "def gevm(A: float32[T], B: float32[T,T]) -> float32[T]:\n",
    "    C: float32[T] = 0.0\n",
    "    for i in allo.grid(T):\n",
    "        for k in allo.reduction(T):\n",
    "            C[i] += A[k] * B[k,i]\n",
    "    return C\n",
    "\n",
    "\n",
    "def gevmm(A: float32[T,T], B: float32[T,T]) -> float32[T,T]:\n",
    "    C: float32[T,T] = 0.0\n",
    "    for i in allo.grid(T):\n",
    "        for j in allo.grid(T):\n",
    "            C[i,j] = gevm(A[i*T], B)[j] # FIXME data type issue\n",
    "    return C\n",
    "\n",
    "'''\n",
    "def tiled_gemm(A: float32[M,K], B: float32[K,N]) -> float32[M,N]:\n",
    "    C: float32[M,N] = 0.0\n",
    "    for i,j in allo.grid(M//T,N//T):\n",
    "        tC: float32[T,T] = 0.0\n",
    "        for k in allo.reduction(K//T):\n",
    "            tC += gemm(A[i*T:(i+1)*T, k*T:(k+1)*T], B[k*T:(k+1)*T, j*T:(j+1)*T])\n",
    "        C[i*T:(i+1)*T, j*T:(j+1)*T] += tC\n",
    "    return C\n",
    "    '''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "780c7412",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Traceback (most recent call last):\n",
      "  File \"/home/sk3463/allo/allo/ir/infer.py\", line 1330, in visit_stmts\n",
      "    results.append(visit_stmt(ctx, stmt))\n",
      "                   ^^^^^^^^^^^^^^^^^^^^^\n",
      "  File \"/home/sk3463/allo/allo/ir/visitor.py\", line 227, in __call__\n",
      "    res = method(ctx, node)\n",
      "          ^^^^^^^^^^^^^^^^^\n",
      "  File \"/home/sk3463/allo/allo/ir/infer.py\", line 318, in visit_Assign\n",
      "    rhs = visit_stmt(ctx, node.value)\n",
      "          ^^^^^^^^^^^^^^^^^^^^^^^^^^^\n",
      "  File \"/home/sk3463/allo/allo/ir/visitor.py\", line 227, in __call__\n",
      "    res = method(ctx, node)\n",
      "          ^^^^^^^^^^^^^^^^^\n",
      "  File \"/home/sk3463/allo/allo/ir/infer.py\", line 491, in visit_Subscript\n",
      "    node.dtype = ctx.get_symbol(node.value.id).dtype\n",
      "                                ^^^^^^^^^^^^^\n",
      "AttributeError: 'Call' object has no attribute 'id'\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"><span style=\"color: #800000; text-decoration-color: #800000; font-weight: bold\">Error:</span> 'Call' object has no attribute 'id'\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\u001b[1;31mError:\u001b[0m 'Call' object has no attribute 'id'\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/html": [
       "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"><span style=\"color: #800000; text-decoration-color: #800000\">╭────────────────────────────────── </span><span style=\"color: #800000; text-decoration-color: #800000; font-weight: bold\">Traceback (most recent call last):</span><span style=\"color: #800000; text-decoration-color: #800000\"> </span><span style=\"color: #808000; text-decoration-color: #808000; font-weight: bold\">Line: 27</span><span style=\"color: #800000; text-decoration-color: #800000\"> ──────────────────────────────────╮</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span>   23: def gevmm(A: float32[T, T], B: float32[T, T]) -&gt; float32[T, T]:                                           <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span>   24:     C: float32[T, T] = 0.0                                                                                <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span>   25:     for i in allo.grid(T):                                                                                <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span>   26:         for j in allo.grid(T):                                                                            <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span> <span style=\"color: #800000; text-decoration-color: #800000; font-weight: bold\">  27:             C[i, j] = gevm(A[i * T], B)[j]</span>                                                                <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">│</span>   28:     return C                                                                                              <span style=\"color: #800000; text-decoration-color: #800000\">│</span>\n",
       "<span style=\"color: #800000; text-decoration-color: #800000\">╰────────────────────────────────────────────────── Source Code ──────────────────────────────────────────────────╯</span>\n",
       "</pre>\n"
      ],
      "text/plain": [
       "\u001b[31m╭─\u001b[0m\u001b[31m─────────────────────────────────\u001b[0m\u001b[31m \u001b[0m\u001b[1;31mTraceback (most recent call last):\u001b[0m\u001b[31m \u001b[0m\u001b[1;33mLine: 27\u001b[0m\u001b[31m \u001b[0m\u001b[31m─────────────────────────────────\u001b[0m\u001b[31m─╮\u001b[0m\n",
       "\u001b[31m│\u001b[0m   23: def gevmm(A: float32[T, T], B: float32[T, T]) -> float32[T, T]:                                           \u001b[31m│\u001b[0m\n",
       "\u001b[31m│\u001b[0m   24:     C: float32[T, T] = 0.0                                                                                \u001b[31m│\u001b[0m\n",
       "\u001b[31m│\u001b[0m   25:     for i in allo.grid(T):                                                                                \u001b[31m│\u001b[0m\n",
       "\u001b[31m│\u001b[0m   26:         for j in allo.grid(T):                                                                            \u001b[31m│\u001b[0m\n",
       "\u001b[31m│\u001b[0m \u001b[1;31m  27:             C[i, j] = gevm(A[i * T], B)[j]\u001b[0m                                                                \u001b[31m│\u001b[0m\n",
       "\u001b[31m│\u001b[0m   28:     return C                                                                                              \u001b[31m│\u001b[0m\n",
       "\u001b[31m╰─\u001b[0m\u001b[31m─────────────────────────────────────────────────\u001b[0m\u001b[31m Source Code \u001b[0m\u001b[31m─────────────────────────────────────────────────\u001b[0m\u001b[31m─╯\u001b[0m\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "ename": "SystemExit",
     "evalue": "1",
     "output_type": "error",
     "traceback": [
      "An exception has occurred, use %tb to see the full traceback.\n",
      "\u001b[31mSystemExit\u001b[39m\u001b[31m:\u001b[39m 1\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/sk3463/micromamba/envs/allo/lib/python3.12/site-packages/IPython/core/interactiveshell.py:3707: UserWarning: To exit: use 'exit', 'quit', or Ctrl-D.\n",
      "  warn(\"To exit: use 'exit', 'quit', or Ctrl-D.\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "s = allo.customize(gevmm)\n",
    "#print(s.module)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "3384cde3",
   "metadata": {},
   "outputs": [
    {
     "ename": "AssertionError",
     "evalue": "\nNot equal to tolerance rtol=0.001, atol=0.001\n\nMismatched elements: 1024 / 1024 (100%)\nMax absolute difference among violations: 11.981458\nMax relative difference among violations: 1.\n ACTUAL: array([[0., 0., 0., ..., 0., 0., 0.],\n       [0., 0., 0., ..., 0., 0., 0.],\n       [0., 0., 0., ..., 0., 0., 0.],...\n DESIRED: array([[6.596055, 7.304658, 8.017097, ..., 7.35523 , 8.358668, 8.076088],\n       [6.653503, 6.359422, 8.199472, ..., 7.539833, 7.393631, 7.338074],\n       [7.283918, 7.280246, 8.71664 , ..., 6.367553, 8.534851, 7.289828],...",
     "output_type": "error",
     "traceback": [
      "\u001b[31m---------------------------------------------------------------------------\u001b[39m",
      "\u001b[31mAssertionError\u001b[39m                            Traceback (most recent call last)",
      "\u001b[36mCell\u001b[39m\u001b[36m \u001b[39m\u001b[32mIn[32]\u001b[39m\u001b[32m, line 10\u001b[39m\n\u001b[32m      8\u001b[39m np_C = executable(np_A, np_B)\n\u001b[32m      9\u001b[39m golden_C = np.matmul(np_A, np_B)\n\u001b[32m---> \u001b[39m\u001b[32m10\u001b[39m \u001b[43mnp\u001b[49m\u001b[43m.\u001b[49m\u001b[43mtesting\u001b[49m\u001b[43m.\u001b[49m\u001b[43massert_allclose\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnp_C\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mgolden_C\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mrtol\u001b[49m\u001b[43m=\u001b[49m\u001b[32;43m1e-3\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43matol\u001b[49m\u001b[43m=\u001b[49m\u001b[32;43m1e-3\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[32m     11\u001b[39m \u001b[38;5;28mprint\u001b[39m(\u001b[33m\"\u001b[39m\u001b[33mtesting completed, np_C == golden_C\u001b[39m\u001b[33m\"\u001b[39m)\n",
      "    \u001b[31m[... skipping hidden 1 frame]\u001b[39m\n",
      "\u001b[36mFile \u001b[39m\u001b[32m~/micromamba/envs/allo/lib/python3.12/site-packages/numpy/testing/_private/utils.py:926\u001b[39m, in \u001b[36massert_array_compare\u001b[39m\u001b[34m(comparison, x, y, err_msg, verbose, header, precision, equal_nan, equal_inf, strict, names)\u001b[39m\n\u001b[32m    921\u001b[39m         err_msg += \u001b[33m'\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[33m'\u001b[39m + \u001b[33m'\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[33m'\u001b[39m.join(remarks)\n\u001b[32m    922\u001b[39m         msg = build_err_msg([ox, oy], err_msg,\n\u001b[32m    923\u001b[39m                             verbose=verbose, header=header,\n\u001b[32m    924\u001b[39m                             names=names,\n\u001b[32m    925\u001b[39m                             precision=precision)\n\u001b[32m--> \u001b[39m\u001b[32m926\u001b[39m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mAssertionError\u001b[39;00m(msg)\n\u001b[32m    927\u001b[39m \u001b[38;5;28;01mexcept\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m:\n\u001b[32m    928\u001b[39m     \u001b[38;5;28;01mimport\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[34;01mtraceback\u001b[39;00m\n",
      "\u001b[31mAssertionError\u001b[39m: \nNot equal to tolerance rtol=0.001, atol=0.001\n\nMismatched elements: 1024 / 1024 (100%)\nMax absolute difference among violations: 11.981458\nMax relative difference among violations: 1.\n ACTUAL: array([[0., 0., 0., ..., 0., 0., 0.],\n       [0., 0., 0., ..., 0., 0., 0.],\n       [0., 0., 0., ..., 0., 0., 0.],...\n DESIRED: array([[6.596055, 7.304658, 8.017097, ..., 7.35523 , 8.358668, 8.076088],\n       [6.653503, 6.359422, 8.199472, ..., 7.539833, 7.393631, 7.338074],\n       [7.283918, 7.280246, 8.71664 , ..., 6.367553, 8.534851, 7.289828],..."
     ]
    }
   ],
   "source": [
    "# Functional Testing; LLVM Backend\n",
    "executable = s.build()\n",
    "\n",
    "# testing\n",
    "import numpy as np\n",
    "np_A = np.random.rand(T,T).astype(np.float32)\n",
    "np_B = np.random.rand(T,T).astype(np.float32)\n",
    "np_C = executable(np_A, np_B)\n",
    "golden_C = np.matmul(np_A, np_B)\n",
    "np.testing.assert_allclose(np_C, golden_C, rtol=1e-3, atol=1e-3)\n",
    "print(\"testing completed, np_C == golden_C\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac0a66d8",
   "metadata": {},
   "source": [
    "So far, we have functionally tested the feature of calling the kernel with an extra argument (the loop trip count).\n",
    "\n",
    "Now, let's generalize this feature to generate arbitrary-sized square matrix tiledGEMM kernel."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fe9bc23",
   "metadata": {},
   "source": [
    "Next, we'll achieve:\n",
    "- Functional TiledGemm\n",
    "- Do HLS workflow with TiledGEMM\n",
    "    - Functional check -> HLS codegen -> Inspect HLS -> Iterate\n",
    "- Programmable Feather\n",
    "    - different tiling, layout, and routing patterns in FEATHER"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "19bbbeff",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Copyright Allo authors. All Rights Reserved.\n",
    "# SPDX-License-Identifier: Apache-2.0\n",
    "# %%\n",
    "# We first reorder the inner reduction loop with the middle loop.\n",
    "# This is used to change the computation order of matrix multiplication.\n",
    "\n",
    "s.reorder(\"k\", \"j\")\n",
    "print(s.module)\n",
    "\n",
    "# %%\n",
    "# .. note::\n",
    "#\n",
    "#    This reordering seems to be easy, but it is impossible in the old Allo,\n",
    "#    since the previous Allo directly generate reduction variables which make\n",
    "#    the ``j`` loop becomes imperfect, while MLIR only supports reordering perfect\n",
    "#    loops.\n",
    "\n",
    "# %%\n",
    "# Next, we create a new buffer for the output tensor ``C``.\n",
    "# We provide a ``.buffer_at()`` primitive for users to quickly create a new buffer\n",
    "# along a specific axis. Since Allo has attached all the tensors to the function,\n",
    "# we can directly use ``<schedule>.<tensor>`` to access a specific tensor in the schedule.\n",
    "\n",
    "s.buffer_at(s.C, axis=\"i\")\n",
    "print(s.module)\n",
    "\n",
    "# %%\n",
    "# From the above generated code, we can see that Allo automatically\n",
    "# creates an intermediate buffer ``%1`` for ``C`` and attach it inside the ``i`` loop.\n",
    "# Also two additional loop nested named ``j_init`` and ``j_back`` are created to\n",
    "# initialize and write the intermediate buffer back to output tensor.\n",
    "\n",
    "# %%\n",
    "# Lastly, we pipeline the ``j`` loop in order to achieve the best performance.\n",
    "\n",
    "s.pipeline(\"j\")\n",
    "print(s.module)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "51210608",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "##############################################################################\n",
    "# Codegen for Vivado/Vitis HLS\n",
    "# ----------------------------\n",
    "# Similar to the CPU execution, we only need to change the target of the ``.build()`` function\n",
    "# in order to target different backends. Here, we use ``vhls`` as the target to generate\n",
    "# Vivado/Vitis HLS code, which will directly returns the generated code as a string.\n",
    "\n",
    "code = s.build(target=\"vhls\")\n",
    "print(code)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "84cd803c",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# %%\n",
    "# We can see that the generated code preserves the same structure as the IR, and inserts\n",
    "# necessary headers and pragmas for Vivado/Vitis HLS. The generated code can be directly passed\n",
    "# to Vivado/Vitis HLS to generate RTL designs.\n",
    "#\n",
    "# .. note::\n",
    "#\n",
    "#    Vivado HLS was the previous name of Vitis HLS (before 2020.1). The previous HLS code\n",
    "#    can still run on the latest Vitis HLS, but the performance of the generated RTL design\n",
    "#    and the estimated reports may be different, as the newer version of Vitis HLS provides better\n",
    "#    automatic optimizations.\n",
    "\n",
    "# %%\n",
    "# We also provide an easy way to invoke Vitis HLS from Allo. Users can simply provide\n",
    "# the synthesis mode that are supported by Vitis HLS (e.g., ``sw_emu``, ``hw_emu``, and ``hw``),\n",
    "# and the target project folder name. Allo will automatically generate\n",
    "# the HLS project and invoke the compiler to generate the RTL design.\n",
    "#\n",
    "# .. note::\n",
    "#\n",
    "#    - ``sw_emu``: Software emulation mode, which is similar to C simulation that compiles the program using C compiler and runs it on the CPU. Depending on the size of your input data, this mode may take within one minute.\n",
    "#    - ``hw_emu``: Hardware emulation mode, which is similar to co-simulation that compiles the program into RTL design using HLS compiler and runs the RTL with the test bench on the FPGA emulator. Since it needs to go through the HLS synthesis flow, it may take several minutes to finish.\n",
    "#    - ``hw``: Hardware mode, which compiles the program into RTL design using HLS, goes through placement and routing, generates the bitstream, and finally executes on FPGA. This mode may take several hours to finish.\n",
    "\n",
    "mod = s.build(target=\"vitis_hls\", mode=\"hw_emu\", project=\"gemm.prj\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "77e9fd4c",
   "metadata": {},
   "outputs": [],
   "source": [
    "# %%\n",
    "# After running the above instruction, we can see a ``gemm.prj`` folder is generated in the current directory:\n",
    "#\n",
    "# - ``host.cpp``: The host (CPU) OpenCL code that invokes the generated accelerator.\n",
    "# - ``kernel.cpp``: The generated accelerator code.\n",
    "# - ``Makefile``: Defined some shorthands for compiling the project.\n",
    "#\n",
    "# To generate the hardware design and see the performance estimation, we need to first\n",
    "# prepare the input data. Allo supports NumPy inputs even for hardware programs,\n",
    "# so we can just create two NumPy arrays ``np_A`` and ``np_B`` for inputs.\n",
    "# Since the C++ design cannot support returning a new array, we also need to\n",
    "# explicitly create an output array ``allo_C`` and pass it to the function.\n",
    "#\n",
    "# .. note::\n",
    "#\n",
    "#    You need to configure the `Vitis HLS <https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vitis/vitis-hls.html>`_ and `XRT <https://github.com/Xilinx/XRT>`_ environment before proceeding to the next step.\n",
    "#    For Zhang group students, we have the Vitis environment configured on the server, so you can directly\n",
    "#    ``source /work/shared/common/allo/vitis_2023.2_u280.sh`` to set up the environment, which\n",
    "#    targets the AMD U280 FPGA board.\n",
    "#\n",
    "# .. code-block:: python\n",
    "#\n",
    "np_A = np.random.random((M, K)).astype(np.float32)\n",
    "np_B = np.random.random((K, N)).astype(np.float32)\n",
    "allo_C = np.zeros((M, N), dtype=np.float32)\n",
    "mod(np_A, np_B, allo_C)\n",
    "np.testing.assert_allclose(allo_C, np.matmul(np_A, np_B), rtol=1e-5, atol=1e-5)\n",
    "\n",
    "# %%\n",
    "# After executing the above command, you can check the following report under ``gemm.prj/_x.hw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/gemm/gemm/gemm/solution/syn/report/csynth.rpt``.\n",
    "#\n",
    "# .. code-block:: python\n",
    "#\n",
    "#    +--------------------------------------------------+---------+-----------+----------+---------+------+----------+---------+---------+-------------+------------+-----+\n",
    "#    |                      Modules                     | Latency |  Latency  | Iteration|         | Trip |          |         |         |             |            |     |\n",
    "#    |                      & Loops                     | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |      FF     |     LUT    | URAM|\n",
    "#    +--------------------------------------------------+---------+-----------+----------+---------+------+----------+---------+---------+-------------+------------+-----+\n",
    "#    |+ gemm                                            |    39934|  1.331e+05|         -|    39935|     -|        no|  6 (~0%)|  5 (~0%)|  19074 (~0%)|  29069 (2%)|    -|\n",
    "#    | + gemm_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2  |     1026|  3.420e+03|         -|     1026|     -|        no|        -|        -|     36 (~0%)|   169 (~0%)|    -|\n",
    "#    |  o VITIS_LOOP_44_1_VITIS_LOOP_45_2               |     1024|  3.413e+03|         2|        1|  1024|       yes|        -|        -|            -|           -|    -|\n",
    "#    | o l_S_buf0_buf0_l_0_l_buf0_l_1                   |     1025|  3.416e+03|         3|        1|  1024|       yes|        -|        -|            -|           -|    -|\n",
    "#    | o l_S_buf1_buf1_l_0_l_buf1_l_1                   |     1025|  3.416e+03|         3|        1|  1024|       yes|        -|        -|            -|           -|    -|\n",
    "#    | o l_S_i_j_0_i                                    |    35616|  1.187e+05|      1113|        -|    32|        no|        -|        -|            -|           -|    -|\n",
    "#    |  + gemm_Pipeline_l_j_init                        |       34|    113.322|         -|       34|     -|        no|        -|        -|      8 (~0%)|    50 (~0%)|    -|\n",
    "#    |   o l_j_init                                     |       32|    106.656|         1|        1|    32|       yes|        -|        -|            -|           -|    -|\n",
    "#    |  + gemm_Pipeline_l_S_k_0_k_l_j                   |     1039|  3.463e+03|         -|     1039|     -|        no|        -|  5 (~0%)|    759 (~0%)|   494 (~0%)|    -|\n",
    "#    |   o l_S_k_0_k_l_j                                |     1037|  3.456e+03|        15|        1|  1024|       yes|        -|        -|            -|           -|    -|\n",
    "#    |  + gemm_Pipeline_l_j_back                        |       34|    113.322|         -|       34|     -|        no|        -|        -|     15 (~0%)|    78 (~0%)|    -|\n",
    "#    |   o l_j_back                                     |       32|    106.656|         2|        1|    32|       yes|        -|        -|            -|           -|    -|\n",
    "#    | o l_S_result2_result2_l_0_l_result2_l_1          |     1026|  3.420e+03|         4|        1|  1024|       yes|        -|        -|            -|           -|    -|\n",
    "#    +--------------------------------------------------+---------+-----------+----------+---------+------+----------+---------+---------+-------------+------------+-----+\n",
    "#\n",
    "# From the above output, we can clearly see that all the loops inside the GEMM kernel (marked as ``o``) are pipelined\n",
    "# with Initiation Interval (II) equal to 1. You can also find more detailed information under the ``report`` folder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a4cbd0dc",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "##############################################################################\n",
    "# On-board Execution\n",
    "# ------------------\n",
    "# After optimizing the design and make sure everything works correctly,\n",
    "# we can push the generated RTL design to the backend synthesis flow to generate\n",
    "# the bitstream for FPGA. In Allo, we can directly change the target to ``hw``\n",
    "# to launch the backend synthesis job. It may take several hours to generate the final\n",
    "# bitstream, so it would be better to run it using `tmux <https://github.com/tmux/tmux/wiki>`_.\n",
    "#\n",
    "# .. code-block:: python\n",
    "#\n",
    "mod = s.build(target=\"vitis_hls\", mode=\"hw\", project=\"gemm.prj\")\n",
    "mod(np_A, np_B, allo_C)\n",
    "np.testing.assert_allclose(allo_C, np.matmul(np_A, np_B), rtol=1e-5, atol=1e-5)\n",
    "#\n",
    "# Finally, you should be able to see the generated bitstream ``.xclbin`` under the ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1`` folder\n",
    "# (actual board name may be different), and the above test should pass.\n",
    "\n",
    "# %%\n",
    "# To get more detailed information on the resource usage and performance of the generated design,\n",
    "# you can check the following files:\n",
    "#\n",
    "# - ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/gemm.xclbin``: The generated bitstream.\n",
    "# - ``gemm.prj/build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/gemm.link.xclbin.info``: Frequency of the actual design, which can be found in ``DATA_CLK``. By default, it is 300MHz.\n",
    "# - ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/gemm/hls_reports/gemm_csynth.rpt``: The HLS synthesis report.\n",
    "# - ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_full_util_routed.rpt``: The full utilization report after placement and routing. You can find the following resource usage:\n",
    "#\n",
    "#   - LUT: ``1. CLB Logic -- CLB LUTs``\n",
    "#   - FF: ``1. CLB Logic -- CLB Registers -- Register as Flip Flop``\n",
    "#   - BRAM: ``3. BLOCKRAM -- Block RAM Tile``\n",
    "#   - DSP: ``4. ARITHMETIC -- DSPs``\n",
    "#\n",
    "# - ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/imp/impl_1_slr_util_routed.rpt``: The per SLR utilization report after placement and routing.\n",
    "# - ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/gemm/gemm_vitis_hls.log``: The log file of the Vitis HLS.\n",
    "# - ``gemm.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link/v++.log``: The log file of the Vivado backend synthesis.\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "allo",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
