$date
	Fri Mar  4 21:23:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module branch_resolution_logic $end
$var wire 1 ! clock $end
$var wire 3 " flags [2:0] $end
$var wire 8 # operation [7:0] $end
$var reg 1 $ take_branch_target $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
b111100 #
b0 "
1!
$end
#5000
b1 "
0!
#10000
1!
#15000
b10 "
0!
#20000
1!
#25000
b11 "
0!
#30000
1!
#35000
b100 "
0!
#40000
1!
#45000
b101 "
0!
#50000
1!
#55000
b110 "
0!
#60000
1!
#65000
b111 "
0!
#70000
1!
#75000
0$
b111101 #
b0 "
0!
#80000
1!
#85000
1$
b100 "
0!
#90000
1!
#95000
0$
b111001 #
0!
#100000
1!
#105000
1$
b0 "
0!
#110000
1!
#115000
0$
b111110 #
0!
#120000
1!
#125000
1$
b1 "
0!
#130000
1!
#135000
0$
b111010 #
0!
#140000
1!
#145000
1$
b0 "
0!
#150000
1!
#155000
0$
b111111 #
0!
#160000
1!
#165000
1$
b11 "
0!
#170000
1!
#175000
0$
b111011 #
0!
#180000
1!
#185000
1$
b0 "
0!
#190000
1!
#195000
0$
b0 #
0!
#200000
1!
#205000
0!
#205001
