#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26c9f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26c7bd0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x26f2870 .functor NOT 1, L_0x26f5750, C4<0>, C4<0>, C4<0>;
L_0x26f5170 .functor XOR 5, L_0x26f54e0, L_0x26f55a0, C4<00000>, C4<00000>;
L_0x26f56e0 .functor XOR 5, L_0x26f5170, L_0x26f5640, C4<00000>, C4<00000>;
v0x26f1c80_0 .net *"_ivl_10", 4 0, L_0x26f5640;  1 drivers
v0x26f1d80_0 .net *"_ivl_12", 4 0, L_0x26f56e0;  1 drivers
v0x26f1e60_0 .net *"_ivl_2", 4 0, L_0x26f5440;  1 drivers
v0x26f1f20_0 .net *"_ivl_4", 4 0, L_0x26f54e0;  1 drivers
v0x26f2000_0 .net *"_ivl_6", 4 0, L_0x26f55a0;  1 drivers
v0x26f2130_0 .net *"_ivl_8", 4 0, L_0x26f5170;  1 drivers
v0x26f2210_0 .var "clk", 0 0;
v0x26f22b0_0 .var/2u "stats1", 159 0;
v0x26f2370_0 .var/2u "strobe", 0 0;
v0x26f2430_0 .net "sum_dut", 4 0, L_0x26f53a0;  1 drivers
v0x26f24f0_0 .net "sum_ref", 4 0, L_0x26f2c10;  1 drivers
v0x26f2590_0 .net "tb_match", 0 0, L_0x26f5750;  1 drivers
v0x26f2630_0 .net "tb_mismatch", 0 0, L_0x26f2870;  1 drivers
v0x26f26f0_0 .net "x", 3 0, v0x26e81a0_0;  1 drivers
v0x26f27b0_0 .net "y", 3 0, v0x26e8260_0;  1 drivers
L_0x26f5440 .concat [ 5 0 0 0], L_0x26f2c10;
L_0x26f54e0 .concat [ 5 0 0 0], L_0x26f2c10;
L_0x26f55a0 .concat [ 5 0 0 0], L_0x26f53a0;
L_0x26f5640 .concat [ 5 0 0 0], L_0x26f2c10;
L_0x26f5750 .cmp/eeq 5, L_0x26f5440, L_0x26f56e0;
S_0x26ba3b0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x26c7bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x26bff60_0 .net *"_ivl_0", 4 0, L_0x26f2900;  1 drivers
L_0x7f077636f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26c53d0_0 .net *"_ivl_3", 0 0, L_0x7f077636f018;  1 drivers
v0x26c2820_0 .net *"_ivl_4", 4 0, L_0x26f2a90;  1 drivers
L_0x7f077636f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26bfc10_0 .net *"_ivl_7", 0 0, L_0x7f077636f060;  1 drivers
v0x26e7b30_0 .net "sum", 4 0, L_0x26f2c10;  alias, 1 drivers
v0x26e7c60_0 .net "x", 3 0, v0x26e81a0_0;  alias, 1 drivers
v0x26e7d40_0 .net "y", 3 0, v0x26e8260_0;  alias, 1 drivers
L_0x26f2900 .concat [ 4 1 0 0], v0x26e81a0_0, L_0x7f077636f018;
L_0x26f2a90 .concat [ 4 1 0 0], v0x26e8260_0, L_0x7f077636f060;
L_0x26f2c10 .arith/sum 5, L_0x26f2900, L_0x26f2a90;
S_0x26e7ea0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x26c7bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x26e80c0_0 .net "clk", 0 0, v0x26f2210_0;  1 drivers
v0x26e81a0_0 .var "x", 3 0;
v0x26e8260_0 .var "y", 3 0;
E_0x26aa920/0 .event negedge, v0x26e80c0_0;
E_0x26aa920/1 .event posedge, v0x26e80c0_0;
E_0x26aa920 .event/or E_0x26aa920/0, E_0x26aa920/1;
S_0x26e8340 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x26c7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x26f1410_0 .net *"_ivl_43", 0 0, L_0x26f5280;  1 drivers
v0x26f1510_0 .net "carry", 3 0, L_0x26f51e0;  1 drivers
v0x26f15f0_0 .net "sum", 4 0, L_0x26f53a0;  alias, 1 drivers
v0x26f16b0_0 .net "sum_bit", 3 0, L_0x26f50d0;  1 drivers
v0x26f1790_0 .net "x", 3 0, v0x26e81a0_0;  alias, 1 drivers
v0x26f18f0_0 .net "y", 3 0, v0x26e8260_0;  alias, 1 drivers
L_0x26f33e0 .part v0x26e81a0_0, 0, 1;
L_0x26f34a0 .part v0x26e8260_0, 0, 1;
L_0x26f3bf0 .part v0x26e81a0_0, 1, 1;
L_0x26f3c90 .part v0x26e8260_0, 1, 1;
L_0x26f3d60 .part L_0x26f51e0, 0, 1;
L_0x26f4490 .part v0x26e81a0_0, 2, 1;
L_0x26f4570 .part v0x26e8260_0, 2, 1;
L_0x26f4610 .part L_0x26f51e0, 1, 1;
L_0x26f4d80 .part v0x26e81a0_0, 3, 1;
L_0x26f4e20 .part v0x26e8260_0, 3, 1;
L_0x26f5030 .part L_0x26f51e0, 2, 1;
L_0x26f50d0 .concat8 [ 1 1 1 1], L_0x26f2e50, L_0x26f3660, L_0x26f3f00, L_0x26f47f0;
L_0x26f51e0 .concat8 [ 1 1 1 1], L_0x26f3210, L_0x26f3a20, L_0x26f42c0, L_0x26f4bb0;
L_0x26f5280 .part L_0x26f51e0, 3, 1;
L_0x26f53a0 .concat [ 4 1 0 0], L_0x26f50d0, L_0x26f5280;
S_0x26e8520 .scope module, "adder0" "full_adder" 4 11, 4 20 0, S_0x26e8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x26ea200_0 .net "a", 0 0, L_0x26f33e0;  1 drivers
v0x26ea2f0_0 .net "b", 0 0, L_0x26f34a0;  1 drivers
v0x26ea400_0 .net "c1", 0 0, L_0x26f2f00;  1 drivers
v0x26ea4f0_0 .net "c2", 0 0, L_0x26f30d0;  1 drivers
L_0x7f077636f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x26ea5e0_0 .net "c_in", 0 0, L_0x7f077636f0a8;  1 drivers
v0x26ea720_0 .net "carry_out", 0 0, L_0x26f3210;  1 drivers
v0x26ea7c0_0 .net "s1", 0 0, L_0x26f2cb0;  1 drivers
v0x26ea860_0 .net "sum", 0 0, L_0x26f2e50;  1 drivers
S_0x26e87b0 .scope module, "and1" "and_gate" 4 32, 4 45 0, S_0x26e8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f2f00 .functor AND 1, L_0x26f33e0, L_0x26f34a0, C4<1>, C4<1>;
v0x26e8a40_0 .net "a", 0 0, L_0x26f33e0;  alias, 1 drivers
v0x26e8b20_0 .net "b", 0 0, L_0x26f34a0;  alias, 1 drivers
v0x26e8be0_0 .net "y", 0 0, L_0x26f2f00;  alias, 1 drivers
S_0x26e8d30 .scope module, "and2" "and_gate" 4 33, 4 45 0, S_0x26e8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f30d0 .functor AND 1, L_0x26f2cb0, L_0x7f077636f0a8, C4<1>, C4<1>;
v0x26e8f80_0 .net "a", 0 0, L_0x26f2cb0;  alias, 1 drivers
v0x26e9060_0 .net "b", 0 0, L_0x7f077636f0a8;  alias, 1 drivers
v0x26e9120_0 .net "y", 0 0, L_0x26f30d0;  alias, 1 drivers
S_0x26e9270 .scope module, "or1" "or_gate" 4 34, 4 53 0, S_0x26e8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3210 .functor OR 1, L_0x26f2f00, L_0x26f30d0, C4<0>, C4<0>;
v0x26e94f0_0 .net "a", 0 0, L_0x26f2f00;  alias, 1 drivers
v0x26e95c0_0 .net "b", 0 0, L_0x26f30d0;  alias, 1 drivers
v0x26e9690_0 .net "y", 0 0, L_0x26f3210;  alias, 1 drivers
S_0x26e97a0 .scope module, "xor1" "xor_gate" 4 30, 4 37 0, S_0x26e8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f2cb0 .functor XOR 1, L_0x26f33e0, L_0x26f34a0, C4<0>, C4<0>;
v0x26e99f0_0 .net "a", 0 0, L_0x26f33e0;  alias, 1 drivers
v0x26e9ae0_0 .net "b", 0 0, L_0x26f34a0;  alias, 1 drivers
v0x26e9bb0_0 .net "y", 0 0, L_0x26f2cb0;  alias, 1 drivers
S_0x26e9cb0 .scope module, "xor2" "xor_gate" 4 31, 4 37 0, S_0x26e8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f2e50 .functor XOR 1, L_0x26f2cb0, L_0x7f077636f0a8, C4<0>, C4<0>;
v0x26e9f50_0 .net "a", 0 0, L_0x26f2cb0;  alias, 1 drivers
v0x26ea060_0 .net "b", 0 0, L_0x7f077636f0a8;  alias, 1 drivers
v0x26ea120_0 .net "y", 0 0, L_0x26f2e50;  alias, 1 drivers
S_0x26ea920 .scope module, "adder1" "full_adder" 4 12, 4 20 0, S_0x26e8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x26ec5a0_0 .net "a", 0 0, L_0x26f3bf0;  1 drivers
v0x26ec690_0 .net "b", 0 0, L_0x26f3c90;  1 drivers
v0x26ec7a0_0 .net "c1", 0 0, L_0x26f3710;  1 drivers
v0x26ec890_0 .net "c2", 0 0, L_0x26f38e0;  1 drivers
v0x26ec980_0 .net "c_in", 0 0, L_0x26f3d60;  1 drivers
v0x26ecac0_0 .net "carry_out", 0 0, L_0x26f3a20;  1 drivers
v0x26ecb60_0 .net "s1", 0 0, L_0x26f3540;  1 drivers
v0x26ecc00_0 .net "sum", 0 0, L_0x26f3660;  1 drivers
S_0x26eabd0 .scope module, "and1" "and_gate" 4 32, 4 45 0, S_0x26ea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3710 .functor AND 1, L_0x26f3bf0, L_0x26f3c90, C4<1>, C4<1>;
v0x26eae40_0 .net "a", 0 0, L_0x26f3bf0;  alias, 1 drivers
v0x26eaf20_0 .net "b", 0 0, L_0x26f3c90;  alias, 1 drivers
v0x26eafe0_0 .net "y", 0 0, L_0x26f3710;  alias, 1 drivers
S_0x26eb100 .scope module, "and2" "and_gate" 4 33, 4 45 0, S_0x26ea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f38e0 .functor AND 1, L_0x26f3540, L_0x26f3d60, C4<1>, C4<1>;
v0x26eb350_0 .net "a", 0 0, L_0x26f3540;  alias, 1 drivers
v0x26eb430_0 .net "b", 0 0, L_0x26f3d60;  alias, 1 drivers
v0x26eb4f0_0 .net "y", 0 0, L_0x26f38e0;  alias, 1 drivers
S_0x26eb610 .scope module, "or1" "or_gate" 4 34, 4 53 0, S_0x26ea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3a20 .functor OR 1, L_0x26f3710, L_0x26f38e0, C4<0>, C4<0>;
v0x26eb890_0 .net "a", 0 0, L_0x26f3710;  alias, 1 drivers
v0x26eb960_0 .net "b", 0 0, L_0x26f38e0;  alias, 1 drivers
v0x26eba30_0 .net "y", 0 0, L_0x26f3a20;  alias, 1 drivers
S_0x26ebb40 .scope module, "xor1" "xor_gate" 4 30, 4 37 0, S_0x26ea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3540 .functor XOR 1, L_0x26f3bf0, L_0x26f3c90, C4<0>, C4<0>;
v0x26ebd90_0 .net "a", 0 0, L_0x26f3bf0;  alias, 1 drivers
v0x26ebe80_0 .net "b", 0 0, L_0x26f3c90;  alias, 1 drivers
v0x26ebf50_0 .net "y", 0 0, L_0x26f3540;  alias, 1 drivers
S_0x26ec050 .scope module, "xor2" "xor_gate" 4 31, 4 37 0, S_0x26ea920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3660 .functor XOR 1, L_0x26f3540, L_0x26f3d60, C4<0>, C4<0>;
v0x26ec2f0_0 .net "a", 0 0, L_0x26f3540;  alias, 1 drivers
v0x26ec400_0 .net "b", 0 0, L_0x26f3d60;  alias, 1 drivers
v0x26ec4c0_0 .net "y", 0 0, L_0x26f3660;  alias, 1 drivers
S_0x26eccc0 .scope module, "adder2" "full_adder" 4 13, 4 20 0, S_0x26e8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x26ee950_0 .net "a", 0 0, L_0x26f4490;  1 drivers
v0x26eea40_0 .net "b", 0 0, L_0x26f4570;  1 drivers
v0x26eeb50_0 .net "c1", 0 0, L_0x26f3fb0;  1 drivers
v0x26eec40_0 .net "c2", 0 0, L_0x26f4180;  1 drivers
v0x26eed30_0 .net "c_in", 0 0, L_0x26f4610;  1 drivers
v0x26eee70_0 .net "carry_out", 0 0, L_0x26f42c0;  1 drivers
v0x26eef10_0 .net "s1", 0 0, L_0x26f3e00;  1 drivers
v0x26eefb0_0 .net "sum", 0 0, L_0x26f3f00;  1 drivers
S_0x26ecf50 .scope module, "and1" "and_gate" 4 32, 4 45 0, S_0x26eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3fb0 .functor AND 1, L_0x26f4490, L_0x26f4570, C4<1>, C4<1>;
v0x26ed1c0_0 .net "a", 0 0, L_0x26f4490;  alias, 1 drivers
v0x26ed2a0_0 .net "b", 0 0, L_0x26f4570;  alias, 1 drivers
v0x26ed360_0 .net "y", 0 0, L_0x26f3fb0;  alias, 1 drivers
S_0x26ed480 .scope module, "and2" "and_gate" 4 33, 4 45 0, S_0x26eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f4180 .functor AND 1, L_0x26f3e00, L_0x26f4610, C4<1>, C4<1>;
v0x26ed6d0_0 .net "a", 0 0, L_0x26f3e00;  alias, 1 drivers
v0x26ed7b0_0 .net "b", 0 0, L_0x26f4610;  alias, 1 drivers
v0x26ed870_0 .net "y", 0 0, L_0x26f4180;  alias, 1 drivers
S_0x26ed9c0 .scope module, "or1" "or_gate" 4 34, 4 53 0, S_0x26eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f42c0 .functor OR 1, L_0x26f3fb0, L_0x26f4180, C4<0>, C4<0>;
v0x26edc40_0 .net "a", 0 0, L_0x26f3fb0;  alias, 1 drivers
v0x26edd10_0 .net "b", 0 0, L_0x26f4180;  alias, 1 drivers
v0x26edde0_0 .net "y", 0 0, L_0x26f42c0;  alias, 1 drivers
S_0x26edef0 .scope module, "xor1" "xor_gate" 4 30, 4 37 0, S_0x26eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3e00 .functor XOR 1, L_0x26f4490, L_0x26f4570, C4<0>, C4<0>;
v0x26ee140_0 .net "a", 0 0, L_0x26f4490;  alias, 1 drivers
v0x26ee230_0 .net "b", 0 0, L_0x26f4570;  alias, 1 drivers
v0x26ee300_0 .net "y", 0 0, L_0x26f3e00;  alias, 1 drivers
S_0x26ee400 .scope module, "xor2" "xor_gate" 4 31, 4 37 0, S_0x26eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f3f00 .functor XOR 1, L_0x26f3e00, L_0x26f4610, C4<0>, C4<0>;
v0x26ee6a0_0 .net "a", 0 0, L_0x26f3e00;  alias, 1 drivers
v0x26ee7b0_0 .net "b", 0 0, L_0x26f4610;  alias, 1 drivers
v0x26ee870_0 .net "y", 0 0, L_0x26f3f00;  alias, 1 drivers
S_0x26ef070 .scope module, "adder3" "full_adder" 4 14, 4 20 0, S_0x26e8340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x26f0cf0_0 .net "a", 0 0, L_0x26f4d80;  1 drivers
v0x26f0de0_0 .net "b", 0 0, L_0x26f4e20;  1 drivers
v0x26f0ef0_0 .net "c1", 0 0, L_0x26f48a0;  1 drivers
v0x26f0fe0_0 .net "c2", 0 0, L_0x26f4a70;  1 drivers
v0x26f10d0_0 .net "c_in", 0 0, L_0x26f5030;  1 drivers
v0x26f1210_0 .net "carry_out", 0 0, L_0x26f4bb0;  1 drivers
v0x26f12b0_0 .net "s1", 0 0, L_0x26f46b0;  1 drivers
v0x26f1350_0 .net "sum", 0 0, L_0x26f47f0;  1 drivers
S_0x26ef300 .scope module, "and1" "and_gate" 4 32, 4 45 0, S_0x26ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f48a0 .functor AND 1, L_0x26f4d80, L_0x26f4e20, C4<1>, C4<1>;
v0x26ef590_0 .net "a", 0 0, L_0x26f4d80;  alias, 1 drivers
v0x26ef670_0 .net "b", 0 0, L_0x26f4e20;  alias, 1 drivers
v0x26ef730_0 .net "y", 0 0, L_0x26f48a0;  alias, 1 drivers
S_0x26ef850 .scope module, "and2" "and_gate" 4 33, 4 45 0, S_0x26ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f4a70 .functor AND 1, L_0x26f46b0, L_0x26f5030, C4<1>, C4<1>;
v0x26efaa0_0 .net "a", 0 0, L_0x26f46b0;  alias, 1 drivers
v0x26efb80_0 .net "b", 0 0, L_0x26f5030;  alias, 1 drivers
v0x26efc40_0 .net "y", 0 0, L_0x26f4a70;  alias, 1 drivers
S_0x26efd60 .scope module, "or1" "or_gate" 4 34, 4 53 0, S_0x26ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f4bb0 .functor OR 1, L_0x26f48a0, L_0x26f4a70, C4<0>, C4<0>;
v0x26effe0_0 .net "a", 0 0, L_0x26f48a0;  alias, 1 drivers
v0x26f00b0_0 .net "b", 0 0, L_0x26f4a70;  alias, 1 drivers
v0x26f0180_0 .net "y", 0 0, L_0x26f4bb0;  alias, 1 drivers
S_0x26f0290 .scope module, "xor1" "xor_gate" 4 30, 4 37 0, S_0x26ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f46b0 .functor XOR 1, L_0x26f4d80, L_0x26f4e20, C4<0>, C4<0>;
v0x26f04e0_0 .net "a", 0 0, L_0x26f4d80;  alias, 1 drivers
v0x26f05d0_0 .net "b", 0 0, L_0x26f4e20;  alias, 1 drivers
v0x26f06a0_0 .net "y", 0 0, L_0x26f46b0;  alias, 1 drivers
S_0x26f07a0 .scope module, "xor2" "xor_gate" 4 31, 4 37 0, S_0x26ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x26f47f0 .functor XOR 1, L_0x26f46b0, L_0x26f5030, C4<0>, C4<0>;
v0x26f0a40_0 .net "a", 0 0, L_0x26f46b0;  alias, 1 drivers
v0x26f0b50_0 .net "b", 0 0, L_0x26f5030;  alias, 1 drivers
v0x26f0c10_0 .net "y", 0 0, L_0x26f47f0;  alias, 1 drivers
S_0x26f1a80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x26c7bd0;
 .timescale -12 -12;
E_0x26aaa80 .event anyedge, v0x26f2370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26f2370_0;
    %nor/r;
    %assign/vec4 v0x26f2370_0, 0;
    %wait E_0x26aaa80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26e7ea0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26aa920;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x26e8260_0, 0;
    %assign/vec4 v0x26e81a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26c7bd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f2210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f2370_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x26c7bd0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x26f2210_0;
    %inv;
    %store/vec4 v0x26f2210_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x26c7bd0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26e80c0_0, v0x26f2630_0, v0x26f26f0_0, v0x26f27b0_0, v0x26f24f0_0, v0x26f2430_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26c7bd0;
T_5 ;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x26c7bd0;
T_6 ;
    %wait E_0x26aa920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f22b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f22b0_0, 4, 32;
    %load/vec4 v0x26f2590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f22b0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26f22b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f22b0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x26f24f0_0;
    %load/vec4 v0x26f24f0_0;
    %load/vec4 v0x26f2430_0;
    %xor;
    %load/vec4 v0x26f24f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f22b0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x26f22b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26f22b0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response16/top_module.sv";
