# Generic LFSR-based Memory Scrambling Scheme
[![License: MIT](https://img.shields.io/badge/license-MIT-green.svg)](https://opensource.org/licenses/MIT)
![RT-Level: VHDL](https://img.shields.io/badge/RT--Level-VHDL-8877cc.svg)
![Software-Level: Python](https://img.shields.io/badge/Software--Level-Python-3776AB.svg)

This repository provides a generic and extensible simulation framework for analyzing Linear Feedback Shift Registers (LFSRs). The primary goal is to evaluate the **cycle length** of randomly selected tap configurations, under the constraint that the characteristic polynomial **always includes the `x^n` and `x` terms** (i.e., the most significant and least significant bits are always feedback-connected).

## ğŸ“ Repository Structure

Generic_LFSR_Scheme/
<pre>  
â”œâ”€â”€ src/ # Core Python scripts for LFSR simulation
â”‚ â”œâ”€â”€ lfsr_cycle_length.py
â”œâ”€â”€ tap_points/ # Pre-generated or manually selected tap configurations
â”‚ â”œâ”€â”€ taps_16bit_LFSR.pdf
â”‚ â”œâ”€â”€ taps_20bit_LFSR.pdf
â”‚ â”œâ”€â”€ taps_24bit_LFSR.pdf
â”‚ â””â”€â”€ ...
â”œâ”€â”€ vhdl/ # VHDL code of proposed generic LFSR memory scrambler
â”‚ â”œâ”€â”€ LFSR_Scrambling
â”‚ â”‚  â”œâ”€â”€ SDRAM_controller_tb.v
â”‚ â”‚  â”œâ”€â”€ SDRAM_module.v
â”‚ â”‚  â”œâ”€â”€ hostcont.v
â”‚ â”‚  â”œâ”€â”€ inc.vh
â”‚ â”‚  â”œâ”€â”€ sdram.v
â”‚ â”‚  â”œâ”€â”€ sdramcnt.v
â”‚ â”œâ”€â”€ proposed  
â”‚ â”‚  â”œâ”€â”€ scrambler.vhd # Updated after acceptance of research paper
â”œâ”€â”€ README.md # Project documentation
</pre>  

## ğŸš€ Getting Started

### Requirements

- Python 3.6 or higher
- NumPy
