
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 14:34:15 2025
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
<CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./subckt/sram_w16_WC.lib"
<CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./subckt/sram_w16_BC.lib"
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ./subckt/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 21 14:34:34 2025
viaInitial ends at Fri Mar 21 14:34:34 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.37min, fe_mem=469.6M) ***
*** Begin netlist parsing (mem=469.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.v'
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
**WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 60831 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.

*** Memory Usage v#1 (Current mem = 499.191M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=499.2M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 37489 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 575.703M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:13.3, real=0:00:23.0, peak res=329.5M, current mem=698.0M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[23]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[22]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[21]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[20]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[19]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[18]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[17]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[16]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[15]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[14]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[13]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[12]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[11]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[10]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[9]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[8]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[7]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[6]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[5]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

**ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'sum_out[4]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/core.sdc, Line 9).

Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/core.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 Warnings and 20 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=344.8M, current mem=715.2M)
Current (total cpu=0:00:13.4, real=0:00:23.0, peak res=344.8M, current mem=715.2M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1902 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat core
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for mac_array_instance (mac_array_col8_bw8_bw_psum20_pr16) and all their descendants.
Reset to color id 0 for ofifo_inst (ofifo_col8_bw20) and all their descendants.
Reset to color id 0 for sfp_instance (sfp_row_col8_bw8_bw_psum20) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 854.883M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/lef/sram_w16.lef ...
**WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Fri Mar 21 14:34:45 2025
viaInitial ends at Fri Mar 21 14:34:45 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_WC.lib' ...
Read 1 cells in library 'sram_w16' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/subckt/sram_w16_BC.lib' ...
Read 1 cells in library 'sram_w16' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.29min, fe_real=0.53min, fe_mem=712.3M) ***
*** Begin netlist parsing (mem=712.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 812 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.v.gz'

*** Memory Usage v#1 (Current mem = 712.348M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=712.3M) ***
Set top cell to core.
Hooked 1624 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1869 modules.
** info: there are 42829 stdCell insts.
** info: there are 3 macros.

*** Memory Usage v#1 (Current mem = 771.109M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:19.3, real=0:00:34.0, peak res=494.9M, current mem=909.6M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=505.0M, current mem=920.9M)
Current (total cpu=0:00:19.4, real=0:00:34.0, peak res=505.0M, current mem=920.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.fp.gz (mem = 928.9M).
*info: reset 50013 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 2520000 3440000)
 ... processed partition successfully.
There are 321 nets with weight being set
There are 545 nets with bottomPreferredRoutingLayer being set
There are 321 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 928.9M) ***
*** Checked 8 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=934.2M) ***
Total net length = 1.615e+06 (6.046e+05 1.010e+06) (ext = 3.304e+05)
*** Checked 8 GNC rules.
*** Applying global-net connections...
*** Applied 8 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Fri Mar 21 14:28:03 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 48604 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1024.8M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.def.gz', current time is Fri Mar 21 14:34:50 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/core.def.gz' is parsed, current time is Fri Mar 21 14:34:50 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 5585 sinks and 0 clock gates.
    Found 3 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Added 3 ignore pins (of 3 specified) to skew group 2. Skew group now contains 3 ignore pins.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 2497 warning(s), 4 error(s)

<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1063.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 70
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 70
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 70
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 70
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 70
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 70
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 70
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 70
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 70
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 70
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 70
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 70
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 70
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 70
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 70
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 70
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 70
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 70
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 70
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 70
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 70
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 70
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 70
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 70
  VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 70
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 70
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 70
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 70
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 70
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 70
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 70
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 70
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 70
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 70
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 70
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 70
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 70
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 70
  VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 70
  VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 70
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 70
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 70
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 70
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 70
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 70
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 70
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 70
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 70
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 70
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 70
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 70
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 70
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 70
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 70
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 70
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 70
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 70
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 70
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 70
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 70
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 70
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 70
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 70
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 70
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 70
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 70
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 70
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 70
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 70
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 70
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:22.4  ELAPSED TIME: 22.00  MEM: 228.8M) ***

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
Estimated cell power/ground rail width = 0.365 um
*INFO: Adding fillers to top-module.
*INFO:   Added 136209 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2661 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 3805 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6101 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 16688 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 165464 filler insts added - prefix FILLER (CPU: 0:00:20.2).
For 165464 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 208296 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1351.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 70
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 70
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 70
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 70
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 70
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 70
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 70
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 70
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 70
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 70
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 70
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 70
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 70
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 70
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 70
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 70
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 70
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 70
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 70
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 70
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 70
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 70
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 70
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 70
  VERIFY DRC ...... Sub-Area : 24 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 70
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 70
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 70
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 70
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 70
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 70
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 70
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 70
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 70
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 70
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 70
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 70
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 70
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 70
  VERIFY DRC ...... Sub-Area : 38 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 70
  VERIFY DRC ...... Sub-Area : 39 complete 2 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 70
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 70
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 70
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 70
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 70
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 70
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 70
  VERIFY DRC ...... Sub-Area : 46 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 70
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 70
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 70
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 70
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 70
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 70
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 70
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 70
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 70
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 70
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 70
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 70
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 70
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 70
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 70
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 70
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 70
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 70
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 70
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 70
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 70
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 70
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 70
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 70
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.

  Verification Complete : 5 Viols.

 *** End Verify DRC (CPU: 0:00:54.6  ELAPSED TIME: 55.00  MEM: 89.7M) ***

<CMD> selectInst psum_mem_instance
<CMD> deselectAll
<CMD> selectInst qmem_instance
<CMD> deselectAll
<CMD> selectInst FILLER_40479
<CMD> deselectAll
<CMD> selectInst FILLER_24870
<CMD> deselectAll
<CMD> selectInst kmem_instance
<CMD> zoomIn
<CMD> zoomIn
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> fit
<CMD> deselectAll
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1441.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 54.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 11
  Antenna     : 0
  Short       : 20
  Overlap     : 0
End Summary

  Verification Complete : 31 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:53.9  MEM: 138.0M)

<CMD> streamOut fullchip.gds2 -merge ./subckt/sram_w16.gds2
Finding the highest version number among the merge files
Merge file: ./subckt/sram_w16.gds2 has version number: 3

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         208296

Ports/Pins                           356
    metal layer M2                   308
    metal layer M3                    48

Nets                              591481
    metal layer M1                 20804
    metal layer M2                310194
    metal layer M3                176474
    metal layer M4                 63312
    metal layer M5                 14578
    metal layer M6                  3212
    metal layer M7                  1814
    metal layer M8                  1093

    Via Instances                 337098

Special Nets                        4209
    metal layer M1                  4072
    metal layer M2                    59
    metal layer M3                     4
    metal layer M4                     5
    metal layer M7                    69

    Via Instances                   3717

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               48898
    metal layer M1                  6603
    metal layer M2                 34908
    metal layer M3                  6964
    metal layer M4                   362
    metal layer M5                    21
    metal layer M6                    27
    metal layer M7                    11
    metal layer M8                     2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
Merging GDS file ./subckt/sram_w16.gds2 ......
	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
WARNING: Ignoring duplicate structure VIA23_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HS.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HN.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_C.
A structure with the same name already exists in the loaded design.
    There are 19 structures ignored in file ./subckt/sram_w16.gds2
**WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DCAP32 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DFKCNQD1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DFKCNQD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MUX2ND1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 262

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Fri Mar 21 15:46:56 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Fri Mar 21 15:46:57 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
**WARN: analysis view WC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.mmmcBmxlnR/modes/CON/CON.sdc' ...
Current (total cpu=0:18:06, real=1:12:44, peak res=1137.5M, current mem=1333.4M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=797.6M, current mem=1343.1M)
Current (total cpu=0:18:07, real=1:12:44, peak res=1137.5M, current mem=1343.1M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib fullchip_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208296 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1371.8M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1449.3M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1449.3M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 1453.3M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 1453.3M)
Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 1453.3M)
Extracted 60.0003% (CPU Time= 0:00:03.6  MEM= 1453.3M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 1453.3M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 1453.3M)
Extracted 90.0002% (CPU Time= 0:00:06.1  MEM= 1453.3M)
Extracted 100% (CPU Time= 0:00:07.2  MEM= 1453.3M)
Number of Extracted Resistors     : 931871
Number of Extracted Ground Cap.   : 930087
Number of Extracted Coupling Cap. : 1675528
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1442.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.5  Real Time: 0:00:09.0  MEM: 1442.293M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1571.18 CPU=0:00:18.9 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_NvMsGh/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:30.9  real=0:00:31.0  mem= 1571.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50013,  20.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1539.18 CPU=0:00:24.5 REAL=0:00:24.0)
*** CDM Built up (cpu=0:00:24.6  real=0:00:25.0  mem= 1539.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.7 sec
TAMODEL Memory Usage  =    4.0 MB
<CMD> write_sdf -view WC_VIEW fullchip_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1594.26 CPU=0:00:18.3 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_NvMsGh/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.6  real=0:00:21.0  mem= 1594.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50013,  20.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1562.25 CPU=0:00:24.2 REAL=0:00:24.0)
*** CDM Built up (cpu=0:00:24.3  real=0:00:25.0  mem= 1562.3M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view BC_VIEW not found, use default_view_hold
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.mmmcmKQ7rX/modes/CON/CON.sdc' ...
Current (total cpu=0:20:00, real=1:14:38, peak res=1137.5M, current mem=1403.0M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=858.2M, current mem=1412.7M)
Current (total cpu=0:20:00, real=1:14:38, peak res=1137.5M, current mem=1412.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib fullchip_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208296 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1441.4M)
Extracted 10.0003% (CPU Time= 0:00:01.1  MEM= 1550.9M)
Extracted 20.0003% (CPU Time= 0:00:01.6  MEM= 1550.9M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 1554.9M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 1554.9M)
Extracted 50.0004% (CPU Time= 0:00:03.2  MEM= 1554.9M)
Extracted 60.0003% (CPU Time= 0:00:03.6  MEM= 1554.9M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 1554.9M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 1554.9M)
Extracted 90.0002% (CPU Time= 0:00:06.0  MEM= 1554.9M)
Extracted 100% (CPU Time= 0:00:07.1  MEM= 1554.9M)
Number of Extracted Resistors     : 931871
Number of Extracted Ground Cap.   : 930087
Number of Extracted Coupling Cap. : 1675504
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1542.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.4  Real Time: 0:00:08.0  MEM: 1542.902M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1608.2 CPU=0:00:17.6 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:29.5  real=0:00:29.0  mem= 1608.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50013,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1576.19 CPU=0:00:09.9 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1576.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.8 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW fullchip_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1608.2 CPU=0:00:17.3 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:19.7  real=0:00:20.0  mem= 1608.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50013,  8.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1576.19 CPU=0:00:10.0 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1576.2M) ***
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1568.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 70
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 70
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 70
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 70
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 70
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 70
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 70
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 70
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 70
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 70
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 70
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 70
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 70
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 70
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 70
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 70
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 70
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 70
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 70
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 70
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 70
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 70
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 70
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 70
  VERIFY DRC ...... Sub-Area : 24 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 70
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 70
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 70
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 70
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 70
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 70
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 70
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 70
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 70
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 70
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 70
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 70
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 70
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 70
  VERIFY DRC ...... Sub-Area : 38 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 70
  VERIFY DRC ...... Sub-Area : 39 complete 2 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 70
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 70
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 70
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 70
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 70
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 70
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 70
  VERIFY DRC ...... Sub-Area : 46 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 70
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 70
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 70
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 70
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 70
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 70
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 70
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 70
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 70
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 70
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 70
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 70
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 70
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 70
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 70
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 70
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 70
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 70
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 70
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 70
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 70
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 70
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 70
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 70
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.

  Verification Complete : 5 Viols.

 *** End Verify DRC (CPU: 0:00:54.8  ELAPSED TIME: 55.00  MEM: 55.9M) ***

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1587.8M, totSessionCpu=0:24:59 **
*** Changing analysis mode to setup ***
#Created 848 library cell signatures
#Created 50013 NETS and 0 SPECIALNETS signatures
#Created 208297 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.92 (MB), peak = 1471.30 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1399.93 (MB), peak = 1471.30 (MB)
Begin checking placement ... (start mem=1587.8M, init mem=1587.8M)
*info: Placed = 208296         (Fixed = 70)
*info: Unplaced = 0           
Placement Density:97.37%(1813685/1862768)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.4; mem=1589.8M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 42832

Instance distribution across the VT partitions:

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208296 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1579.2M)
Extracted 10.0003% (CPU Time= 0:00:01.2  MEM= 1681.8M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1681.8M)
Extracted 30.0003% (CPU Time= 0:00:02.5  MEM= 1685.8M)
Extracted 40.0002% (CPU Time= 0:00:02.8  MEM= 1685.8M)
Extracted 50.0004% (CPU Time= 0:00:03.3  MEM= 1685.8M)
Extracted 60.0003% (CPU Time= 0:00:03.6  MEM= 1685.8M)
Extracted 70.0003% (CPU Time= 0:00:04.2  MEM= 1685.8M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 1685.8M)
Extracted 90.0002% (CPU Time= 0:00:06.1  MEM= 1685.8M)
Extracted 100% (CPU Time= 0:00:07.2  MEM= 1685.8M)
Number of Extracted Resistors     : 931871
Number of Extracted Ground Cap.   : 930087
Number of Extracted Coupling Cap. : 1675504
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1666.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.5  Real Time: 0:00:08.0  MEM: 1666.793M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1721.76 CPU=0:00:17.6 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 1721.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 50013,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1697.8 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1697.8M) ***
*** Done Building Timing Graph (cpu=0:00:29.7 real=0:00:30.0 totSessionCpu=0:25:40 mem=1697.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1697.8M
** Profile ** Other data :  cpu=0:00:00.4, mem=1697.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1697.8M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1697.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.465  | -9.465  |  0.322  |
|           TNS (ns):| -1279.8 | -1279.8 |  0.000  |
|    Violating Paths:|   813   |   813   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.278%
       (97.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1697.8M
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1620.7M, totSessionCpu=0:25:42 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
**INFO: Start fixing DRV (Mem = 1677.43M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 317 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -9.47 |          0|          0|          0|  97.37  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -9.47 |          0|          0|          0|  97.37  |   0:00:00.0|    1912.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 321 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1912.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1788.9M, totSessionCpu=0:25:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1788.93M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1788.9M
** Profile ** Other data :  cpu=0:00:00.4, mem=1788.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1796.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1796.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1788.9M)                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.465  | -9.465  |  0.322  |
|           TNS (ns):| -1279.8 | -1279.8 |  0.000  |
|    Violating Paths:|   813   |   813   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.278%
       (97.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1796.9M
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1788.9M, totSessionCpu=0:25:51 **
** Profile ** Start :  cpu=0:00:00.0, mem=1779.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=1779.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1779.4M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1779.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.465  | -9.465  |  0.322  |
|           TNS (ns):| -1279.8 | -1279.8 |  0.000  |
|    Violating Paths:|   813   |   813   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.278%
       (97.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1779.4M
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1722.2M, totSessionCpu=0:25:53 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:05:51 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50011 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1490/48546 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1469.39 (MB), peak = 1537.21 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 7.90 (MB)
#Total memory = 1469.55 (MB)
#Peak memory = 1537.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1474.97 (MB), peak = 1537.21 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 60% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 70% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 80% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 90% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    completing 100% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#    number of violations = 0
#0 out of 208296 instances need to be verified(marked ipoed).
#0.0% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.18 (MB), peak = 1537.21 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.92 (MB), peak = 1537.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 353
#Total wire length = 1759785 um.
#Total half perimeter of net bounding box = 1672771 um.
#Total wire length on LAYER M1 = 33653 um.
#Total wire length on LAYER M2 = 465119 um.
#Total wire length on LAYER M3 = 454432 um.
#Total wire length on LAYER M4 = 421981 um.
#Total wire length on LAYER M5 = 156188 um.
#Total wire length on LAYER M6 = 195372 um.
#Total wire length on LAYER M7 = 12408 um.
#Total wire length on LAYER M8 = 20634 um.
#Total number of vias = 337098
#Total number of multi-cut vias = 233102 ( 69.1%)
#Total number of single cut vias = 103996 ( 30.9%)
#Up-Via Summary (total 337098):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102089 ( 61.4%)     64311 ( 38.6%)     166400
#  Metal 2        1675 (  1.3%)    123973 ( 98.7%)     125648
#  Metal 3         198 (  0.6%)     31705 ( 99.4%)      31903
#  Metal 4           9 (  0.1%)      8458 ( 99.9%)       8467
#  Metal 5           1 (  0.0%)      2804 (100.0%)       2805
#  Metal 6          16 (  1.6%)       954 ( 98.4%)        970
#  Metal 7           8 (  0.9%)       897 ( 99.1%)        905
#-----------------------------------------------------------
#               103996 ( 30.9%)    233102 ( 69.1%)     337098 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.84 (MB)
#Total memory = 1474.39 (MB)
#Peak memory = 1537.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1476.34 (MB), peak = 1537.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 353
#Total wire length = 1759785 um.
#Total half perimeter of net bounding box = 1672771 um.
#Total wire length on LAYER M1 = 33653 um.
#Total wire length on LAYER M2 = 465119 um.
#Total wire length on LAYER M3 = 454432 um.
#Total wire length on LAYER M4 = 421981 um.
#Total wire length on LAYER M5 = 156188 um.
#Total wire length on LAYER M6 = 195372 um.
#Total wire length on LAYER M7 = 12408 um.
#Total wire length on LAYER M8 = 20634 um.
#Total number of vias = 337098
#Total number of multi-cut vias = 233102 ( 69.1%)
#Total number of single cut vias = 103996 ( 30.9%)
#Up-Via Summary (total 337098):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102089 ( 61.4%)     64311 ( 38.6%)     166400
#  Metal 2        1675 (  1.3%)    123973 ( 98.7%)     125648
#  Metal 3         198 (  0.6%)     31705 ( 99.4%)      31903
#  Metal 4           9 (  0.1%)      8458 ( 99.9%)       8467
#  Metal 5           1 (  0.0%)      2804 (100.0%)       2805
#  Metal 6          16 (  1.6%)       954 ( 98.4%)        970
#  Metal 7           8 (  0.9%)       897 ( 99.1%)        905
#-----------------------------------------------------------
#               103996 ( 30.9%)    233102 ( 69.1%)     337098 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1493.57 (MB), peak = 1537.21 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1493.67 (MB), peak = 1537.21 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 353
#Total wire length = 1759785 um.
#Total half perimeter of net bounding box = 1672771 um.
#Total wire length on LAYER M1 = 33653 um.
#Total wire length on LAYER M2 = 465119 um.
#Total wire length on LAYER M3 = 454432 um.
#Total wire length on LAYER M4 = 421981 um.
#Total wire length on LAYER M5 = 156188 um.
#Total wire length on LAYER M6 = 195372 um.
#Total wire length on LAYER M7 = 12408 um.
#Total wire length on LAYER M8 = 20634 um.
#Total number of vias = 337098
#Total number of multi-cut vias = 233102 ( 69.1%)
#Total number of single cut vias = 103996 ( 30.9%)
#Up-Via Summary (total 337098):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102089 ( 61.4%)     64311 ( 38.6%)     166400
#  Metal 2        1675 (  1.3%)    123973 ( 98.7%)     125648
#  Metal 3         198 (  0.6%)     31705 ( 99.4%)      31903
#  Metal 4           9 (  0.1%)      8458 ( 99.9%)       8467
#  Metal 5           1 (  0.0%)      2804 (100.0%)       2805
#  Metal 6          16 (  1.6%)       954 ( 98.4%)        970
#  Metal 7           8 (  0.9%)       897 ( 99.1%)        905
#-----------------------------------------------------------
#               103996 ( 30.9%)    233102 ( 69.1%)     337098 
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 22.38 (MB)
#Total memory = 1491.94 (MB)
#Peak memory = 1537.21 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 50013 NETS and 0 SPECIALNETS signatures
#Created 208297 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1505.92 (MB), peak = 1537.21 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1506.14 (MB), peak = 1537.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:41
#Increased memory = 2.13 (MB)
#Total memory = 1442.08 (MB)
#Peak memory = 1537.21 (MB)
#Number of warnings = 29
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:06:32 2025
#
**optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 1722.9M, totSessionCpu=0:26:35 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208296 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1722.9M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1800.4M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 1800.4M)
Extracted 30.0003% (CPU Time= 0:00:02.6  MEM= 1804.4M)
Extracted 40.0002% (CPU Time= 0:00:02.9  MEM= 1804.4M)
Extracted 50.0004% (CPU Time= 0:00:03.4  MEM= 1804.4M)
Extracted 60.0003% (CPU Time= 0:00:03.7  MEM= 1804.4M)
Extracted 70.0003% (CPU Time= 0:00:04.3  MEM= 1804.4M)
Extracted 80.0003% (CPU Time= 0:00:05.2  MEM= 1804.4M)
Extracted 90.0002% (CPU Time= 0:00:06.3  MEM= 1804.4M)
Extracted 100% (CPU Time= 0:00:07.5  MEM= 1804.4M)
Number of Extracted Resistors     : 931871
Number of Extracted Ground Cap.   : 930087
Number of Extracted Coupling Cap. : 1675504
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1793.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.0  Real Time: 0:00:09.0  MEM: 1793.402M)
**optDesign ... cpu = 0:01:45, real = 0:01:44, mem = 1683.8M, totSessionCpu=0:26:44 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1786.91 CPU=0:00:18.0 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.9  real=0:00:20.0  mem= 1786.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 50013,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1762.96 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1763.0M) ***
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:32.0 totSessionCpu=0:27:16 mem=1763.0M)
**optDesign ... cpu = 0:02:17, real = 0:02:16, mem = 1696.2M, totSessionCpu=0:27:16 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 1696.2M, totSessionCpu=0:27:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=1753.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=1753.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1753.4M
** Profile ** Total reports :  cpu=0:00:02.4, mem=1688.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1688.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.465  | -9.465  |  0.322  |
|           TNS (ns):| -1279.8 | -1279.8 |  0.000  |
|    Violating Paths:|   813   |   813   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.278%
       (97.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1688.2M
**optDesign ... cpu = 0:02:22, real = 0:02:21, mem = 1686.2M, totSessionCpu=0:27:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1612.8M, totSessionCpu=0:27:34 **
*** Changing analysis mode to setup ***
**INFO: DRVs not fixed with -incr option
#Created 848 library cell signatures
#Created 50013 NETS and 0 SPECIALNETS signatures
#Created 208297 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.09 (MB), peak = 1554.28 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1388.25 (MB), peak = 1554.28 (MB)
Begin checking placement ... (start mem=1620.5M, init mem=1620.5M)
*info: Placed = 208296         (Fixed = 70)
*info: Unplaced = 0           
Placement Density:97.37%(1813685/1862768)
Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.5; mem=1620.5M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (BC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = BC_VIEW
Number of VT partitions  = 1
Standard cells in design = 811
Instances in design      = 42832

Instance distribution across the VT partitions:

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208296 and nets=50013 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1599.0M)
Extracted 10.0003% (CPU Time= 0:00:01.3  MEM= 1700.5M)
Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 1700.5M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 1704.5M)
Extracted 40.0002% (CPU Time= 0:00:03.0  MEM= 1704.5M)
Extracted 50.0004% (CPU Time= 0:00:03.5  MEM= 1704.5M)
Extracted 60.0003% (CPU Time= 0:00:03.9  MEM= 1704.5M)
Extracted 70.0003% (CPU Time= 0:00:04.5  MEM= 1704.5M)
Extracted 80.0003% (CPU Time= 0:00:05.4  MEM= 1704.5M)
Extracted 90.0002% (CPU Time= 0:00:06.5  MEM= 1704.5M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 1704.5M)
Number of Extracted Resistors     : 931871
Number of Extracted Ground Cap.   : 930087
Number of Extracted Coupling Cap. : 1675504
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1684.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 1684.527M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 50013,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1737.49 CPU=0:00:17.7 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:21.0  mem= 1737.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..

Active setup views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 50013,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1713.54 CPU=0:00:06.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:07.0  mem= 1713.5M) ***
*** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:30.0 totSessionCpu=0:28:16 mem=1713.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1713.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=1713.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1713.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1713.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.465  | -9.465  |  0.322  |
|           TNS (ns):| -1279.8 | -1279.8 |  0.000  |
|    Violating Paths:|   813   |   813   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |    222 (222)     |    -795    |    222 (222)     |
+----------------+------------------+------------+------------------+

Density: 10.278%
       (97.365% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1713.5M
**optDesign ... cpu = 0:00:44, real = 0:00:43, mem = 1629.4M, totSessionCpu=0:28:18 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -9.465
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in WNS mode
Info: 317 clock nets excluded from IPO operation.
*info: 317 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -9.465 TNS Slack -1279.802 Density 97.37
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.465|   -9.465|-1279.802|-1279.802|    97.37%|   0:00:00.0| 1919.3M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.436|   -9.436|-1278.871|-1278.871|    97.37%|   0:00:01.0| 1929.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.429|   -9.429|-1278.365|-1278.365|    97.37%|   0:00:00.0| 1929.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -9.424|   -9.424|-1277.845|-1277.845|    97.37%|   0:00:01.0| 1929.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.420|   -9.420|-1277.681|-1277.681|    97.37%|   0:00:00.0| 1929.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -9.416|   -9.416|-1277.536|-1277.536|    97.37%|   0:00:00.0| 1929.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.412|   -9.412|-1277.052|-1277.052|    97.37%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.409|   -9.409|-1276.405|-1276.405|    97.37%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -9.402|   -9.402|-1276.121|-1276.121|    97.37%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -9.398|   -9.398|-1275.549|-1275.549|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -9.394|   -9.394|-1274.961|-1274.961|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_16_/D               |
|  -9.386|   -9.386|-1274.648|-1274.648|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -9.380|   -9.380|-1273.788|-1273.788|    97.36%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -9.376|   -9.376|-1272.995|-1272.995|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.372|   -9.372|-1272.594|-1272.594|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -9.366|   -9.366|-1271.776|-1271.776|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.362|   -9.362|-1271.442|-1271.442|    97.36%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_5_/D                |
|  -9.358|   -9.358|-1270.705|-1270.705|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.355|   -9.355|-1270.391|-1270.391|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
|  -9.351|   -9.351|-1269.985|-1269.985|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.351|   -9.351|-1269.395|-1269.395|    97.36%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_16_/D               |
|  -9.344|   -9.344|-1269.186|-1269.186|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.339|   -9.339|-1268.752|-1268.752|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.335|   -9.335|-1268.148|-1268.148|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -9.330|   -9.330|-1267.856|-1267.856|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.326|   -9.326|-1267.140|-1267.140|    97.36%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -9.323|   -9.323|-1266.953|-1266.953|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.319|   -9.319|-1266.395|-1266.395|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.316|   -9.316|-1266.060|-1266.060|    97.36%|   0:00:00.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.316|   -9.316|-1265.908|-1265.908|    97.36%|   0:00:01.0| 1930.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.313|   -9.313|-1265.842|-1265.842|    97.36%|   0:00:02.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.313|   -9.313|-1265.285|-1265.285|    97.36%|   0:00:00.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.308|   -9.308|-1265.189|-1265.189|    97.36%|   0:00:00.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.308|   -9.308|-1264.735|-1264.735|    97.36%|   0:00:01.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.304|   -9.304|-1264.637|-1264.637|    97.36%|   0:00:00.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_18_/D               |
|  -9.304|   -9.304|-1264.355|-1264.355|    97.36%|   0:00:00.0| 1950.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.302|   -9.302|-1264.351|-1264.351|    97.36%|   0:00:02.0| 1952.6M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
|  -9.302|   -9.302|-1264.135|-1264.135|    97.36%|   0:00:01.0| 1952.6M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_18_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.291|   -9.291|-1259.364|-1259.364|    97.36%|   0:00:07.0| 1991.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
|  -9.291|   -9.291|-1259.351|-1259.351|    97.35%|   0:00:00.0| 1991.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
|  -9.291|   -9.291|-1259.349|-1259.349|    97.35%|   0:00:00.0| 1991.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 37 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.277|   -9.277|-1295.203|-1295.203|    97.35%|   0:00:08.0| 2007.4M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -9.277|   -9.277|-1295.203|-1295.203|    97.35%|   0:00:01.0| 2007.4M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.3 real=0:00:30.0 mem=2007.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.4 real=0:00:30.0 mem=2007.4M) ***
** GigaOpt Optimizer WNS Slack -9.277 TNS Slack -1295.203 Density 97.35
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 7 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 372 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:30.3 real=0:00:31.0 mem=2007.4M) ***
*** Starting refinePlace (0:28:58 mem=1996.3M) ***
Density distribution unevenness ratio = 2.157%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:06.2 REAL: 0:00:07.0 MEM: 1996.3MB
Summary Report:
Instances move: 0 (out of 42819 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:06.3 REAL: 0:00:07.0 MEM: 1996.3MB
*** Finished refinePlace (0:29:04 mem=1996.3M) ***
Density distribution unevenness ratio = 2.001%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 98, Num usable cells 959
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 98, Num usable cells 959
Begin: GigaOpt Optimization in TNS mode
Info: 368 clock nets excluded from IPO operation.
*info: 368 clock nets excluded
*info: 2 special nets excluded.
*info: 1443 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -9.277 TNS Slack -1295.203 Density 97.36
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.277|   -9.277|-1295.203|-1295.203|    97.36%|   0:00:00.0| 1974.4M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -9.266|   -9.266|-1294.809|-1294.809|    97.36%|   0:00:01.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_17_/D               |
|  -9.265|   -9.265|-1294.642|-1294.642|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
|  -9.265|   -9.265|-1294.536|-1294.536|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
|  -9.265|   -9.265|-1294.350|-1294.350|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_16_/D               |
|  -9.265|   -9.265|-1294.266|-1294.266|    97.36%|   0:00:01.0| 1997.2M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_12_/D               |
|  -9.265|   -9.265|-1294.266|-1294.266|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_10_/D               |
|  -9.265|   -9.265|-1294.266|-1294.266|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_6_/D                |
|  -9.265|   -9.265|-1294.184|-1294.184|    97.36%|   0:00:01.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1294.024|-1294.024|    97.36%|   0:00:00.0| 1978.1M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1293.632|-1293.632|    97.36%|   0:00:01.0| 1979.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -9.265|   -9.265|-1293.516|-1293.516|    97.36%|   0:00:01.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -9.265|   -9.265|-1293.386|-1293.386|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_2_/D                |
|  -9.265|   -9.265|-1293.078|-1293.078|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_19_/D               |
|  -9.265|   -9.265|-1292.946|-1292.946|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1292.674|-1292.674|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1292.352|-1292.352|    97.36%|   0:00:01.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1292.220|-1292.220|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_1_/D                |
|  -9.265|   -9.265|-1291.904|-1291.904|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign2_reg_1_/D                |
|  -9.265|   -9.265|-1291.658|-1291.658|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -9.265|   -9.265|-1291.262|-1291.262|    97.36%|   0:00:00.0| 1998.9M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_18_/D               |
|  -9.265|   -9.265|-1291.137|-1291.137|    97.36%|   0:00:01.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -9.265|   -9.265|-1290.998|-1290.998|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_2_/D                |
|  -9.265|   -9.265|-1290.816|-1290.816|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_0_/D                |
|  -9.265|   -9.265|-1290.640|-1290.640|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -9.265|   -9.265|-1290.577|-1290.577|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_14_/D               |
|  -9.265|   -9.265|-1290.534|-1290.534|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -9.265|   -9.265|-1290.515|-1290.515|    97.36%|   0:00:01.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_13_/D               |
|  -9.265|   -9.265|-1290.368|-1290.368|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_12_/D               |
|  -9.265|   -9.265|-1290.253|-1290.253|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_17_/D               |
|  -9.265|   -9.265|-1290.236|-1290.236|    97.36%|   0:00:01.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_17_/D               |
|  -9.265|   -9.265|-1290.101|-1290.101|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_18_/D               |
|  -9.265|   -9.265|-1289.992|-1289.992|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_17_/D               |
|  -9.265|   -9.265|-1289.883|-1289.883|    97.36%|   0:00:01.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_12_/D               |
|  -9.265|   -9.265|-1289.844|-1289.844|    97.36%|   0:00:00.0| 1980.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_13_/D               |
|  -9.265|   -9.265|-1289.789|-1289.789|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_12_/D               |
|  -9.265|   -9.265|-1289.738|-1289.738|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_13_/D               |
|  -9.265|   -9.265|-1289.644|-1289.644|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_10_/D               |
|  -9.265|   -9.265|-1289.545|-1289.545|    97.36%|   0:00:01.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_5_/D                |
|  -9.265|   -9.265|-1289.490|-1289.490|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_11_/D               |
|  -9.265|   -9.265|-1289.482|-1289.482|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_10_/D               |
|  -9.265|   -9.265|-1289.463|-1289.463|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_3_/D                |
|  -9.265|   -9.265|-1289.434|-1289.434|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -9.265|   -9.265|-1289.426|-1289.426|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_10_/D               |
|  -9.265|   -9.265|-1289.409|-1289.409|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_9_/D                |
|  -9.265|   -9.265|-1289.370|-1289.370|    97.36%|   0:00:01.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_8_/D                |
|  -9.265|   -9.265|-1289.329|-1289.329|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_7_/D                |
|  -9.265|   -9.265|-1289.283|-1289.283|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_6_/D                |
|  -9.265|   -9.265|-1289.259|-1289.259|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_5_/D                |
|  -9.265|   -9.265|-1289.239|-1289.239|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_5_/D                |
|  -9.265|   -9.265|-1289.219|-1289.219|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -9.265|   -9.265|-1289.208|-1289.208|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -9.265|   -9.265|-1289.194|-1289.194|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_6_/D                |
|  -9.265|   -9.265|-1289.186|-1289.186|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -9.265|   -9.265|-1289.181|-1289.181|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -9.265|   -9.265|-1289.172|-1289.172|    97.36%|   0:00:01.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign3_reg_7_/D                |
|  -9.265|   -9.265|-1289.171|-1289.171|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign4_reg_2_/D                |
|  -9.265|   -9.265|-1289.177|-1289.177|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign0_reg_1_/D                |
|  -9.265|   -9.265|-1289.156|-1289.156|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_3_/D                |
|  -9.265|   -9.265|-1289.137|-1289.137|    97.36%|   0:00:01.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -9.265|   -9.265|-1289.120|-1289.120|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
|  -9.265|   -9.265|-1289.101|-1289.101|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign6_reg_0_/D                |
|  -9.265|   -9.265|-1289.088|-1289.088|    97.36%|   0:00:00.0| 1981.5M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign5_reg_6_/D                |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 121 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -9.265|   -9.265|-1228.883|-1228.883|    97.36%|   0:00:14.0| 2033.5M|   BC_VIEW|  reg2reg| sfp_instance/sum_q_reg_21_/D                       |
|  -9.265|   -9.265|-1228.883|-1228.883|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| sfp_instance/sum_q_reg_17_/D                       |
|  -9.265|   -9.265|-1227.965|-1227.965|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -9.265|   -9.265|-1227.954|-1227.954|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| sfp_instance/sum_q_reg_12_/D                       |
|  -9.265|   -9.265|-1227.954|-1227.954|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| sfp_instance/sum_q_reg_8_/D                        |
|  -9.265|   -9.265|-1227.954|-1227.954|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -9.265|   -9.265|-1227.954|-1227.954|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_6_/D   |
|  -9.265|   -9.265|-1227.846|-1227.846|    97.36%|   0:00:01.0| 2033.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -9.265|   -9.265|-1227.464|-1227.464|    97.36%|   0:00:00.0| 2033.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -9.265|   -9.265|-1227.464|-1227.464|    97.36%|   0:00:01.0| 2031.5M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D  |
|  -9.265|   -9.265|-1227.464|-1227.464|    97.36%|   0:00:01.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/D   |
|  -9.265|   -9.265|-1227.464|-1227.464|    97.36%|   0:00:01.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_18_/D  |
|  -9.265|   -9.265|-1227.461|-1227.461|    97.36%|   0:00:00.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
|  -9.265|   -9.265|-1227.461|-1227.461|    97.36%|   0:00:00.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_16_/D  |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:01.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_17_/D   |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:01.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q11_reg_13_/D  |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:01.0| 2028.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_16_/D  |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:00.0| 2026.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D   |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:01.0| 2026.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:00.0| 2026.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_13_/D   |
|  -9.265|   -9.265|-1227.285|-1227.285|    97.36%|   0:00:00.0| 2026.7M|   BC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -9.265|   -9.265|-1227.284|-1227.284|    97.36%|   0:00:00.0| 2026.7M|   BC_VIEW|  reg2reg| sfp_instance/sfp_out_sign1_reg_14_/D               |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:36.0 mem=2026.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:37.0 mem=2026.7M) ***
** GigaOpt Optimizer WNS Slack -9.265 TNS Slack -1227.284 Density 97.36
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 6 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 493 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.8 real=0:00:38.0 mem=2026.7M) ***
*** Starting refinePlace (0:29:50 mem=2007.6M) ***
Density distribution unevenness ratio = 2.141%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 2007.6MB
Summary Report:
Instances move: 0 (out of 42893 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 2007.6MB
*** Finished refinePlace (0:29:56 mem=2007.6M) ***
Density distribution unevenness ratio = 1.985%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -9.265 ns
Total 0 nets layer assigned (0.9).
GigaOpt: setting up router preferences
        design wns: -9.2652
        slack threshold: -8.6052
GigaOpt: 15 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1489 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -9.265 ns
Total 0 nets layer assigned (0.5).
GigaOpt: setting up router preferences
        design wns: -9.2652
        slack threshold: -8.6052
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1489 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1983.6M
** Profile ** Other data :  cpu=0:00:00.4, mem=1983.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1983.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1983.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.265  | -9.265  |  0.293  |
|           TNS (ns):| -1227.3 | -1227.3 |  0.000  |
|    Violating Paths:|   818   |   818   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |    222 (222)     |    -795    |    222 (222)     |
+----------------+------------------+------------+------------------+

Density: 10.297%
       (97.384% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1983.6M
**optDesign ... cpu = 0:02:28, real = 0:02:27, mem = 1805.7M, totSessionCpu=0:30:02 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 16:10:32 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U608 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n763 at location ( 636.300 906.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n763 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U608 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n888 at location ( 636.700 907.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n888 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN11232_n436 at location ( 896.900 894.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN11232_n436 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_78J5_122_5511_n1316 at location ( 897.700 895.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_78J5_122_5511_n1316 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n437 at location ( 897.100 894.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n437 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U4 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440 at location ( 910.500 898.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n440 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n730 at location ( 925.700 948.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n730 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n842 at location ( 896.500 894.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n842 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n844 at location ( 897.500 894.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n844 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1003 at location ( 925.300 948.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1003 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OFN5848_n10 at location ( 686.300 975.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OFN5848_n10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OFN5847_n10 at location ( 703.700 983.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/FE_OFN5847_n10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[12] at location ( 703.500 982.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_0[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] at location ( 702.700 982.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U12 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[11] at location ( 686.500 975.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] at location ( 702.300 983.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/FE_PHC12181_n4589 connects to NET sfp_instance/FE_PHN11843_n4589 at location ( 455.700 1182.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_PHN11843_n4589 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST sfp_instance/FE_OCPC7395_n5594 connects to NET sfp_instance/FE_OCPN10716_n5594 at location ( 501.700 1161.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN10716_n5594 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST sfp_instance/FE_OCPC10679_n877 connects to NET sfp_instance/FE_OCPN10679_n877 at location ( 369.900 1136.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN10679_n877 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST sfp_instance/FE_OCPC10590_n2600 connects to NET sfp_instance/FE_OCPN10590_n2600 at location ( 354.300 1156.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET sfp_instance/FE_OCPN10590_n2600 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 187 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 208
#  Number of instances deleted (including moved) = 77
#  Number of instances resized = 280
#  Number of instances with pin swaps = 52
#  Total number of placement changes (moved instances are counted twice) = 565
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 50142 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1489/48677 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1482.18 (MB), peak = 1764.06 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 741.320 946.900 ) on M1 for NET CTS_125. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 693.410 937.900 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 715.180 1001.200 ) on M1 for NET CTS_129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 764.600 950.500 ) on M1 for NET CTS_129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 798.320 966.700 ) on M1 for NET CTS_135. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 335.835 1060.300 ) on M1 for NET CTS_139. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 609.120 1022.500 ) on M1 for NET CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 517.510 948.695 ) on M1 for NET CTS_146. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 300.120 1175.500 ) on M1 for NET CTS_151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 298.320 1170.100 ) on M1 for NET CTS_151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 330.275 1168.300 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 329.475 1179.100 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 557.510 919.895 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 380.130 1121.480 ) on M1 for NET FE_USKN10455_CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 779.760 959.500 ) on M1 for NET FE_USKN10458_CTS_136. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 597.460 1015.300 ) on M1 for NET FE_USKN10477_CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 370.695 1121.500 ) on M1 for NET FE_USKN10478_CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 386.375 1123.300 ) on M1 for NET FE_USKN10478_CTS_150. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 390.930 1071.080 ) on M1 for NET FE_USKN10482_CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 387.945 1058.525 ) on M1 for NET FE_USKN10483_CTS_154. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1012 routed nets are extracted.
#    614 (1.22%) extracted nets are partially routed.
#47493 routed nets are imported.
#172 (0.34%) nets are without wires.
#1467 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 50144.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 614
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 16:10:40 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 16:10:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        7996         603      240660    91.81%
#  Metal 2        V        5773         527      240660     8.32%
#  Metal 3        H        8012         587      240660     6.83%
#  Metal 4        V        5950         350      240660     6.84%
#  Metal 5        H        8599           0      240660     0.01%
#  Metal 6        V        6300           0      240660     0.05%
#  Metal 7        H        1860         289      240660     4.95%
#  Metal 8        V        1575           0      240660     0.00%
#  --------------------------------------------------------------
#  Total                  46067       5.15%  1925280    14.85%
#
#  540 nets (1.08%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1504.52 (MB), peak = 1764.06 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1505.05 (MB), peak = 1764.06 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1505.72 (MB), peak = 1764.06 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1505.75 (MB), peak = 1764.06 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1467 (skipped).
#Total number of routable nets = 48677.
#Total number of nets in the design = 50144.
#
#786 routable nets have only global wires.
#47891 routable nets have only detail routed wires.
#270 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#535 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                265                  5             516  
#-------------------------------------------------------------------
#        Total                265                  5             516  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                540                265           47872  
#-------------------------------------------------------------------
#        Total                540                265           47872  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     10(0.00%)      2(0.00%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     10(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 1763325 um.
#Total half perimeter of net bounding box = 1676681 um.
#Total wire length on LAYER M1 = 33629 um.
#Total wire length on LAYER M2 = 464999 um.
#Total wire length on LAYER M3 = 456557 um.
#Total wire length on LAYER M4 = 423534 um.
#Total wire length on LAYER M5 = 156187 um.
#Total wire length on LAYER M6 = 195371 um.
#Total wire length on LAYER M7 = 12413 um.
#Total wire length on LAYER M8 = 20634 um.
#Total number of vias = 337936
#Total number of multi-cut vias = 232625 ( 68.8%)
#Total number of single cut vias = 105311 ( 31.2%)
#Up-Via Summary (total 337936):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102473 ( 61.5%)     64109 ( 38.5%)     166582
#  Metal 2        2212 (  1.8%)    123765 ( 98.2%)     125977
#  Metal 3         589 (  1.8%)     31641 ( 98.2%)      32230
#  Metal 4          10 (  0.1%)      8457 ( 99.9%)       8467
#  Metal 5           2 (  0.1%)      2803 ( 99.9%)       2805
#  Metal 6          17 (  1.8%)       953 ( 98.2%)        970
#  Metal 7           8 (  0.9%)       897 ( 99.1%)        905
#-----------------------------------------------------------
#               105311 ( 31.2%)    232625 ( 68.8%)     337936 
#
#Total number of involved priority nets 259
#Maximum src to sink distance for priority net 400.1
#Average of max src_to_sink distance for priority net 25.6
#Average of ave src_to_sink distance for priority net 22.8
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1510.44 (MB), peak = 1764.06 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1485.99 (MB), peak = 1764.06 (MB)
#Start Track Assignment.
#Done with 316 horizontal wires in 5 hboxes and 248 vertical wires in 4 hboxes.
#Done with 30 horizontal wires in 5 hboxes and 27 vertical wires in 4 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 1763598 um.
#Total half perimeter of net bounding box = 1676681 um.
#Total wire length on LAYER M1 = 33733 um.
#Total wire length on LAYER M2 = 465018 um.
#Total wire length on LAYER M3 = 456686 um.
#Total wire length on LAYER M4 = 423556 um.
#Total wire length on LAYER M5 = 156187 um.
#Total wire length on LAYER M6 = 195371 um.
#Total wire length on LAYER M7 = 12413 um.
#Total wire length on LAYER M8 = 20634 um.
#Total number of vias = 337914
#Total number of multi-cut vias = 232625 ( 68.8%)
#Total number of single cut vias = 105289 ( 31.2%)
#Up-Via Summary (total 337914):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102464 ( 61.5%)     64109 ( 38.5%)     166573
#  Metal 2        2200 (  1.7%)    123765 ( 98.3%)     125965
#  Metal 3         588 (  1.8%)     31641 ( 98.2%)      32229
#  Metal 4          10 (  0.1%)      8457 ( 99.9%)       8467
#  Metal 5           2 (  0.1%)      2803 ( 99.9%)       2805
#  Metal 6          17 (  1.8%)       953 ( 98.2%)        970
#  Metal 7           8 (  0.9%)       897 ( 99.1%)        905
#-----------------------------------------------------------
#               105289 ( 31.2%)    232625 ( 68.8%)     337914 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1576.56 (MB), peak = 1764.06 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 91.79 (MB)
#Total memory = 1576.59 (MB)
#Peak memory = 1764.06 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.88 (MB), peak = 1764.06 (MB)
#    completing 20% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.88 (MB), peak = 1764.06 (MB)
#    completing 30% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.88 (MB), peak = 1764.06 (MB)
#    completing 40% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1491.88 (MB), peak = 1764.06 (MB)
#    completing 50% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.20 (MB), peak = 1764.06 (MB)
#    completing 60% with 22 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1525.66 (MB), peak = 1764.06 (MB)
#    completing 70% with 162 violations
#    cpu time = 00:00:32, elapsed time = 00:00:31, memory = 1553.46 (MB), peak = 1764.06 (MB)
#    completing 80% with 162 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1553.46 (MB), peak = 1764.06 (MB)
#    completing 90% with 162 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1553.46 (MB), peak = 1764.06 (MB)
#    completing 100% with 162 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1553.46 (MB), peak = 1764.06 (MB)
# ECO: 0.9% of the total area was rechecked for DRC, and 2.9% required routing.
#    number of violations = 162
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   AdjCut   Totals
#	M1           31        7       15        5       25        1       84
#	M2           33       19       20        0        0        0       72
#	M3            0        0        6        0        0        0        6
#	Totals       64       26       41        5       25        1      162
#488 out of 208427 instances need to be verified(marked ipoed).
#1.8% of the total area is being checked for drcs
#1.8% of the total area was checked
#    number of violations = 1506
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   AdjCut   Totals
#	M1          562       44      773       15       28        1     1423
#	M2           37       21       20        0        0        0       78
#	M3            0        0        5        0        0        0        5
#	Totals      599       65      798       15       28        1     1506
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1555.40 (MB), peak = 1764.06 (MB)
#start 1st optimization iteration ...
#    number of violations = 80
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           40        4       26        4       74
#	M2            3        2        1        0        6
#	Totals       43        6       27        4       80
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1542.61 (MB), peak = 1764.06 (MB)
#start 2nd optimization iteration ...
#    number of violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           40        4       26        4       74
#	M2            1        1        0        0        2
#	Totals       41        5       26        4       76
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1544.84 (MB), peak = 1764.06 (MB)
#start 3rd optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        6        7
#	Totals        1        6        7
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1549.82 (MB), peak = 1764.06 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.34 (MB), peak = 1764.06 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 1763253 um.
#Total half perimeter of net bounding box = 1676681 um.
#Total wire length on LAYER M1 = 33144 um.
#Total wire length on LAYER M2 = 464501 um.
#Total wire length on LAYER M3 = 457088 um.
#Total wire length on LAYER M4 = 423779 um.
#Total wire length on LAYER M5 = 156308 um.
#Total wire length on LAYER M6 = 195371 um.
#Total wire length on LAYER M7 = 12427 um.
#Total wire length on LAYER M8 = 20635 um.
#Total number of vias = 339691
#Total number of multi-cut vias = 230448 ( 67.8%)
#Total number of single cut vias = 109243 ( 32.2%)
#Up-Via Summary (total 339691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103382 ( 62.0%)     63269 ( 38.0%)     166651
#  Metal 2        4317 (  3.4%)    122683 ( 96.6%)     127000
#  Metal 3        1441 (  4.4%)     31396 ( 95.6%)      32837
#  Metal 4          69 (  0.8%)      8446 ( 99.2%)       8515
#  Metal 5           2 (  0.1%)      2806 ( 99.9%)       2808
#  Metal 6          21 (  2.2%)       952 ( 97.8%)        973
#  Metal 7          11 (  1.2%)       896 ( 98.8%)        907
#-----------------------------------------------------------
#               109243 ( 32.2%)    230448 ( 67.8%)     339691 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:57
#Elapsed time = 00:00:57
#Increased memory = -76.47 (MB)
#Total memory = 1500.12 (MB)
#Peak memory = 1764.06 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1501.86 (MB), peak = 1764.06 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 1763253 um.
#Total half perimeter of net bounding box = 1676681 um.
#Total wire length on LAYER M1 = 33144 um.
#Total wire length on LAYER M2 = 464501 um.
#Total wire length on LAYER M3 = 457088 um.
#Total wire length on LAYER M4 = 423779 um.
#Total wire length on LAYER M5 = 156308 um.
#Total wire length on LAYER M6 = 195371 um.
#Total wire length on LAYER M7 = 12427 um.
#Total wire length on LAYER M8 = 20635 um.
#Total number of vias = 339691
#Total number of multi-cut vias = 230448 ( 67.8%)
#Total number of single cut vias = 109243 ( 32.2%)
#Up-Via Summary (total 339691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      103382 ( 62.0%)     63269 ( 38.0%)     166651
#  Metal 2        4317 (  3.4%)    122683 ( 96.6%)     127000
#  Metal 3        1441 (  4.4%)     31396 ( 95.6%)      32837
#  Metal 4          69 (  0.8%)      8446 ( 99.2%)       8515
#  Metal 5           2 (  0.1%)      2806 ( 99.9%)       2808
#  Metal 6          21 (  2.2%)       952 ( 97.8%)        973
#  Metal 7          11 (  1.2%)       896 ( 98.8%)        907
#-----------------------------------------------------------
#               109243 ( 32.2%)    230448 ( 67.8%)     339691 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#3.17% of area are rerouted by ECO routing.
#    number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1517.22 (MB), peak = 1764.06 (MB)
#    number of violations = 2
#
#    By Layer and Type :
#	         EOLSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1519.33 (MB), peak = 1764.06 (MB)
#CELL_VIEW core,init has 2 DRC violations
#Total number of DRC violations = 2
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 2
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 540
#Total wire length = 1763253 um.
#Total half perimeter of net bounding box = 1676681 um.
#Total wire length on LAYER M1 = 33144 um.
#Total wire length on LAYER M2 = 464501 um.
#Total wire length on LAYER M3 = 457088 um.
#Total wire length on LAYER M4 = 423779 um.
#Total wire length on LAYER M5 = 156308 um.
#Total wire length on LAYER M6 = 195371 um.
#Total wire length on LAYER M7 = 12427 um.
#Total wire length on LAYER M8 = 20635 um.
#Total number of vias = 339691
#Total number of multi-cut vias = 235408 ( 69.3%)
#Total number of single cut vias = 104283 ( 30.7%)
#Up-Via Summary (total 339691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      102301 ( 61.4%)     64350 ( 38.6%)     166651
#  Metal 2        1735 (  1.4%)    125265 ( 98.6%)     127000
#  Metal 3         213 (  0.6%)     32624 ( 99.4%)      32837
#  Metal 4           9 (  0.1%)      8506 ( 99.9%)       8515
#  Metal 5           1 (  0.0%)      2807 (100.0%)       2808
#  Metal 6          16 (  1.6%)       957 ( 98.4%)        973
#  Metal 7           8 (  0.9%)       899 ( 99.1%)        907
#-----------------------------------------------------------
#               104283 ( 30.7%)    235408 ( 69.3%)     339691 
#
#detailRoute Statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = -59.00 (MB)
#Total memory = 1517.59 (MB)
#Peak memory = 1764.06 (MB)
#Updating routing design signature
#Created 848 library cell signatures
#Created 50144 NETS and 0 SPECIALNETS signatures
#Created 208428 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.26 (MB), peak = 1764.06 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1526.30 (MB), peak = 1764.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:36
#Elapsed time = 00:01:35
#Increased memory = -39.25 (MB)
#Total memory = 1444.42 (MB)
#Peak memory = 1764.06 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 16:12:07 2025
#
**optDesign ... cpu = 0:04:04, real = 0:04:02, mem = 1766.7M, totSessionCpu=0:31:38 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208427 and nets=50144 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1766.7M)
Extracted 10.0002% (CPU Time= 0:00:01.5  MEM= 1844.3M)
Extracted 20.0003% (CPU Time= 0:00:02.0  MEM= 1844.3M)
Extracted 30.0004% (CPU Time= 0:00:03.0  MEM= 1848.3M)
Extracted 40.0002% (CPU Time= 0:00:03.3  MEM= 1848.3M)
Extracted 50.0003% (CPU Time= 0:00:03.8  MEM= 1848.3M)
Extracted 60.0003% (CPU Time= 0:00:04.2  MEM= 1848.3M)
Extracted 70.0002% (CPU Time= 0:00:04.8  MEM= 1848.3M)
Extracted 80.0003% (CPU Time= 0:00:05.7  MEM= 1848.3M)
Extracted 90.0003% (CPU Time= 0:00:07.0  MEM= 1848.3M)
Extracted 100% (CPU Time= 0:00:08.4  MEM= 1848.3M)
Number of Extracted Resistors     : 935156
Number of Extracted Ground Cap.   : 932648
Number of Extracted Coupling Cap. : 1683456
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1836.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:10.0  MEM: 1836.246M)
**optDesign ... cpu = 0:04:14, real = 0:04:12, mem = 1764.7M, totSessionCpu=0:31:48 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 50144,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1854.06 CPU=0:00:17.8 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_3xdprK/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.7  real=0:00:21.0  mem= 1854.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 50144,  8.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1830.11 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1830.1M) ***
*** Done Building Timing Graph (cpu=0:00:31.2 real=0:00:31.0 totSessionCpu=0:32:19 mem=1830.1M)
**optDesign ... cpu = 0:04:45, real = 0:04:43, mem = 1758.8M, totSessionCpu=0:32:19 **
Running setup recovery post routing.
**optDesign ... cpu = 0:04:46, real = 0:04:44, mem = 1758.8M, totSessionCpu=0:32:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1758.76M, totSessionCpu=0:32:20 .
**optDesign ... cpu = 0:04:47, real = 0:04:44, mem = 1758.8M, totSessionCpu=0:32:20 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.29MB/1386.29MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1398.09MB/1398.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1398.14MB/1398.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT)
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 10%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 20%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 30%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 40%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 50%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 60%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 70%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 80%
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT): 90%

Finished Levelizing
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT)

Starting Activity Propagation
2025-Mar-21 16:12:51 (2025-Mar-21 23:12:51 GMT)
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 10%
2025-Mar-21 16:12:52 (2025-Mar-21 23:12:52 GMT): 20%

Finished Activity Propagation
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1405.63MB/1405.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 2
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 
sram_w16                                  internal power, leakge power, 



Starting Calculating power
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT)
 ... Calculating switching power
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 10%
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 20%
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 30%
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 40%
2025-Mar-21 16:12:54 (2025-Mar-21 23:12:54 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 16:12:55 (2025-Mar-21 23:12:55 GMT): 60%
2025-Mar-21 16:12:58 (2025-Mar-21 23:12:58 GMT): 70%
2025-Mar-21 16:13:01 (2025-Mar-21 23:13:01 GMT): 80%
2025-Mar-21 16:13:01 (2025-Mar-21 23:13:01 GMT): 90%

Finished Calculating power
2025-Mar-21 16:13:02 (2025-Mar-21 23:13:02 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:08, mem(process/total)=1408.14MB/1408.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1408.14MB/1408.14MB)

Ended Power Analysis: (cpu=0:00:12, real=0:00:12, mem(process/total)=1408.17MB/1408.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 16:13:02 (2025-Mar-21 23:13:02 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        BC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/tcbn65gplusbc.lib

*	        BC_VIEW: /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/sram_w16_BC.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        1.1 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      199.40610830 	   56.2101%
Total Switching Power:      97.29309438 	   27.4257%
Total Leakage Power:        58.05221072 	   16.3642%
Total Power:               354.75141253
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         79.83       5.139       1.272       86.24       24.31
Macro                                  0      0.7671       52.34       53.11       14.97
IO                                     0           0   2.217e-06   2.217e-06   6.249e-07
Combinational                      105.8       76.88       4.317         187        52.7
Clock (Combinational)              13.81       14.51       0.124       28.44       8.017
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              199.4       97.29       58.05       354.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      199.4       97.29       58.05       354.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                13.81       14.51       0.124       28.44       8.017
-----------------------------------------------------------------------------------------
Total                              13.81       14.51       0.124       28.44       8.017
-----------------------------------------------------------------------------------------
Total leakage power = 58.0522 mW
Cell usage statistics:  
Library tcbn65gplusbc , 208424 cells ( 100.000000%) , 58.0522 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1426.47MB/1426.47MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:00, real = 0:04:58, mem = 1758.8M, totSessionCpu=0:32:33 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:01, real = 0:05:00, mem = 1758.8M, totSessionCpu=0:32:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=1816.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=1816.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1816.0M
** Profile ** Total reports :  cpu=0:00:03.1, mem=1760.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=1760.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.328  | -9.328  |  0.293  |
|           TNS (ns):| -1232.3 | -1232.3 |  0.000  |
|    Violating Paths:|   809   |   809   |    0    |
|          All Paths:|  8303   |  8099   |  5065   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |    222 (222)     |    -795    |    222 (222)     |
+----------------+------------------+------------+------------------+

Density: 10.297%
       (97.384% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1760.7M
**optDesign ... cpu = 0:05:06, real = 0:05:05, mem = 1758.7M, totSessionCpu=0:32:40 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
*** Changing analysis mode to hold ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1735.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 70
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 70
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 70
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 70
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 5 of 70
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 6 of 70
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 7 of 70
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 8 of 70
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 9 of 70
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 10 of 70
  VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 11 of 70
  VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 12 of 70
  VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 13 of 70
  VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 14 of 70
  VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 15 of 70
  VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 16 of 70
  VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 17 of 70
  VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 18 of 70
  VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 19 of 70
  VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 20 of 70
  VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 21 of 70
  VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 22 of 70
  VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 23 of 70
  VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 24 of 70
  VERIFY DRC ...... Sub-Area : 24 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 25 of 70
  VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 26 of 70
  VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 27 of 70
  VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 28 of 70
  VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 29 of 70
  VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 30 of 70
  VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 31 of 70
  VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 32 of 70
  VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 33 of 70
  VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 34 of 70
  VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 35 of 70
  VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 36 of 70
  VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 37 of 70
  VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 38 of 70
  VERIFY DRC ...... Sub-Area : 38 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 39 of 70
  VERIFY DRC ...... Sub-Area : 39 complete 1 Viols.
  VERIFY DRC ...... Sub-Area : 40 of 70
  VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 41 of 70
  VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 42 of 70
  VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 43 of 70
  VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 44 of 70
  VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 45 of 70
  VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 46 of 70
  VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 47 of 70
  VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 48 of 70
  VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 49 of 70
  VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 50 of 70
  VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 51 of 70
  VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 52 of 70
  VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 53 of 70
  VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 54 of 70
  VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 55 of 70
  VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 56 of 70
  VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 57 of 70
  VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 58 of 70
  VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 59 of 70
  VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 60 of 70
  VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 61 of 70
  VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 62 of 70
  VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 63 of 70
  VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 64 of 70
  VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 65 of 70
  VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 66 of 70
  VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 67 of 70
  VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 68 of 70
  VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 69 of 70
  VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 70 of 70
  VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.

  Verification Complete : 3 Viols.

 *** End Verify DRC (CPU: 0:00:54.9  ELAPSED TIME: 55.00  MEM: 69.3M) ***

<CMD> streamOut fullchip.gds2 -merge ./subckt/sram_w16.gds2
Finding the highest version number among the merge files
Merge file: ./subckt/sram_w16.gds2 has version number: 3

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         208427

Ports/Pins                           356
    metal layer M2                   308
    metal layer M3                    48

Nets                              592145
    metal layer M1                 20475
    metal layer M2                310016
    metal layer M3                177209
    metal layer M4                 63713
    metal layer M5                 14609
    metal layer M6                  3212
    metal layer M7                  1817
    metal layer M8                  1094

    Via Instances                 339691

Special Nets                        4209
    metal layer M1                  4072
    metal layer M2                    59
    metal layer M3                     4
    metal layer M4                     5
    metal layer M7                    69

    Via Instances                   3717

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               49029
    metal layer M1                  6495
    metal layer M2                 35038
    metal layer M3                  7065
    metal layer M4                   371
    metal layer M5                    22
    metal layer M6                    27
    metal layer M7                     8
    metal layer M8                     3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
Merging GDS file ./subckt/sram_w16.gds2 ......
	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
	****** unit scaling factor = 1 ******
WARNING: Ignoring duplicate structure VIA23_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_W.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_E.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA34_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA23_1cut_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HS.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_HN.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_N.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_2cut_S.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_V.
A structure with the same name already exists in the loaded design.
WARNING: Ignoring duplicate structure VIA12_1cut_FAT_C.
A structure with the same name already exists in the loaded design.
    There are 19 structures ignored in file ./subckt/sram_w16.gds2
**WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DCAP32 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DFKCNQD1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: DFKCNQD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MUX2ND1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: MAOI222D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 262

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Fri Mar 21 16:18:26 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Fri Mar 21 16:18:28 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view WC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmax' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.mmmcYbEoXs/modes/CON/CON.sdc' ...
Current (total cpu=0:34:36, real=1:44:15, peak res=1357.1M, current mem=1656.1M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1011.0M, current mem=1665.8M)
Current (total cpu=0:34:36, real=1:44:15, peak res=1357.1M, current mem=1665.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib fullchip_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208427 and nets=50144 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1690.4M)
Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 1799.9M)
Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 1799.9M)
Extracted 30.0004% (CPU Time= 0:00:02.9  MEM= 1803.9M)
Extracted 40.0002% (CPU Time= 0:00:03.2  MEM= 1803.9M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 1803.9M)
Extracted 60.0003% (CPU Time= 0:00:04.1  MEM= 1803.9M)
Extracted 70.0002% (CPU Time= 0:00:04.7  MEM= 1803.9M)
Extracted 80.0003% (CPU Time= 0:00:05.5  MEM= 1803.9M)
Extracted 90.0003% (CPU Time= 0:00:06.8  MEM= 1803.9M)
Extracted 100% (CPU Time= 0:00:08.1  MEM= 1803.9M)
Number of Extracted Resistors     : 935156
Number of Extracted Ground Cap.   : 932648
Number of Extracted Coupling Cap. : 1683480
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1791.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.9  Real Time: 0:00:10.0  MEM: 1791.934M)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 50144,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1838.15 CPU=0:00:18.4 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_s3D4hI/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:31.8  real=0:00:32.0  mem= 1838.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50144,  21.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1806.14 CPU=0:00:24.3 REAL=0:00:25.0)
*** CDM Built up (cpu=0:00:24.4  real=0:00:25.0  mem= 1806.1M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.8 sec
TAMODEL Memory Usage  =    2.0 MB
<CMD> write_sdf -view WC_VIEW fullchip_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 50144,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1857.23 CPU=0:00:17.8 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_s3D4hI/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 1857.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50144,  21.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1825.22 CPU=0:00:24.7 REAL=0:00:24.0)
*** CDM Built up (cpu=0:00:24.9  real=0:00:24.0  mem= 1825.2M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view BC_VIEW not found, use default_view_hold
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jmsin/ece260_project/step3/pnr_fullchip/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.mmmcBUB9kI/modes/CON/CON.sdc' ...
Current (total cpu=0:36:31, real=1:46:10, peak res=1357.1M, current mem=1669.6M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1015.5M, current mem=1679.3M)
Current (total cpu=0:36:31, real=1:46:10, peak res=1357.1M, current mem=1679.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib fullchip_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=208427 and nets=50144 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/core_2774_ivWtPc.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1705.9M)
Extracted 10.0002% (CPU Time= 0:00:01.4  MEM= 1815.5M)
Extracted 20.0003% (CPU Time= 0:00:01.9  MEM= 1815.5M)
Extracted 30.0004% (CPU Time= 0:00:02.9  MEM= 1819.5M)
Extracted 40.0002% (CPU Time= 0:00:03.2  MEM= 1819.5M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 1819.5M)
Extracted 60.0003% (CPU Time= 0:00:04.1  MEM= 1819.5M)
Extracted 70.0002% (CPU Time= 0:00:04.7  MEM= 1819.5M)
Extracted 80.0003% (CPU Time= 0:00:05.7  MEM= 1819.5M)
Extracted 90.0003% (CPU Time= 0:00:06.9  MEM= 1819.5M)
Extracted 100% (CPU Time= 0:00:08.3  MEM= 1819.5M)
Number of Extracted Resistors     : 935156
Number of Extracted Ground Cap.   : 932648
Number of Extracted Coupling Cap. : 1683456
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1807.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:10.0  MEM: 1807.449M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 50144,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1853.66 CPU=0:00:17.6 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_bwzzYd/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:31.2  real=0:00:31.0  mem= 1853.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50144,  8.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1821.66 CPU=0:00:09.9 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 1821.7M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =    2.8 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW fullchip_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 50144,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1853.66 CPU=0:00:16.9 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_2774_ieng6-ece-03.ucsd.edu_jmsin_9AZKuG/.AAE_bwzzYd/.AAE_2774/waveform.data...
*** CDM Built up (cpu=0:00:19.3  real=0:00:19.0  mem= 1853.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 50144,  8.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1821.66 CPU=0:00:09.7 REAL=0:00:10.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1821.7M) ***
