{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704835151407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835151407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:49:11 2024 " "Processing started: Wed Jan 10 00:49:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835151407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835151407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device -c device " "Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835151408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704835151531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704835151531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/finalpart/device.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/finalpart/device.v" { { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(10) " "Verilog HDL information at controller.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704835157392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part1/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part1/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/components.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/components.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_4 " "Found entity 2: counter_4" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_to_1 " "Found entity 3: mux_2_to_1" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_add " "Found entity 4: sub_add" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator " "Found entity 5: comparator" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mul " "Found entity 6: Mul" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sadra/Documents/codes/SD/project6/part2/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/sadra/Documents/codes/SD/project6/part2/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../part2/lut.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704835157422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cu " "Elaborating entity \"controller\" for hierarchy \"controller:cu\"" {  } { { "../../finalpart/device.v" "cu" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157426 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmode controller.v(18) " "Verilog HDL Always Construct warning at controller.v(18): variable \"tmode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704835157427 "|device|controller:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmode controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"tmode\", which holds its previous value in one or more paths through the always construct" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704835157427 "|device|controller:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmode controller.v(10) " "Inferred latch for \"tmode\" at controller.v(10)" {  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157427 "|device|controller:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:d " "Elaborating entity \"DP\" for hierarchy \"DP:d\"" {  } { { "../../finalpart/device.v" "d" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 DP:d\|mux_2_to_1:m0 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"DP:d\|mux_2_to_1:m0\"" {  } { { "../../part2/datapath.v" "m0" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 DP:d\|reg_16:x " "Elaborating entity \"reg_16\" for hierarchy \"DP:d\|reg_16:x\"" {  } { { "../../part2/datapath.v" "x" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4 DP:d\|counter_4:cntr " "Elaborating entity \"counter_4\" for hierarchy \"DP:d\|counter_4:cntr\"" {  } { { "../../part2/datapath.v" "cntr" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 components.v(16) " "Verilog HDL assignment warning at components.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704835157440 "|device|DP:d|counter_4:cntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT DP:d\|LUT:l " "Elaborating entity \"LUT\" for hierarchy \"DP:d\|LUT:l\"" {  } { { "../../part2/datapath.v" "l" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul DP:d\|Mul:mx " "Elaborating entity \"Mul\" for hierarchy \"DP:d\|Mul:mx\"" {  } { { "../../part2/datapath.v" "mx" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_add DP:d\|sub_add:as " "Elaborating entity \"sub_add\" for hierarchy \"DP:d\|sub_add:as\"" {  } { { "../../part2/datapath.v" "as" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator DP:d\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"DP:d\|comparator:comp\"" {  } { { "../../part2/datapath.v" "comp" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157446 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DP:d\|Mul:mx\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP:d\|Mul:mx\|Mult0\"" {  } { { "../../part2/components.v" "Mult0" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157638 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704835157638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\"" {  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157670 ""}  } { { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835157670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157694 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1704835157810 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704835157810 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2 " "DSP block output node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157810 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1 " "DSP block multiplier node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157810 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157810 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1704835157810 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1704835157810 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1704835157810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157855 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835157855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_r2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_r2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_r2h1 " "Found entity 1: mac_mult_r2h1" {  } { { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jul.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jul.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jul " "Found entity 1: mult_jul" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835157928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704835157929 ""}  } { { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704835157929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kv82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kv82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kv82 " "Found entity 1: mac_out_kv82" {  } { { "db/mac_out_kv82.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_out_kv82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704835157952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835157952 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le12a\[9\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 49 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157988 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704835157988 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704835157988 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[13\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le10a\[12\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 47 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[11\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le11a\[10\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 48 7 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le8a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 54 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[17\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[16\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[15\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\] " "Synthesized away node \"DP:d\|Mul:mx\|lpm_mult:Mult0\|mult_1ht:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_r2h1:auto_generated\|mult_jul:mult1\|le9a\[14\]\"" {  } { { "db/mult_jul.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_jul.tdf" 55 6 0 } } { "db/mac_mult_r2h1.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mac_mult_r2h1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_1ht.tdf" "" { Text "/home/sadra/Documents/codes/SD/project6/synth/quartus/db/mult_1ht.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "/home/sadra/intelFPGA/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../part2/components.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/components.v" 35 -1 0 } } { "../../part2/datapath.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part2/datapath.v" 22 0 0 } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 6 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835157989 "|device|DP:d|Mul:mx|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704835157989 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704835157989 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "396 " "Ignored 396 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1704835158034 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "380 " "Ignored 380 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704835158034 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704835158034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704835158437 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704835158845 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.map.smsg " "Generated suppressed messages file /home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835158866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704835158927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704835158927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "466 " "Implemented 466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704835158962 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704835158962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704835158962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704835158962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835158971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:49:18 2024 " "Processing ended: Wed Jan 10 00:49:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835158971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835158971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835158971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704835158971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704835160183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835160184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:49:19 2024 " "Processing started: Wed Jan 10 00:49:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835160184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704835160184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_fit --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704835160184 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704835160208 ""}
{ "Info" "0" "" "Project  = device" {  } {  } 0 0 "Project  = device" 0 0 "Fitter" 0 0 1704835160209 ""}
{ "Info" "0" "" "Revision = device" {  } {  } 0 0 "Revision = device" 0 0 "Fitter" 0 0 1704835160209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704835160273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704835160274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "device EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"device\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704835160277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704835160319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704835160319 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704835160404 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704835160408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704835160441 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704835160441 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704835160444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704835160444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704835160444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704835160444 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704835160444 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704835160444 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704835160445 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704835160677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "device.sdc " "Synopsys Design Constraints File file not found: 'device.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704835160861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704835160861 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cu\|tmode~0\|combout " "Node \"cu\|tmode~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835160863 ""} { "Warning" "WSTA_SCC_NODE" "cu\|tmode~0\|datac " "Node \"cu\|tmode~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835160863 ""}  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1704835160863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704835160865 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1704835160865 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704835160865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704835160917 ""}  } { { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704835160917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704835160917 ""}  } { { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704835160917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704835161120 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704835161120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704835161120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704835161121 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704835161122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704835161122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704835161139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704835161139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704835161139 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 25 17 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 25 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1704835161140 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1704835161140 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704835161140 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704835161141 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1704835161141 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704835161141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704835161158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704835161160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704835161630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704835161704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704835161718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704835162708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704835162708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704835163790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 12 { 0 ""} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704835164378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704835164378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704835165297 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704835165297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704835165299 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704835165428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704835165435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704835165579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704835165579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704835166265 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704835166597 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { clk } } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704835166821 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sadra/intelFPGA/quartus/quartus/linux64/pin_planner.ppl" { rst } } } { "../../finalpart/device.v" "" { Text "/home/sadra/Documents/codes/SD/project6/finalpart/device.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/sadra/Documents/codes/SD/project6/synth/quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1704835166821 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1704835166821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.fit.smsg " "Generated suppressed messages file /home/sadra/Documents/codes/SD/project6/synth/quartus/output_files/device.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704835166855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835167143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:49:27 2024 " "Processing ended: Wed Jan 10 00:49:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835167143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835167143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835167143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704835167143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704835168399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835168399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:49:28 2024 " "Processing started: Wed Jan 10 00:49:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835168399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704835168399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_asm --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704835168400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704835168543 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704835168842 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704835168857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835168923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:49:28 2024 " "Processing ended: Wed Jan 10 00:49:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835168923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835168923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835168923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704835168923 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704835169719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704835170241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835170241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:49:30 2024 " "Processing started: Wed Jan 10 00:49:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835170241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704835170241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta device -c device " "Command: quartus_sta device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704835170241 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704835170271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704835170326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704835170326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170372 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "device.sdc " "Synopsys Design Constraints File file not found: 'device.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704835170556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170557 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704835170559 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704835170559 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cu\|tmode~0\|combout " "Node \"cu\|tmode~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835170559 ""} { "Warning" "WSTA_SCC_NODE" "cu\|tmode~0\|datad " "Node \"cu\|tmode~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704835170559 ""}  } { { "../../part1/controller.v" "" { Text "/home/sadra/Documents/codes/SD/project6/part1/controller.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1704835170559 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704835170561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704835170561 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704835170561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1704835170565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704835170580 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704835170580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.901 " "Worst-case setup slack is -9.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.901            -376.565 clk  " "   -9.901            -376.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 clk  " "    0.424               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835170583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835170583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -129.276 clk  " "   -3.000            -129.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835170584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835170584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704835170604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704835170623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704835171237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704835171300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704835171305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704835171305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.513 " "Worst-case setup slack is -8.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.513            -316.812 clk  " "   -8.513            -316.812 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835171309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835171311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.000 clk  " "   -3.000            -105.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171312 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1704835171332 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704835171457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704835171458 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704835171458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.965 " "Worst-case setup slack is -3.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.965            -139.659 clk  " "   -3.965            -139.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835171462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704835171464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -73.303 clk  " "   -3.000             -73.303 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704835171465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704835171465 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704835171849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704835171849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835171874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:49:31 2024 " "Processing ended: Wed Jan 10 00:49:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835171874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835171874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835171874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704835171874 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704835173172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704835173172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 00:49:33 2024 " "Processing started: Wed Jan 10 00:49:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704835173172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704835173172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_eda --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704835173172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704835173355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device.vo /home/sadra/Documents/codes/SD/project6/synth/quartus/simulation/questa/ simulation " "Generated file device.vo in folder \"/home/sadra/Documents/codes/SD/project6/synth/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704835173447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704835173459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 00:49:33 2024 " "Processing ended: Wed Jan 10 00:49:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704835173459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704835173459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704835173459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704835173459 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704835174175 ""}
