Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x81403fff) Push_Buttons_4Bits	mb_plb
  (0x81420000-0x81423fff) LEDs_8Bits	mb_plb
  (0x81440000-0x81443fff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x81803fff) xps_intc_0	mb_plb
  (0x83c00000-0x83c07fff) xps_timer_0	mb_plb
  (0x84000000-0x84003fff) RS232_Uart_1	mb_plb
  (0x84400000-0x84403fff) mdm_0	mb_plb
  (0x86a00000-0x86a07fff) PS2_Mouse_Keyboard	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd603fff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 10 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\data\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\data\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 288 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sun Feb 28 16:06:08 2016
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx16' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/qhsam/Desktop/last_time/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x81403fff) Push_Buttons_4Bits	mb_plb
  (0x81420000-0x81423fff) LEDs_8Bits	mb_plb
  (0x81440000-0x81443fff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x81803fff) xps_intc_0	mb_plb
  (0x83c00000-0x83c07fff) xps_timer_0	mb_plb
  (0x84000000-0x84003fff) RS232_Uart_1	mb_plb
  (0x84400000-0x84403fff) mdm_0	mb_plb
  (0x86a00000-0x86a07fff) PS2_Mouse_Keyboard	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd603fff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 288 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 251 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 45 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Users\qhsam\Desktop\last_time\system.mhs line 59 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Users\qhsam\Desktop\last_time\system.mhs line 66 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Users\qhsam\Desktop\last_time\system.mhs line 73 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - C:\Users\qhsam\Desktop\last_time\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Users\qhsam\Desktop\last_time\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Users\qhsam\Desktop\last_time\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\Users\qhsam\Desktop\last_time\system.mhs line 105 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line 132 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_mouse_keyboard - C:\Users\qhsam\Desktop\last_time\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:micron_ram - C:\Users\qhsam\Desktop\last_time\system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_sevseg_disp - C:\Users\qhsam\Desktop\last_time\system.mhs line
203 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mem_bus_mux_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 214 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 239 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line
251 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Feb 28 16:21:14 2016
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_leds_8bits_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_ps2_mouse_keyboard_wrapper.ngc implementation/system_micron_ram_wrapper.ngc implementation/system_digilent_sevseg_disp_wrapper.ngc implementation/system_mem_bus_mux_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Save project successfully

********************************************************************************
At Local date and time: Sun Feb 28 16:21:30 2016
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx16' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/qhsam/Desktop/last_time/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x81403fff) Push_Buttons_4Bits	mb_plb
  (0x81420000-0x81423fff) LEDs_8Bits	mb_plb
  (0x81440000-0x81443fff) DIP_Switches_8Bits	mb_plb
  (0x81800000-0x81803fff) xps_intc_0	mb_plb
  (0x83c00000-0x83c07fff) xps_timer_0	mb_plb
  (0x84000000-0x84003fff) RS232_Uart_1	mb_plb
  (0x84400000-0x84403fff) mdm_0	mb_plb
  (0x86a00000-0x86a07fff) PS2_Mouse_Keyboard	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
  (0xcd600000-0xcd603fff) Digilent_SevSeg_Disp	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 288 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 251 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 45 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Users\qhsam\Desktop\last_time\system.mhs line 59 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Users\qhsam\Desktop\last_time\system.mhs line 66 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Users\qhsam\Desktop\last_time\system.mhs line 73 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr - C:\Users\qhsam\Desktop\last_time\system.mhs line 80 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr - C:\Users\qhsam\Desktop\last_time\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram - C:\Users\qhsam\Desktop\last_time\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\Users\qhsam\Desktop\last_time\system.mhs line 105 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
119 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line 132 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
145 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_mouse_keyboard - C:\Users\qhsam\Desktop\last_time\system.mhs line
158 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:micron_ram - C:\Users\qhsam\Desktop\last_time\system.mhs line 173 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_sevseg_disp - C:\Users\qhsam\Desktop\last_time\system.mhs line
203 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mem_bus_mux_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 214 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 239 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line
251 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 266 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 278
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 291 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 45 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/microblaze_0_wrapper/system_mic
roblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
C:\Users\qhsam\Desktop\last_time\system.mhs line 66 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/ilmb_wrapper/system_ilmb_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
C:\Users\qhsam\Desktop\last_time\system.mhs line 73 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/dlmb_wrapper/system_dlmb_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 251 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 291 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/xps_intc_0_wrapper/system_xps_i
ntc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 852.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/qhsam/Desktop/last_time/implementation 

Using Flow File: C:/Users/qhsam/Desktop/last_time/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/qhsam/Desktop/last_time/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Users/qhsam/Desktop/last_time/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Users/qhsam/Desktop/last_time/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/qhsam/Desktop/last_time/implementation/system.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dip_switches_8bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_push_buttons_4bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_rs232_uart_1_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_leds_8bits_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ps2_mouse_keyboard_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_micron_ram_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_digilent_sevseg_disp_wra
pper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_timer_0_wrapper.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_intc_0_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mem_bus_mux_0_wrapper.ng
c"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[5].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  54

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  24 sec
Total CPU time to NGDBUILD completion:  1 min  22 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 46 secs 
Total CPU  time at the beginning of Placer: 44 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:911131a3) REAL time: 49 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:911131a3) REAL time: 51 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2434bc83) REAL time: 51 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:22a5697d) REAL time: 1 mins 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:22a5697d) REAL time: 1 mins 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:22a5697d) REAL time: 1 mins 6 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:22a5697d) REAL time: 1 mins 6 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:22a5697d) REAL time: 1 mins 6 secs 

Phase 9.8  Global Placement
..........................
................................................................................................
.........................................................................................................................................................
...............................................................................................................................................................................
................................................................
Phase 9.8  Global Placement (Checksum:6d0e8c72) REAL time: 2 mins 53 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6d0e8c72) REAL time: 2 mins 53 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:af27c9aa) REAL time: 3 mins 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:af27c9aa) REAL time: 3 mins 17 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7506729c) REAL time: 3 mins 18 secs 

Total REAL time to Placer completion: 3 mins 19 secs 
Total CPU  time to Placer completion: 3 mins 16 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   67
Slice Logic Utilization:
  Number of Slice Registers:                 3,295 out of  18,224   18
    Number used as Flip Flops:               3,288
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,664 out of   9,112   40
    Number used as logic:                    3,375 out of   9,112   37
      Number using O6 output only:           2,441
      Number using O5 output only:             213
      Number using O5 and O6:                  721
      Number used as ROM:                        0
    Number used as Memory:                     169 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           105
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 78
    Number used exclusively as route-thrus:    120
      Number with same-slice register load:    101
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,526 out of   2,278   66
  Number of MUXCYs used:                       800 out of   4,556   17
  Number of LUT Flip Flop pairs used:        4,462
    Number with an unused Flip Flop:         1,502 out of   4,462   33
    Number with an unused LUT:                 798 out of   4,462   17
    Number of fully used LUT-FF pairs:       2,162 out of   4,462   48
    Number of unique control sets:             224
    Number of slice register sites lost
      to control set restrictions:             849 out of  18,224    4

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     232   39
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             36

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     248    5
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.76

Peak Memory Usage:  548 MB
Total REAL time to MAP completion:  3 mins 32 secs 
Total CPU time to MAP completion:   3 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,295 out of  18,224   18
    Number used as Flip Flops:               3,288
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      3,664 out of   9,112   40
    Number used as logic:                    3,375 out of   9,112   37
      Number using O6 output only:           2,441
      Number using O5 output only:             213
      Number using O5 and O6:                  721
      Number used as ROM:                        0
    Number used as Memory:                     169 out of   2,176    7
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           105
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 78
    Number used exclusively as route-thrus:    120
      Number with same-slice register load:    101
      Number with same-slice carry load:        19
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,526 out of   2,278   66
  Number of MUXCYs used:                       800 out of   4,556   17
  Number of LUT Flip Flop pairs used:        4,462
    Number with an unused Flip Flop:         1,502 out of   4,462   33
    Number with an unused LUT:                 798 out of   4,462   17
    Number of fully used LUT-FF pairs:       2,162 out of   4,462   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     232   39
    Number of LOCed IOBs:                       91 out of      91  100
    IOB Flip Flops:                             36

Specific Feature Utilization:
  Number of RAMB16BWERs:                        16 out of      32   50
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  13 out of     248    5
    Number used as OLOGIC2s:                    13
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 22 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 23766 unrouted;      REAL time: 24 secs 

Phase  2  : 19576 unrouted;      REAL time: 27 secs 

Phase  3  : 7671 unrouted;      REAL time: 59 secs 

Phase  4  : 7671 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 39 secs 
Total REAL time to Router completion: 1 mins 39 secs 
Total CPU time to Router completion: 1 mins 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_83_3333MHz |  BUFGMUX_X2Y3| No   | 1254 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.045     |  0.895      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  2.393     |  3.792      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.334      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.900ns|     9.100ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.225ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      7.583ns|            0|            0|            0|       355477|
| TS_clock_generator_0_clock_gen|     12.000ns|      9.100ns|          N/A|            0|            0|       355477|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 45 secs 
Total CPU time to PAR completion: 1 mins 46 secs 

Peak Memory Usage:  480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 355477 paths, 0 nets, and 19545 connections

Design statistics:
   Minimum period:   9.100ns (Maximum frequency: 109.890MHz)


Analysis completed Sun Feb 28 16:44:26 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Feb 28 16:44:45 2016

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver tft 3.02.a for instance xps_tft_0
xps_tft_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tft_controller is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tft_controller is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_tft (tft_controller) - ADDRESS specified by PARAMETER C_SPLB_BASEADDR is ignored - C:\Users\qhsam\Desktop\last_time\system.mhs line 288 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x860e0000-0x860e3fff) DIP_Switches_8Bits	mb_plb
  (0x861c0000-0x861c3fff) mdm_0	mb_plb
  (0x86380000-0x86387fff) PS2_Mouse_Keyboard	mb_plb
  (0x86544000-0x86547fff) Push_Buttons_4Bits	mb_plb
  (0x86700000-0x86707fff) xps_timer_0	mb_plb
  (0x868c8000-0x868cbfff) RS232_Uart_1	mb_plb
  (0x86a84000-0x86a87fff) xps_intc_0	mb_plb
  (0x86c44000-0x86c47fff) LEDs_8Bits	mb_plb
  (0x86e00000-0x86e0ffff) tft_controller	mb_plb
  (0x86f08000-0x86f0bfff) Digilent_SevSeg_Disp	mb_plb
  (0x87000000-0x87ffffff) Micron_RAM	mb_plb
Generated Addresses Successfully
Make instance tft_controller port TFT_HSYNC external with net as port name
Instance tft_controller port TFT_HSYNC connector undefined, using tft_controller_TFT_HSYNC
Make instance tft_controller port TFT_VSYNC external with net as port name
Instance tft_controller port TFT_VSYNC connector undefined, using tft_controller_TFT_VSYNC
Make instance tft_controller port TFT_DE external with net as port name
Instance tft_controller port TFT_DE connector undefined, using tft_controller_TFT_DE
Make instance tft_controller port TFT_VGA_CLK external with net as port name
Instance tft_controller port TFT_VGA_CLK connector undefined, using tft_controller_TFT_VGA_CLK
Make instance tft_controller port TFT_VGA_R external with net as port name
Instance tft_controller port TFT_VGA_R connector undefined, using tft_controller_TFT_VGA_R
Make instance tft_controller port TFT_VGA_G external with net as port name
Instance tft_controller port TFT_VGA_G connector undefined, using tft_controller_TFT_VGA_G
Make instance tft_controller port TFT_VGA_B external with net as port name
Instance tft_controller port TFT_VGA_B connector undefined, using tft_controller_TFT_VGA_B
Warning - tft_controller port TFT_VGA_B width [6] does not match net tft_controller_TFT_VGA_B & 0b0000 width [10]
Warning - tft_controller port TFT_VGA_G width [6] does not match net tft_controller_TFT_VGA_G  & 0b000 width [9]
Warning - tft_controller port TFT_VGA_R width [6] does not match net tft_controller_TFT_VGA_R  & 0b000 width [9]
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Warning - tft_controller port TFT_VGA_R width [6] does not match net tft_controller_TFT_VGA_R & 0b000 width [3]
Warning - tft_controller port TFT_VGA_G width [6] does not match net tft_controller_TFT_VGA_G & 0b000 width [3]

Running DRCs...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x860e0000-0x860e3fff) DIP_Switches_8Bits	mb_plb
  (0x861c0000-0x861c3fff) mdm_0	mb_plb
  (0x86380000-0x86387fff) PS2_Mouse_Keyboard	mb_plb
  (0x86544000-0x86547fff) Push_Buttons_4Bits	mb_plb
  (0x86700000-0x86707fff) xps_timer_0	mb_plb
  (0x868c8000-0x868cbfff) RS232_Uart_1	mb_plb
  (0x86a84000-0x86a87fff) xps_intc_0	mb_plb
  (0x86c44000-0x86c47fff) LEDs_8Bits	mb_plb
  (0x86e00000-0x86e0ffff) tft_controller	mb_plb
  (0x86f08000-0x86f0bfff) Digilent_SevSeg_Disp	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_DPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_IPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 11 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data\xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\data\xps_mch_emc_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\data\xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\data\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\data\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data\xps_tft_v2_1_0.mpd line 94 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 288 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: tft_controller_TFT_DE - floating connection - C:\Users\qhsam\Desktop\last_time\_xps_tempmhsfilename.mhs line 299 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Sun Feb 28 17:33:32 2016
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx16' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/qhsam/Desktop/last_time/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x860e0000-0x860e3fff) DIP_Switches_8Bits	mb_plb
  (0x861c0000-0x861c3fff) mdm_0	mb_plb
  (0x86380000-0x86387fff) PS2_Mouse_Keyboard	mb_plb
  (0x86544000-0x86547fff) Push_Buttons_4Bits	mb_plb
  (0x86700000-0x86707fff) xps_timer_0	mb_plb
  (0x868c8000-0x868cbfff) RS232_Uart_1	mb_plb
  (0x86a84000-0x86a87fff) xps_intc_0	mb_plb
  (0x86c44000-0x86c47fff) LEDs_8Bits	mb_plb
  (0x86e00000-0x86e0ffff) tft_controller	mb_plb
  (0x86f08000-0x86f0bfff) Digilent_SevSeg_Disp	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 94 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: tft_controller_TFT_DE - floating
   connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The tft_controller core has constraints automatically generated by XPS in
implementation/tft_controller_wrapper/tft_controller_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\qhsam\Desktop\last_time\system.mhs line
72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\qhsam\Desktop\last_time\system.mhs line
79 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\qhsam\Desktop\last_time\system.mhs line 86 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\qhsam\Desktop\last_time\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 289 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 104 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 257 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 51 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb - C:\Users\qhsam\Desktop\last_time\system.mhs line 65 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\Users\qhsam\Desktop\last_time\system.mhs line 111 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
125 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits - C:\Users\qhsam\Desktop\last_time\system.mhs line 138 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits - C:\Users\qhsam\Desktop\last_time\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ps2_mouse_keyboard - C:\Users\qhsam\Desktop\last_time\system.mhs line
164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:micron_ram - C:\Users\qhsam\Desktop\last_time\system.mhs line 179 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_sevseg_disp - C:\Users\qhsam\Desktop\last_time\system.mhs line
209 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_timer_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 245 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line
257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 277 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:xps_intc_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 302 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:tft_controller - C:\Users\qhsam\Desktop\last_time\system.mhs line 312 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/microblaze_0_wrapper/system_mic
roblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  12 sec
Total CPU time to NGCBUILD completion:   12 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 302 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/xps_intc_0_wrapper/system_xps_i
ntc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  10 sec
Total CPU time to NGCBUILD completion:   10 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_tft_controller_wrapper INSTANCE:tft_controller -
C:\Users\qhsam\Desktop\last_time\system.mhs line 312 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_tft_controller_wrapper.ngc
../system_tft_controller_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/tft_controller_wrapper/system_t
ft_controller_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_tft_controller_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec

Writing NGCBUILD log file "../system_tft_controller_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 736.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sun Feb 28 17:49:45 2016
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/qhsam/Desktop/last_time/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/qhsam/Desktop/last_time/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Users/qhsam/Desktop/last_time/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Users/qhsam/Desktop/last_time/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/qhsam/Desktop/last_time/implementation/system.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dip_switches_8bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_push_buttons_4bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_rs232_uart_1_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_leds_8bits_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ps2_mouse_keyboard_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_micron_ram_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_digilent_sevseg_disp_wra
pper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_timer_0_wrapper.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_intc_0_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_tft_controller_wrapper.n
gc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mem_bus_mux_0_wrapper.ng
c"...
Applying constraints in
"C:/Users/qhsam/Desktop/last_time/implementation/system_tft_controller_wrapper.n
cf" to module "tft_controller"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/tft_controller/tft_controller\/TFT_CTRL_I\/VSYNC_U3\/
   V_p_cnt_tc_rstpot1 TNM = TNM_TFT_CLOCK_tft_controller>: No appropriate
   instances for the TNM constraint were found under block
   "tft_controller/tft_controller/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1"
   (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/tft_controller/tft_controller\/TFT_CTRL_I\/VSYNC_U3\/
   V_p_cnt_tc_rstpot1_SW0 TNM = TNM_TFT_CLOCK_tft_controller>: No appropriate
   instances for the TNM constraint were found under block
   "tft_controller/tft_controller/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0"
   (type=LUT2).

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_tft_controller', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_tft_controller', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_R
   EN_WRACK_REG' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  62

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  30 sec
Total CPU time to NGDBUILD completion:  1 min  28 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 
Total CPU  time at the beginning of Placer: 56 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fb17e17d) REAL time: 1 mins 5 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 101 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:fb17e17d) REAL time: 1 mins 8 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:fc0751fd) REAL time: 1 mins 8 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:dc4d9aeb) REAL time: 1 mins 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:dc4d9aeb) REAL time: 1 mins 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:dc4d9aeb) REAL time: 1 mins 29 secs 

Phase 7.3  Local Placement Optimization

Phase 7.3  Local Placement Optimization (Checksum:6dae354) REAL time: 1 mins 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6dae354) REAL time: 1 mins 30 secs 

Phase 9.8  Global Placement
.........................
..............................................................................
.....................................................................................................................
.......................................................................................................
.......................................
Phase 9.8  Global Placement (Checksum:a71a7865) REAL time: 3 mins 44 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a71a7865) REAL time: 3 mins 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8eed0272) REAL time: 4 mins 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8eed0272) REAL time: 4 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7745e273) REAL time: 4 mins 13 secs 

Total REAL time to Placer completion: 4 mins 14 secs 
Total CPU  time to Placer completion: 4 mins 4 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   68
Slice Logic Utilization:
  Number of Slice Registers:                 3,976 out of  18,224   21
    Number used as Flip Flops:               3,969
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,159 out of   9,112   45
    Number used as logic:                    3,864 out of   9,112   42
      Number using O6 output only:           2,750
      Number using O5 output only:             249
      Number using O5 and O6:                  865
      Number used as ROM:                        0
    Number used as Memory:                     176 out of   2,176    8
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           112
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     95
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,761 out of   2,278   77
  Number of MUXCYs used:                       920 out of   4,556   20
  Number of LUT Flip Flop pairs used:        5,210
    Number with an unused Flip Flop:         1,602 out of   5,210   30
    Number with an unused LUT:               1,051 out of   5,210   20
    Number of fully used LUT-FF pairs:       2,557 out of   5,210   49
    Number of unique control sets:             282
    Number of slice register sites lost
      to control set restrictions:           1,098 out of  18,224    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     232   43
    Number of LOCed IOBs:                      101 out of     102   99
    IOB Flip Flops:                             46

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  23 out of     248    9
    Number used as OLOGIC2s:                    23
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  593 MB
Total REAL time to MAP completion:  4 mins 29 secs 
Total CPU time to MAP completion:   4 mins 19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,976 out of  18,224   21
    Number used as Flip Flops:               3,969
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,159 out of   9,112   45
    Number used as logic:                    3,864 out of   9,112   42
      Number using O6 output only:           2,750
      Number using O5 output only:             249
      Number using O5 and O6:                  865
      Number used as ROM:                        0
    Number used as Memory:                     176 out of   2,176    8
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           112
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    119
      Number with same-slice register load:     95
      Number with same-slice carry load:        24
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,761 out of   2,278   77
  Number of MUXCYs used:                       920 out of   4,556   20
  Number of LUT Flip Flop pairs used:        5,210
    Number with an unused Flip Flop:         1,602 out of   5,210   30
    Number with an unused LUT:               1,051 out of   5,210   20
    Number of fully used LUT-FF pairs:       2,557 out of   5,210   49
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     232   43
    Number of LOCed IOBs:                      101 out of     102   99
    IOB Flip Flops:                             46

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  23 out of     248    9
    Number used as OLOGIC2s:                    23
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27285 unrouted;      REAL time: 28 secs 

Phase  2  : 22586 unrouted;      REAL time: 31 secs 

Phase  3  : 9195 unrouted;      REAL time: 1 mins 10 secs 

Phase  4  : 9195 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Total REAL time to Router completion: 1 mins 58 secs 
Total CPU time to Router completion: 1 mins 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_83_3333MHz | BUFGMUX_X3Y13| No   | 1475 |  0.544     |  1.391      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz |  BUFGMUX_X2Y3| No   |   44 |  0.508     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y2| No   |   60 |  0.047     |  0.898      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.976     |  3.433      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.658      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.505ns|     9.495ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.236ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.623ns|    13.770ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.396ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_tft_controller_path" T | SETUP       |         N/A|     2.170ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_tft_controller_path" TI | N/A         |         N/A|         N/A|     N/A|         N/A
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_tft_controller_pa | SETUP       |         N/A|     2.075ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      7.912ns|            0|            0|            0|       370483|
| TS_clock_generator_0_clock_gen|     12.000ns|      9.495ns|          N/A|            0|            0|       369546|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     13.770ns|          N/A|            0|            0|          937|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 6 secs 
Total CPU time to PAR completion: 2 mins 5 secs 

Peak Memory Usage:  489 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path"
   TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 370487 paths, 0 nets, and 22790 connections

Design statistics:
   Minimum period:  13.770ns (Maximum frequency:  72.622MHz)


Analysis completed Sun Feb 28 17:58:48 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Feb 28 17:59:08 2016

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Sun Feb 28 20:36:06 2016
 make -f system.make init_bram started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx16' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/qhsam/Desktop/last_time/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x860e0000-0x860e3fff) DIP_Switches_8Bits	mb_plb
  (0x861c0000-0x861c3fff) mdm_0	mb_plb
  (0x86380000-0x86387fff) PS2_Mouse_Keyboard	mb_plb
  (0x86544000-0x86547fff) Push_Buttons_4Bits	mb_plb
  (0x86700000-0x86707fff) xps_timer_0	mb_plb
  (0x868c8000-0x868cbfff) RS232_Uart_1	mb_plb
  (0x86a84000-0x86a87fff) xps_intc_0	mb_plb
  (0x86c44000-0x86c47fff) LEDs_8Bits	mb_plb
  (0x86e00000-0x86e0ffff) tft_controller	mb_plb
  (0x86f08000-0x86f0bfff) Digilent_SevSeg_Disp	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 94 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\last_time\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection -
   C:\Users\qhsam\Desktop\last_time\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The tft_controller core has constraints automatically generated by XPS in
implementation/tft_controller_wrapper/tft_controller_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - C:\Users\qhsam\Desktop\last_time\system.mhs
line 65 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\Users\qhsam\Desktop\last_time\system.mhs line
72 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\Users\qhsam\Desktop\last_time\system.mhs line
79 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Users\qhsam\Desktop\last_time\system.mhs line 86 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Users\qhsam\Desktop\last_time\system.mhs line 95 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 104 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 111 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bits -
C:\Users\qhsam\Desktop\last_time\system.mhs line 125 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bits -
C:\Users\qhsam\Desktop\last_time\system.mhs line 138 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_4bits -
C:\Users\qhsam\Desktop\last_time\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:ps2_mouse_keyboard -
C:\Users\qhsam\Desktop\last_time\system.mhs line 164 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:micron_ram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:ssg_decoder INSTANCE:digilent_sevseg_disp -
C:\Users\qhsam\Desktop\last_time\system.mhs line 209 - Copying cache
implementation netlist
IPNAME:mem_bus_mux INSTANCE:mem_bus_mux_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 245 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line 277
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 289 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 302 - Copying cache
implementation netlist
IPNAME:xps_tft INSTANCE:tft_controller -
C:\Users\qhsam\Desktop\last_time\system.mhs line 312 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Users\qhsam\Desktop\last_time\system.mhs line 104 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 257 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - C:\Users\qhsam\Desktop\last_time\system.mhs line
257 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\qhsam\Desktop\last_time\system.mhs line 257 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/qhsam/Desktop/last_time/implementation/clock_generator_0_wrapper/syste
m_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  16 sec
Total CPU time to NGCBUILD completion:   15 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 98.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File: C:/Users/qhsam/Desktop/last_time/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/qhsam/Desktop/last_time/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/Users/qhsam/Desktop/last_time/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/Users/qhsam/Desktop/last_time/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/qhsam/Desktop/last_time/implementation/system.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dip_switches_8bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_push_buttons_4bits_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_rs232_uart_1_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_clock_generator_0_wrappe
r.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_proc_sys_reset_0_wrapper
.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_dlmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ilmb_cntlr_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_leds_8bits_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_ps2_mouse_keyboard_wrapp
er.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_micron_ram_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_digilent_sevseg_disp_wra
pper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_timer_0_wrapper.ngc"
...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_xps_intc_0_wrapper.ngc".
..
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_tft_controller_wrapper.n
gc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module
"C:/Users/qhsam/Desktop/last_time/implementation/system_mem_bus_mux_0_wrapper.ng
c"...
Applying constraints in
"C:/Users/qhsam/Desktop/last_time/implementation/system_tft_controller_wrapper.n
cf" to module "tft_controller"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/tft_controller/tft_controller\/TFT_CTRL_I\/VSYNC_U3\/
   V_p_cnt_tc_rstpot1 TNM = TNM_TFT_CLOCK_tft_controller>: No appropriate
   instances for the TNM constraint were found under block
   "tft_controller/tft_controller/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1"
   (type=LUT6).

WARNING:ConstraintSystem:134 - Constraint <INST
   /system/EXPANDED/system/tft_controller/tft_controller\/TFT_CTRL_I\/VSYNC_U3\/
   V_p_cnt_tc_rstpot1_SW0 TNM = TNM_TFT_CLOCK_tft_controller>: No appropriate
   instances for the TNM constraint were found under block
   "tft_controller/tft_controller/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_rstpot1_SW0"
   (type=LUT2).

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_tft_controller', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_tft_controller', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.25 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND
   _RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SI
   ZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_
   SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDS
   UB_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_S
   LAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSU
   B_GEN[6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].AD
   DRESS_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_
   CNT_GEN.RDDATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE
   _GEN[1].AALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Micron_RAM/Micron_RAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[
   6].READ_COMPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'tft_controller/tft_controller/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_R
   EN_WRACK_REG' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  62

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  34 sec
Total CPU time to NGDBUILD completion:  2 min  14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:23 - Short on signal fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
   detected.
WARNING:MapLib:701 - Signal fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin connected to
   top level port fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_1" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_2" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_3" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_4" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_5" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_6" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_7" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_8" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_9" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_10" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_11" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_12" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_13" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_14" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
WARNING:Pack:2780 - The register
   "Micron_RAM/Micron_RAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_15" has the
   property IOB=TRUE, but it did not join an IO component because it is not
   connected to any IO element.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 19 secs 
Total CPU  time at the beginning of Placer: 1 mins 13 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a7ddf8ff) REAL time: 1 mins 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a7ddf8ff) REAL time: 1 mins 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:db5135ff) REAL time: 1 mins 27 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4a5faf4d) REAL time: 1 mins 53 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4a5faf4d) REAL time: 1 mins 53 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4a5faf4d) REAL time: 1 mins 53 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4a5faf4d) REAL time: 1 mins 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4a5faf4d) REAL time: 1 mins 54 secs 

Phase 9.8  Global Placement
..........................
..................................................................................
.......................................................................................................
....................................................................................................................
.........................................................................................
Phase 9.8  Global Placement (Checksum:958ab3de) REAL time: 4 mins 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:958ab3de) REAL time: 4 mins 55 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:98894cd) REAL time: 5 mins 29 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:98894cd) REAL time: 5 mins 30 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:db2feefe) REAL time: 5 mins 31 secs 

Total REAL time to Placer completion: 5 mins 32 secs 
Total CPU  time to Placer completion: 5 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   68
Slice Logic Utilization:
  Number of Slice Registers:                 3,976 out of  18,224   21
    Number used as Flip Flops:               3,969
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,141 out of   9,112   45
    Number used as logic:                    3,864 out of   9,112   42
      Number using O6 output only:           2,751
      Number using O5 output only:             249
      Number using O5 and O6:                  864
      Number used as ROM:                        0
    Number used as Memory:                     176 out of   2,176    8
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           112
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    101
      Number with same-slice register load:     76
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,765 out of   2,278   77
  Number of MUXCYs used:                       920 out of   4,556   20
  Number of LUT Flip Flop pairs used:        5,229
    Number with an unused Flip Flop:         1,596 out of   5,229   30
    Number with an unused LUT:               1,088 out of   5,229   20
    Number of fully used LUT-FF pairs:       2,545 out of   5,229   48
    Number of unique control sets:             282
    Number of slice register sites lost
      to control set restrictions:           1,098 out of  18,224    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     232   43
    Number of LOCed IOBs:                      101 out of     101  100
    IOB Flip Flops:                             46

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  23 out of     248    9
    Number used as OLOGIC2s:                    23
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  584 MB
Total REAL time to MAP completion:  5 mins 51 secs 
Total CPU time to MAP completion:   5 mins 36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,976 out of  18,224   21
    Number used as Flip Flops:               3,969
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      4,141 out of   9,112   45
    Number used as logic:                    3,864 out of   9,112   42
      Number using O6 output only:           2,751
      Number using O5 output only:             249
      Number using O5 and O6:                  864
      Number used as ROM:                        0
    Number used as Memory:                     176 out of   2,176    8
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           112
        Number using O6 output only:            26
        Number using O5 output only:             1
        Number using O5 and O6:                 85
    Number used exclusively as route-thrus:    101
      Number with same-slice register load:     76
      Number with same-slice carry load:        25
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,765 out of   2,278   77
  Number of MUXCYs used:                       920 out of   4,556   20
  Number of LUT Flip Flop pairs used:        5,229
    Number with an unused Flip Flop:         1,596 out of   5,229   30
    Number with an unused LUT:               1,088 out of   5,229   20
    Number of fully used LUT-FF pairs:       2,545 out of   5,229   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       101 out of     232   43
    Number of LOCed IOBs:                      101 out of     101  100
    IOB Flip Flops:                             46

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                  21 out of     248    8
    Number used as ILOGIC2s:                    21
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  23 out of     248    9
    Number used as OLOGIC2s:                    23
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            3 out of      32    9
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 37 secs 
Finished initial Timing Analysis.  REAL time: 38 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 27277 unrouted;      REAL time: 39 secs 

Phase  2  : 22582 unrouted;      REAL time: 44 secs 

Phase  3  : 9017 unrouted;      REAL time: 1 mins 34 secs 

Phase  4  : 9017 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 30 secs 
Total REAL time to Router completion: 2 mins 30 secs 
Total CPU time to Router completion: 2 mins 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_83_3333MHz | BUFGMUX_X3Y13| No   | 1476 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz |  BUFGMUX_X2Y3| No   |   44 |  0.504     |  1.369      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |  BUFGMUX_X2Y2| No   |   61 |  0.048     |  0.897      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   21 |  1.668     |  2.935      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.554      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.093ns|    19.070ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.376ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.2 |             |            |            |        |            
  5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.672ns|     9.328ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.254ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_tft_controller_path" T | SETUP       |         N/A|     1.513ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_tft_controller_path" TI | N/A         |         N/A|         N/A|     N/A|         N/A
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_tft_controller_pa | SETUP       |         N/A|     2.154ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      7.773ns|            0|            0|            0|       370483|
| TS_clock_generator_0_clock_gen|     12.000ns|      9.328ns|          N/A|            0|            0|       369546|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     19.070ns|          N/A|            0|            0|          937|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 45 secs 
Total CPU time to PAR completion: 2 mins 32 secs 

Peak Memory Usage:  477 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH "TS_MPLB2TFT_tft_controller_path"
   TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 370487 paths, 0 nets, and 22790 connections

Design statistics:
   Minimum period:  19.070ns (Maximum frequency:  52.438MHz)


Analysis completed Sun Feb 28 20:52:10 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 32 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.7 - Bitgen P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\;C:\Xilinx\14.7\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Sun Feb 28 20:52:35 2016

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_MEM_OEN_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   fpga_0_mem_bus_mux_0_RAM_CEN_O_pin_PULLUP is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<0>_PULLDOWN is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   fpga_0_mem_bus_mux_0_RAM_BEN_O_pin<1>_PULLDOWN is set but the tri state is
   not configured. 
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Xilinx/14.7/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc6slx16csg324-3 system.mhs -lp C:/Xilinx/Nexys3_BSB_Support_v_2_8/Nexys3_PLB_BSB_Support/lib/  -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

INFO:WebTalk:4 -
C:/Users/qhsam/Desktop/last_time/implementation/usage_statistics_webtalk.html
WebTalk report has been successfully sent to Xilinx.  For additional details
about this file, please refer to the WebTalk log file at
C:/Users/qhsam/Desktop/last_time/implementation/webtalk.log

WebTalk is complete.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x860e0000-0x860e3fff) DIP_Switches_8Bits	mb_plb
  (0x861c0000-0x861c3fff) mdm_0	mb_plb
  (0x86380000-0x86387fff) PS2_Mouse_Keyboard	mb_plb
  (0x86544000-0x86547fff) Push_Buttons_4Bits	mb_plb
  (0x86700000-0x86707fff) xps_timer_0	mb_plb
  (0x868c8000-0x868cbfff) RS232_Uart_1	mb_plb
  (0x86a84000-0x86a87fff) xps_intc_0	mb_plb
  (0x86c44000-0x86c47fff) LEDs_8Bits	mb_plb
  (0x86e00000-0x86e0ffff) tft_controller	mb_plb
  (0x86f08000-0x86f0bfff) Digilent_SevSeg_Disp	mb_plb
  (0x90000000-0x90ffffff) Micron_RAM	mb_plb
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bits - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_4Bits - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_ps2, INSTANCE:PS2_Mouse_Keyboard - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ps2_v1_01_b\data
   \xps_ps2_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:Micron_RAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: ssg_decoder, INSTANCE:Digilent_SevSeg_Disp - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\Nexys3_BSB_Support_v_2_8\Nexys3_PLB_BSB_Support\lib\Digilent\pcores
   \ssg_decoder_v1_00_a\data\ssg_decoder_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:tft_controller - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_tft_v2_01_a\data
   \xps_tft_v2_1_0.mpd line 94 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc6slx16csg324-3 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\last_time\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Mar 04 13:00:35 2016
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\lab2\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection -
   C:\Users\qhsam\Desktop\lab2\system.mhs line 325 

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_ps2;v=v1_01_b;d=xps_ps2.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_mch_emc;v=v3_01_a;d=xps_mch_em
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_tft;v=v2_01_a;d=xps_tft.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Mar 04 13:01:32 2016
 xsdk.exe -hwspec C:\Users\qhsam\Desktop\lab2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Generated Block Diagram.
Rasterizing system.jpg .....
SVG Rasterization successful

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\lab2\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection - C:\Users\qhsam\Desktop\lab2\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
C:\Users\qhsam\Desktop\lab2\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
C:\Users\qhsam\Desktop\lab2\synthesis\mb_plb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mb_plb
C:\Users\qhsam\Desktop\lab2\synthesis\ilmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb
C:\Users\qhsam\Desktop\lab2\synthesis\dlmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb
C:\Users\qhsam\Desktop\lab2\synthesis\dlmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb_cntlr
C:\Users\qhsam\Desktop\lab2\synthesis\ilmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb_cntlr
C:\Users\qhsam\Desktop\lab2\synthesis\lmb_bram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_bram
C:\Users\qhsam\Desktop\lab2\synthesis\rs232_uart_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
C:\Users\qhsam\Desktop\lab2\synthesis\dip_switches_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for DIP_Switches_8Bits
C:\Users\qhsam\Desktop\lab2\synthesis\leds_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for LEDs_8Bits
C:\Users\qhsam\Desktop\lab2\synthesis\push_buttons_4bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Push_Buttons_4Bits
C:\Users\qhsam\Desktop\lab2\synthesis\ps2_mouse_keyboard_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for PS2_Mouse_Keyboard
C:\Users\qhsam\Desktop\lab2\synthesis\micron_ram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Micron_RAM
C:\Users\qhsam\Desktop\lab2\synthesis\digilent_sevseg_disp_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Digilent_SevSeg_Disp
C:\Users\qhsam\Desktop\lab2\synthesis\mem_bus_mux_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mem_bus_mux_0
C:\Users\qhsam\Desktop\lab2\synthesis\xps_timer_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_timer_0
C:\Users\qhsam\Desktop\lab2\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
C:\Users\qhsam\Desktop\lab2\synthesis\mdm_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdm_0
C:\Users\qhsam\Desktop\lab2\synthesis\proc_sys_reset_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for proc_sys_reset_0
C:\Users\qhsam\Desktop\lab2\synthesis\xps_intc_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_intc_0
C:\Users\qhsam\Desktop\lab2\synthesis\tft_controller_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for tft_controller
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\lab2\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection - C:\Users\qhsam\Desktop\lab2\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
C:\Users\qhsam\Desktop\lab2\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
C:\Users\qhsam\Desktop\lab2\synthesis\mb_plb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mb_plb
C:\Users\qhsam\Desktop\lab2\synthesis\ilmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb
C:\Users\qhsam\Desktop\lab2\synthesis\dlmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb
C:\Users\qhsam\Desktop\lab2\synthesis\dlmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb_cntlr
C:\Users\qhsam\Desktop\lab2\synthesis\ilmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb_cntlr
C:\Users\qhsam\Desktop\lab2\synthesis\lmb_bram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_bram
C:\Users\qhsam\Desktop\lab2\synthesis\rs232_uart_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
C:\Users\qhsam\Desktop\lab2\synthesis\dip_switches_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for DIP_Switches_8Bits
C:\Users\qhsam\Desktop\lab2\synthesis\leds_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for LEDs_8Bits
C:\Users\qhsam\Desktop\lab2\synthesis\push_buttons_4bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Push_Buttons_4Bits
C:\Users\qhsam\Desktop\lab2\synthesis\ps2_mouse_keyboard_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for PS2_Mouse_Keyboard
C:\Users\qhsam\Desktop\lab2\synthesis\micron_ram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Micron_RAM
C:\Users\qhsam\Desktop\lab2\synthesis\digilent_sevseg_disp_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Digilent_SevSeg_Disp
C:\Users\qhsam\Desktop\lab2\synthesis\mem_bus_mux_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mem_bus_mux_0
C:\Users\qhsam\Desktop\lab2\synthesis\xps_timer_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_timer_0
C:\Users\qhsam\Desktop\lab2\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
C:\Users\qhsam\Desktop\lab2\synthesis\mdm_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdm_0
C:\Users\qhsam\Desktop\lab2\synthesis\proc_sys_reset_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for proc_sys_reset_0
C:\Users\qhsam\Desktop\lab2\synthesis\xps_intc_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_intc_0
C:\Users\qhsam\Desktop\lab2\synthesis\tft_controller_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for tft_controller
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Apr 11 18:15:32 2016
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Apr 11 18:15:33 2016
 xsdk.exe -hwspec C:\Users\qhsam\Desktop\lab2\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\lab2\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Apr 22 20:24:28 2016
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection -
   C:\Users\qhsam\Desktop\scoreboard\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 90 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_uartlite;v=v1_02_a;d=xps_uartl
   ite.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_gpio;v=v2_00_a;d=xps_gpio.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_ps2;v=v1_01_b;d=xps_ps2.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_mch_emc;v=v3_01_a;d=xps_mch_em
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_timer;v=v1_02_a;d=xps_timer.pd
   f
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_intc;v=v2_01_a;d=xps_intc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=xps_tft;v=v2_01_a;d=xps_tft.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Apr 22 20:25:31 2016
 xsdk.exe -hwspec C:\Users\qhsam\Desktop\scoreboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Apr 25 04:46:54 2016
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Apr 25 04:46:54 2016
 xsdk.exe -hwspec C:\Users\qhsam\Desktop\scoreboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
C:\Users\qhsam\Desktop\scoreboard\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mb_plb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mb_plb
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\lmb_bram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_bram
C:\Users\qhsam\Desktop\scoreboard\synthesis\rs232_uart_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
C:\Users\qhsam\Desktop\scoreboard\synthesis\dip_switches_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for DIP_Switches_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\leds_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for LEDs_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\push_buttons_4bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Push_Buttons_4Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\ps2_mouse_keyboard_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for PS2_Mouse_Keyboard
C:\Users\qhsam\Desktop\scoreboard\synthesis\micron_ram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Micron_RAM
C:\Users\qhsam\Desktop\scoreboard\synthesis\digilent_sevseg_disp_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Digilent_SevSeg_Disp
C:\Users\qhsam\Desktop\scoreboard\synthesis\mem_bus_mux_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mem_bus_mux_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_timer_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_timer_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mdm_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdm_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\proc_sys_reset_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for proc_sys_reset_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_intc_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_intc_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\tft_controller_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for tft_controller
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
C:\Users\qhsam\Desktop\scoreboard\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mb_plb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mb_plb
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\lmb_bram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_bram
C:\Users\qhsam\Desktop\scoreboard\synthesis\rs232_uart_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
C:\Users\qhsam\Desktop\scoreboard\synthesis\dip_switches_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for DIP_Switches_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\leds_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for LEDs_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\push_buttons_4bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Push_Buttons_4Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\ps2_mouse_keyboard_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for PS2_Mouse_Keyboard
C:\Users\qhsam\Desktop\scoreboard\synthesis\micron_ram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Micron_RAM
C:\Users\qhsam\Desktop\scoreboard\synthesis\digilent_sevseg_disp_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Digilent_SevSeg_Disp
C:\Users\qhsam\Desktop\scoreboard\synthesis\mem_bus_mux_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mem_bus_mux_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_timer_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_timer_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mdm_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdm_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\proc_sys_reset_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for proc_sys_reset_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_intc_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_intc_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\tft_controller_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for tft_controller
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Apr 27 09:17:43 2016
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Apr 27 09:17:43 2016
 xsdk.exe -hwspec C:\Users\qhsam\Desktop\scoreboard\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 299 
WARNING:EDK:4181 - PORT: TFT_DE, CONNECTOR: net_vcc - floating connection - C:\Users\qhsam\Desktop\scoreboard\system.mhs line 325 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\data\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111100 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\data\xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
C:\Users\qhsam\Desktop\scoreboard\synthesis\microblaze_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for microblaze_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mb_plb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mb_plb
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb
C:\Users\qhsam\Desktop\scoreboard\synthesis\dlmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for dlmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\ilmb_cntlr_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for ilmb_cntlr
C:\Users\qhsam\Desktop\scoreboard\synthesis\lmb_bram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for lmb_bram
C:\Users\qhsam\Desktop\scoreboard\synthesis\rs232_uart_1_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for RS232_Uart_1
C:\Users\qhsam\Desktop\scoreboard\synthesis\dip_switches_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for DIP_Switches_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\leds_8bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for LEDs_8Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\push_buttons_4bits_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Push_Buttons_4Bits
C:\Users\qhsam\Desktop\scoreboard\synthesis\ps2_mouse_keyboard_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for PS2_Mouse_Keyboard
C:\Users\qhsam\Desktop\scoreboard\synthesis\micron_ram_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Micron_RAM
C:\Users\qhsam\Desktop\scoreboard\synthesis\digilent_sevseg_disp_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for Digilent_SevSeg_Disp
C:\Users\qhsam\Desktop\scoreboard\synthesis\mem_bus_mux_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mem_bus_mux_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_timer_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_timer_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\clock_generator_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for clock_generator_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\mdm_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for mdm_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\proc_sys_reset_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for proc_sys_reset_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\xps_intc_0_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for xps_intc_0
C:\Users\qhsam\Desktop\scoreboard\synthesis\tft_controller_wrapper_xst.srp not found
WARNING:EDK:1027 - Device utilization and timing not added for tft_controller
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing PS2_Mouse_Keyboard.jpg.....
Rasterizing Micron_RAM.jpg.....
Rasterizing Digilent_SevSeg_Disp.jpg.....
Rasterizing mem_bus_mux_0.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tft_controller.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.filters
Done writing Tab View settings to:
	C:\Users\qhsam\Desktop\scoreboard\etc\system.gui
