#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 12:40:16 2020
# Process ID: 14280
# Current directory: D:/FPGA project/MyDemo/My_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10928 D:\FPGA project\MyDemo\My_Demo\My_Demo.xpr
# Log file: D:/FPGA project/MyDemo/My_Demo/vivado.log
# Journal file: D:/FPGA project/MyDemo/My_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA project/MyDemo/My_Demo/My_Demo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 714.352 ; gain = 129.688
launch_runs synth_1 -jobs 8
[Fri Jul 31 12:43:35 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Jul 31 12:44:29 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_4/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1506.508 ; gain = 0.137
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1506.508 ; gain = 0.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1506.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1605.992 ; gain = 462.332
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jul 31 12:48:50 2020] Launched impl_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1435] Device xc7s15 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/impl_1/My_Demo.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
ERROR: [Labtools 27-2312] Device xc7s15_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210251A08870
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 13:41:48 2020...
