Protel Design System Design Rule Check
PCB File : C:\Users\Alejandro\OneDrive - UTN.BA\UTN_2023_English\IDCI\Ale 2023 - Proyecto\Repo\IDCI-2023\Proyecto\PCB_MPPT.PcbDoc
Date     : 13/05/2023
Time     : 19:53:30

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Multilayer Pads with 0 size Hole found
   Pad ASM4-0(143.8mm,3.5mm) on Multi-Layer
   Pad ASM2-0(3.8mm,3.5mm) on Multi-Layer
   Pad ASM3-0(3.8mm,123.5mm) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=0.203mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.279mm) (Max=7.62mm) (Preferred=5.08mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-1(43.81mm,30.825mm) on Top Layer And Pad U2-2(43.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(39.25mm,30.825mm) on Top Layer And Pad U2-11(38.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-10(39.25mm,30.825mm) on Top Layer And Pad U2-9(39.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-11(38.75mm,30.825mm) on Top Layer And Pad U2-12(38.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-12(38.25mm,30.825mm) on Top Layer And Pad U2-13(37.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-13(37.75mm,30.825mm) on Top Layer And Pad U2-14(37.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-14(37.25mm,30.825mm) on Top Layer And Pad U2-15(36.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-15(36.75mm,30.825mm) on Top Layer And Pad U2-16(36.19mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-17(34.175mm,28.81mm) on Top Layer And Pad U2-18(34.175mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-18(34.175mm,28.25mm) on Top Layer And Pad U2-19(34.175mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-19(34.175mm,27.75mm) on Top Layer And Pad U2-20(34.175mm,27.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-2(43.25mm,30.825mm) on Top Layer And Pad U2-3(42.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-20(34.175mm,27.25mm) on Top Layer And Pad U2-21(34.175mm,26.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-21(34.175mm,26.75mm) on Top Layer And Pad U2-22(34.175mm,26.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-22(34.175mm,26.25mm) on Top Layer And Pad U2-23(34.175mm,25.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-23(34.175mm,25.75mm) on Top Layer And Pad U2-24(34.175mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-24(34.175mm,25.25mm) on Top Layer And Pad U2-25(34.175mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-25(34.175mm,24.75mm) on Top Layer And Pad U2-26(34.175mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-26(34.175mm,24.25mm) on Top Layer And Pad U2-27(34.175mm,23.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-27(34.175mm,23.75mm) on Top Layer And Pad U2-28(34.175mm,23.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-28(34.175mm,23.25mm) on Top Layer And Pad U2-29(34.175mm,22.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-29(34.175mm,22.75mm) on Top Layer And Pad U2-30(34.175mm,22.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-3(42.75mm,30.825mm) on Top Layer And Pad U2-4(42.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-30(34.175mm,22.25mm) on Top Layer And Pad U2-31(34.175mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-31(34.175mm,21.75mm) on Top Layer And Pad U2-32(34.175mm,21.19mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-33(36.19mm,19.175mm) on Top Layer And Pad U2-34(36.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-34(36.75mm,19.175mm) on Top Layer And Pad U2-35(37.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-35(37.25mm,19.175mm) on Top Layer And Pad U2-36(37.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-36(37.75mm,19.175mm) on Top Layer And Pad U2-37(38.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-37(38.25mm,19.175mm) on Top Layer And Pad U2-38(38.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-38(38.75mm,19.175mm) on Top Layer And Pad U2-39(39.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-39(39.25mm,19.175mm) on Top Layer And Pad U2-40(39.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-4(42.25mm,30.825mm) on Top Layer And Pad U2-5(41.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-40(39.75mm,19.175mm) on Top Layer And Pad U2-41(40.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-41(40.25mm,19.175mm) on Top Layer And Pad U2-42(40.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-42(40.75mm,19.175mm) on Top Layer And Pad U2-43(41.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-43(41.25mm,19.175mm) on Top Layer And Pad U2-44(41.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-44(41.75mm,19.175mm) on Top Layer And Pad U2-45(42.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-45(42.25mm,19.175mm) on Top Layer And Pad U2-46(42.75mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-46(42.75mm,19.175mm) on Top Layer And Pad U2-47(43.25mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-47(43.25mm,19.175mm) on Top Layer And Pad U2-48(43.81mm,19.175mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-49(45.825mm,21.19mm) on Top Layer And Pad U2-50(45.825mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-5(41.75mm,30.825mm) on Top Layer And Pad U2-6(41.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-50(45.825mm,21.75mm) on Top Layer And Pad U2-51(45.825mm,22.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-51(45.825mm,22.25mm) on Top Layer And Pad U2-52(45.825mm,22.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-52(45.825mm,22.75mm) on Top Layer And Pad U2-53(45.825mm,23.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-54(45.825mm,23.75mm) on Top Layer And Pad U2-55(45.825mm,24.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-55(45.825mm,24.25mm) on Top Layer And Pad U2-56(45.825mm,24.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-56(45.825mm,24.75mm) on Top Layer And Pad U2-57(45.825mm,25.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-57(45.825mm,25.25mm) on Top Layer And Pad U2-58(45.825mm,25.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-58(45.825mm,25.75mm) on Top Layer And Pad U2-59(45.825mm,26.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-59(45.825mm,26.25mm) on Top Layer And Pad U2-60(45.825mm,26.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-6(41.25mm,30.825mm) on Top Layer And Pad U2-7(40.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-62(45.825mm,27.75mm) on Top Layer And Pad U2-63(45.825mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-63(45.825mm,28.25mm) on Top Layer And Pad U2-64(45.825mm,28.81mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-7(40.75mm,30.825mm) on Top Layer And Pad U2-8(40.25mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U2-8(40.25mm,30.825mm) on Top Layer And Pad U2-9(39.75mm,30.825mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
Rule Violations :57

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (101.725mm,58.925mm) on Top Overlay And Pad DZ3-2(101.7mm,60mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (121.725mm,68.925mm) on Top Overlay And Pad D4-2(121.7mm,70mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Arc (44.475mm,30.825mm) on Top Overlay And Pad U2-1(43.81mm,30.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (51.725mm,38.925mm) on Top Overlay And Pad DZ1-2(51.7mm,40mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 12v-1(140mm,60mm) on Multi-Layer And Track (138.603mm,58.603mm)(138.603mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 12v-1(140mm,60mm) on Multi-Layer And Track (138.603mm,58.603mm)(141.397mm,58.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 12v-1(140mm,60mm) on Multi-Layer And Track (138.603mm,61.397mm)(141.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 12v-1(140mm,60mm) on Multi-Layer And Track (141.397mm,58.603mm)(141.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 3.3v-1(130mm,85mm) on Multi-Layer And Track (128.603mm,83.603mm)(128.603mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 3.3v-1(130mm,85mm) on Multi-Layer And Track (128.603mm,83.603mm)(131.397mm,83.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 3.3v-1(130mm,85mm) on Multi-Layer And Track (128.603mm,86.397mm)(131.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad 3.3v-1(130mm,85mm) on Multi-Layer And Track (131.397mm,83.603mm)(131.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC I BUCK 2-1(130mm,60mm) on Multi-Layer And Track (128.603mm,58.603mm)(128.603mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC I BUCK 2-1(130mm,60mm) on Multi-Layer And Track (128.603mm,58.603mm)(131.397mm,58.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC I BUCK 2-1(130mm,60mm) on Multi-Layer And Track (128.603mm,61.397mm)(131.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC I BUCK 2-1(130mm,60mm) on Multi-Layer And Track (131.397mm,58.603mm)(131.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC Icc-1(5mm,60mm) on Multi-Layer And Track (3.603mm,58.603mm)(3.603mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC Icc-1(5mm,60mm) on Multi-Layer And Track (3.603mm,58.603mm)(6.397mm,58.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC Icc-1(5mm,60mm) on Multi-Layer And Track (3.603mm,61.397mm)(6.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC Icc-1(5mm,60mm) on Multi-Layer And Track (6.397mm,58.603mm)(6.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC V BUCK 2-1(5mm,10mm) on Multi-Layer And Track (3.603mm,11.397mm)(6.397mm,11.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC V BUCK 2-1(5mm,10mm) on Multi-Layer And Track (3.603mm,8.603mm)(3.603mm,11.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC V BUCK 2-1(5mm,10mm) on Multi-Layer And Track (3.603mm,8.603mm)(6.397mm,8.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC V BUCK 2-1(5mm,10mm) on Multi-Layer And Track (6.397mm,8.603mm)(6.397mm,11.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VCC-1(5mm,30mm) on Multi-Layer And Track (3.603mm,28.603mm)(3.603mm,31.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VCC-1(5mm,30mm) on Multi-Layer And Track (3.603mm,28.603mm)(6.397mm,28.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VCC-1(5mm,30mm) on Multi-Layer And Track (3.603mm,31.397mm)(6.397mm,31.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VCC-1(5mm,30mm) on Multi-Layer And Track (6.397mm,28.603mm)(6.397mm,31.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VO-1(60mm,70mm) on Multi-Layer And Track (58.603mm,68.603mm)(58.603mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VO-1(60mm,70mm) on Multi-Layer And Track (58.603mm,68.603mm)(61.397mm,68.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VO-1(60mm,70mm) on Multi-Layer And Track (58.603mm,71.397mm)(61.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad ADC VO-1(60mm,70mm) on Multi-Layer And Track (61.397mm,68.603mm)(61.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C0-1(10mm,113.375mm) on Top Layer And Track (11.475mm,114.25mm)(12.712mm,114.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C0-1(10mm,113.375mm) on Top Layer And Track (7.287mm,114.25mm)(8.525mm,114.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C0-2(10mm,106.625mm) on Top Layer And Track (11.475mm,105.75mm)(14.25mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C0-2(10mm,106.625mm) on Top Layer And Track (5.75mm,105.75mm)(8.525mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-1(18.857mm,20mm) on Top Layer And Track (17.841mm,19.035mm)(17.841mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-1(18.857mm,20mm) on Top Layer And Track (17.841mm,19.035mm)(22.159mm,19.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-1(18.857mm,20mm) on Top Layer And Track (17.841mm,20.965mm)(22.159mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-2(21.143mm,20mm) on Top Layer And Track (17.841mm,19.035mm)(22.159mm,19.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-2(21.143mm,20mm) on Top Layer And Track (17.841mm,20.965mm)(22.159mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C10-2(21.143mm,20mm) on Top Layer And Track (22.159mm,19.035mm)(22.159mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-1(93.857mm,5mm) on Top Layer And Track (92.841mm,4.035mm)(92.841mm,5.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-1(93.857mm,5mm) on Top Layer And Track (92.841mm,4.035mm)(97.159mm,4.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-1(93.857mm,5mm) on Top Layer And Track (92.841mm,5.965mm)(97.159mm,5.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-1(18.857mm,15mm) on Top Layer And Track (17.841mm,14.035mm)(17.841mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-1(18.857mm,15mm) on Top Layer And Track (17.841mm,14.035mm)(22.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-1(18.857mm,15mm) on Top Layer And Track (17.841mm,15.965mm)(22.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-2(21.143mm,15mm) on Top Layer And Track (17.841mm,14.035mm)(22.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-2(21.143mm,15mm) on Top Layer And Track (17.841mm,15.965mm)(22.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C11-2(21.143mm,15mm) on Top Layer And Track (22.159mm,14.035mm)(22.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-2(96.143mm,5mm) on Top Layer And Track (92.841mm,4.035mm)(97.159mm,4.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-2(96.143mm,5mm) on Top Layer And Track (92.841mm,5.965mm)(97.159mm,5.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C1-2(96.143mm,5mm) on Top Layer And Track (97.159mm,4.035mm)(97.159mm,5.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-1(21.143mm,30mm) on Top Layer And Track (17.841mm,29.035mm)(22.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-1(21.143mm,30mm) on Top Layer And Track (17.841mm,30.965mm)(22.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-1(21.143mm,30mm) on Top Layer And Track (22.159mm,29.035mm)(22.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-2(18.857mm,30mm) on Top Layer And Track (17.841mm,29.035mm)(17.841mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-2(18.857mm,30mm) on Top Layer And Track (17.841mm,29.035mm)(22.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-2(18.857mm,30mm) on Top Layer And Track (17.841mm,30.965mm)(22.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C13-2(18.857mm,25mm) on Top Layer And Track (17.841mm,24.035mm)(17.841mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C13-2(18.857mm,25mm) on Top Layer And Track (17.841mm,24.035mm)(22.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C13-2(18.857mm,25mm) on Top Layer And Track (17.841mm,25.965mm)(22.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-1(21.143mm,35mm) on Top Layer And Track (17.841mm,34.035mm)(22.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-1(21.143mm,35mm) on Top Layer And Track (17.841mm,35.965mm)(22.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-1(21.143mm,35mm) on Top Layer And Track (22.159mm,34.035mm)(22.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-2(18.857mm,35mm) on Top Layer And Track (17.841mm,34.035mm)(17.841mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-2(18.857mm,35mm) on Top Layer And Track (17.841mm,34.035mm)(22.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C14-2(18.857mm,35mm) on Top Layer And Track (17.841mm,35.965mm)(22.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C15-1(53.857mm,20mm) on Top Layer And Track (52.841mm,19.035mm)(52.841mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C15-1(53.857mm,20mm) on Top Layer And Track (52.841mm,19.035mm)(57.159mm,19.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C15-1(53.857mm,20mm) on Top Layer And Track (52.841mm,20.965mm)(57.159mm,20.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-1(53.857mm,75mm) on Top Layer And Track (52.841mm,74.035mm)(52.841mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-1(53.857mm,75mm) on Top Layer And Track (52.841mm,74.035mm)(57.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-1(53.857mm,75mm) on Top Layer And Track (52.841mm,75.965mm)(57.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-2(56.143mm,75mm) on Top Layer And Track (52.841mm,74.035mm)(57.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-2(56.143mm,75mm) on Top Layer And Track (52.841mm,75.965mm)(57.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C16-2(56.143mm,75mm) on Top Layer And Track (57.159mm,74.035mm)(57.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-1(28.857mm,50mm) on Top Layer And Track (27.841mm,49.035mm)(27.841mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-1(28.857mm,50mm) on Top Layer And Track (27.841mm,49.035mm)(32.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-1(28.857mm,50mm) on Top Layer And Track (27.841mm,50.965mm)(32.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-2(31.143mm,50mm) on Top Layer And Track (27.841mm,49.035mm)(32.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-2(31.143mm,50mm) on Top Layer And Track (27.841mm,50.965mm)(32.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C17-2(31.143mm,50mm) on Top Layer And Track (32.159mm,49.035mm)(32.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-1(31.143mm,35mm) on Top Layer And Track (27.841mm,34.035mm)(32.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-1(31.143mm,35mm) on Top Layer And Track (27.841mm,35.965mm)(32.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-1(31.143mm,35mm) on Top Layer And Track (32.159mm,34.035mm)(32.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-2(28.857mm,35mm) on Top Layer And Track (27.841mm,34.035mm)(27.841mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-2(28.857mm,35mm) on Top Layer And Track (27.841mm,34.035mm)(32.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C18-2(28.857mm,35mm) on Top Layer And Track (27.841mm,35.965mm)(32.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-1(31.143mm,80mm) on Top Layer And Track (27.841mm,79.035mm)(32.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-1(31.143mm,80mm) on Top Layer And Track (27.841mm,80.965mm)(32.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-1(31.143mm,80mm) on Top Layer And Track (32.159mm,79.035mm)(32.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-2(28.857mm,80mm) on Top Layer And Track (27.841mm,79.035mm)(27.841mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-2(28.857mm,80mm) on Top Layer And Track (27.841mm,79.035mm)(32.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C19-2(28.857mm,80mm) on Top Layer And Track (27.841mm,80.965mm)(32.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-1(31.143mm,75mm) on Top Layer And Track (27.841mm,74.035mm)(32.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-1(31.143mm,75mm) on Top Layer And Track (27.841mm,75.965mm)(32.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-1(31.143mm,75mm) on Top Layer And Track (32.159mm,74.035mm)(32.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-2(28.857mm,75mm) on Top Layer And Track (27.841mm,74.035mm)(27.841mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-2(28.857mm,75mm) on Top Layer And Track (27.841mm,74.035mm)(32.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C20-2(28.857mm,75mm) on Top Layer And Track (27.841mm,75.965mm)(32.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(120mm,18.375mm) on Top Layer And Track (117.287mm,19.25mm)(118.525mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(120mm,18.375mm) on Top Layer And Track (121.475mm,19.25mm)(122.712mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(70mm,114.2mm) on Top Layer And Track (66.787mm,115.25mm)(68.525mm,115.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(70mm,114.2mm) on Top Layer And Track (71.475mm,115.25mm)(73.212mm,115.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(70mm,105.8mm) on Top Layer And Track (64.75mm,104.75mm)(68.525mm,104.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(70mm,105.8mm) on Top Layer And Track (71.475mm,104.75mm)(75.25mm,104.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(120mm,11.625mm) on Top Layer And Track (115.75mm,10.75mm)(118.525mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(120mm,11.625mm) on Top Layer And Track (121.475mm,10.75mm)(124.25mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-1(58.857mm,50mm) on Top Layer And Track (57.841mm,49.035mm)(57.841mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-1(58.857mm,50mm) on Top Layer And Track (57.841mm,49.035mm)(62.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-1(58.857mm,50mm) on Top Layer And Track (57.841mm,50.965mm)(62.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-2(61.143mm,50mm) on Top Layer And Track (57.841mm,49.035mm)(62.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-2(61.143mm,50mm) on Top Layer And Track (57.841mm,50.965mm)(62.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-2(61.143mm,50mm) on Top Layer And Track (62.159mm,49.035mm)(62.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-1(118.857mm,65mm) on Top Layer And Track (117.841mm,64.035mm)(117.841mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-1(118.857mm,65mm) on Top Layer And Track (117.841mm,64.035mm)(122.159mm,64.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-1(118.857mm,65mm) on Top Layer And Track (117.841mm,65.965mm)(122.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-2(121.143mm,65mm) on Top Layer And Track (117.841mm,64.035mm)(122.159mm,64.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-2(121.143mm,65mm) on Top Layer And Track (117.841mm,65.965mm)(122.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C23-2(121.143mm,65mm) on Top Layer And Track (122.159mm,64.035mm)(122.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-1(121.143mm,55mm) on Top Layer And Track (117.841mm,54.035mm)(122.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-1(121.143mm,55mm) on Top Layer And Track (117.841mm,55.965mm)(122.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-1(121.143mm,55mm) on Top Layer And Track (122.159mm,54.035mm)(122.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-2(118.857mm,55mm) on Top Layer And Track (117.841mm,54.035mm)(117.841mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-2(118.857mm,55mm) on Top Layer And Track (117.841mm,54.035mm)(122.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C24-2(118.857mm,55mm) on Top Layer And Track (117.841mm,55.965mm)(122.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(130mm,113.375mm) on Top Layer And Track (127.287mm,114.25mm)(128.525mm,114.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(130mm,113.375mm) on Top Layer And Track (131.475mm,114.25mm)(132.712mm,114.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(130mm,106.625mm) on Top Layer And Track (125.75mm,105.75mm)(128.525mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(130mm,106.625mm) on Top Layer And Track (131.475mm,105.75mm)(134.25mm,105.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-1(101.143mm,55mm) on Top Layer And Track (102.159mm,54.035mm)(102.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-1(101.143mm,55mm) on Top Layer And Track (97.841mm,54.035mm)(102.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-1(101.143mm,55mm) on Top Layer And Track (97.841mm,55.965mm)(102.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-2(98.857mm,55mm) on Top Layer And Track (97.841mm,54.035mm)(102.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-2(98.857mm,55mm) on Top Layer And Track (97.841mm,54.035mm)(97.841mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C26-2(98.857mm,55mm) on Top Layer And Track (97.841mm,55.965mm)(102.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-1(51.143mm,50mm) on Top Layer And Track (47.841mm,49.035mm)(52.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-1(51.143mm,50mm) on Top Layer And Track (47.841mm,50.965mm)(52.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-1(51.143mm,50mm) on Top Layer And Track (52.159mm,49.035mm)(52.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-2(48.857mm,50mm) on Top Layer And Track (47.841mm,49.035mm)(47.841mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-2(48.857mm,50mm) on Top Layer And Track (47.841mm,49.035mm)(52.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C27-2(48.857mm,50mm) on Top Layer And Track (47.841mm,50.965mm)(52.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(95mm,18.375mm) on Top Layer And Track (92.287mm,19.25mm)(93.525mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(95mm,18.375mm) on Top Layer And Track (96.475mm,19.25mm)(97.712mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(95mm,11.625mm) on Top Layer And Track (90.75mm,10.75mm)(93.525mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(95mm,11.625mm) on Top Layer And Track (96.475mm,10.75mm)(99.25mm,10.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C5-2(101.143mm,50mm) on Top Layer And Track (102.159mm,49.035mm)(102.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C5-2(101.143mm,50mm) on Top Layer And Track (97.841mm,49.035mm)(102.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C5-2(101.143mm,50mm) on Top Layer And Track (97.841mm,50.965mm)(102.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C6-2(101.143mm,45mm) on Top Layer And Track (102.159mm,44.035mm)(102.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C6-2(101.143mm,45mm) on Top Layer And Track (97.841mm,44.035mm)(102.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C6-2(101.143mm,45mm) on Top Layer And Track (97.841mm,45.965mm)(102.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-1(31.143mm,25mm) on Top Layer And Track (27.841mm,24.035mm)(32.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-1(31.143mm,25mm) on Top Layer And Track (27.841mm,25.965mm)(32.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-1(31.143mm,25mm) on Top Layer And Track (32.159mm,24.035mm)(32.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-2(28.857mm,25mm) on Top Layer And Track (27.841mm,24.035mm)(27.841mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-2(28.857mm,25mm) on Top Layer And Track (27.841mm,24.035mm)(32.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C8-2(28.857mm,25mm) on Top Layer And Track (27.841mm,25.965mm)(32.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-1(31.143mm,15mm) on Top Layer And Track (27.841mm,14.035mm)(32.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-1(31.143mm,15mm) on Top Layer And Track (27.841mm,15.965mm)(32.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-1(31.143mm,15mm) on Top Layer And Track (32.159mm,14.035mm)(32.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-2(28.857mm,15mm) on Top Layer And Track (27.841mm,14.035mm)(27.841mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-2(28.857mm,15mm) on Top Layer And Track (27.841mm,14.035mm)(32.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C9-2(28.857mm,15mm) on Top Layer And Track (27.841mm,15.965mm)(32.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-A(76.5mm,29.25mm) on Top Layer And Track (73.4mm,28.5mm)(76.6mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-A(76.5mm,29.25mm) on Top Layer And Track (76.6mm,29.9mm)(76.6mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-B(73.5mm,29.25mm) on Top Layer And Track (73.4mm,28.5mm)(76.6mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-B(73.5mm,29.25mm) on Top Layer And Track (73.4mm,29.9mm)(73.4mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-G(73.5mm,30.75mm) on Top Layer And Track (73.4mm,29.9mm)(73.4mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-G(73.5mm,30.75mm) on Top Layer And Track (73.4mm,31.5mm)(76.6mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-R(76.5mm,30.75mm) on Top Layer And Track (73.4mm,31.5mm)(76.6mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-R(76.5mm,30.75mm) on Top Layer And Track (76.6mm,29.9mm)(76.6mm,30.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-1(118.3mm,70mm) on Top Layer And Track (118.55mm,69.15mm)(121.45mm,69.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-1(118.3mm,70mm) on Top Layer And Track (118.55mm,70.85mm)(121.45mm,70.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(121.7mm,70mm) on Top Layer And Track (118.55mm,69.15mm)(121.45mm,69.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4-2(121.7mm,70mm) on Top Layer And Track (118.55mm,70.85mm)(121.45mm,70.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ1-1(48.3mm,40mm) on Top Layer And Track (48.55mm,39.15mm)(51.45mm,39.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ1-1(48.3mm,40mm) on Top Layer And Track (48.55mm,40.85mm)(51.45mm,40.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ1-2(51.7mm,40mm) on Top Layer And Track (48.55mm,39.15mm)(51.45mm,39.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ1-2(51.7mm,40mm) on Top Layer And Track (48.55mm,40.85mm)(51.45mm,40.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ2-1(61.7mm,55mm) on Top Layer And Track (58.55mm,54.15mm)(61.45mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ2-1(61.7mm,55mm) on Top Layer And Track (58.55mm,55.85mm)(61.45mm,55.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ2-2(58.3mm,55mm) on Top Layer And Track (58.55mm,54.15mm)(61.45mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ3-1(98.3mm,60mm) on Top Layer And Track (98.55mm,59.15mm)(101.45mm,59.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ3-1(98.3mm,60mm) on Top Layer And Track (98.55mm,60.85mm)(101.45mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ3-2(101.7mm,60mm) on Top Layer And Track (98.55mm,59.15mm)(101.45mm,59.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad DZ3-2(101.7mm,60mm) on Top Layer And Track (98.55mm,60.85mm)(101.45mm,60.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HIN-1(5mm,40mm) on Multi-Layer And Track (3.603mm,38.603mm)(3.603mm,41.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HIN-1(5mm,40mm) on Multi-Layer And Track (3.603mm,38.603mm)(6.397mm,38.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HIN-1(5mm,40mm) on Multi-Layer And Track (3.603mm,41.397mm)(6.397mm,41.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HIN-1(5mm,40mm) on Multi-Layer And Track (6.397mm,38.603mm)(6.397mm,41.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HO-1(40mm,70mm) on Multi-Layer And Track (38.603mm,68.603mm)(38.603mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HO-1(40mm,70mm) on Multi-Layer And Track (38.603mm,68.603mm)(41.397mm,68.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HO-1(40mm,70mm) on Multi-Layer And Track (38.603mm,71.397mm)(41.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad HO-1(40mm,70mm) on Multi-Layer And Track (41.397mm,68.603mm)(41.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (1.9mm,95.386mm)(1.9mm,99.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (-4.5mm,97.04mm)(1.9mm,97.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (-4.5mm,97.208mm)(1.9mm,97.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (-4.5mm,97.872mm)(1.9mm,97.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (-4.5mm,98.04mm)(1.9mm,98.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad J3-1(3.3mm,97.54mm) on Multi-Layer And Track (5.35mm,90.02mm)(5.35mm,99.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (1.9mm,90.306mm)(1.9mm,94.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (-4.5mm,91.96mm)(1.9mm,91.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (-4.5mm,92.128mm)(1.9mm,92.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (-4.5mm,92.792mm)(1.9mm,92.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (-4.5mm,92.96mm)(1.9mm,92.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad J3-2(3.3mm,92.46mm) on Multi-Layer And Track (5.35mm,90.02mm)(5.35mm,99.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (142.95mm,90.02mm)(142.95mm,99.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (146.4mm,90.306mm)(146.4mm,94.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (146.4mm,91.96mm)(152.8mm,91.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (146.4mm,92.128mm)(152.8mm,92.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (146.4mm,92.792mm)(152.8mm,92.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-1(145mm,92.46mm) on Multi-Layer And Track (146.4mm,92.96mm)(152.8mm,92.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (142.95mm,90.02mm)(142.95mm,99.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (146.4mm,95.386mm)(146.4mm,99.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (146.4mm,97.04mm)(152.8mm,97.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (146.4mm,97.208mm)(152.8mm,97.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (146.4mm,97.872mm)(152.8mm,97.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-2(145mm,97.54mm) on Multi-Layer And Track (146.4mm,98.04mm)(152.8mm,98.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-1(118.73mm,95mm) on Multi-Layer And Track (117.46mm,93.73mm)(122.54mm,93.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-2(121.27mm,95mm) on Multi-Layer And Track (117.46mm,93.73mm)(122.54mm,93.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-2(121.27mm,95mm) on Multi-Layer And Track (117.46mm,96.27mm)(122.54mm,96.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-1(68.73mm,95mm) on Multi-Layer And Track (67.46mm,93.73mm)(72.54mm,93.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-1(68.73mm,95mm) on Multi-Layer And Track (67.46mm,96.27mm)(72.54mm,96.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-2(71.27mm,95mm) on Multi-Layer And Track (67.46mm,93.73mm)(72.54mm,93.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-2(71.27mm,95mm) on Multi-Layer And Track (67.46mm,96.27mm)(72.54mm,96.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J7-1(37.54mm,5mm) on Multi-Layer And Track (31.19mm,6.27mm)(38.81mm,6.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J7-2(35mm,5mm) on Multi-Layer And Track (31.19mm,3.73mm)(38.81mm,3.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J7-2(35mm,5mm) on Multi-Layer And Track (31.19mm,6.27mm)(38.81mm,6.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J7-3(32.46mm,5mm) on Multi-Layer And Track (31.19mm,3.73mm)(38.81mm,3.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J7-3(32.46mm,5mm) on Multi-Layer And Track (31.19mm,6.27mm)(38.81mm,6.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LIN-1(80mm,5mm) on Multi-Layer And Track (78.603mm,3.603mm)(78.603mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LIN-1(80mm,5mm) on Multi-Layer And Track (78.603mm,3.603mm)(81.397mm,3.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LIN-1(80mm,5mm) on Multi-Layer And Track (78.603mm,6.397mm)(81.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LIN-1(80mm,5mm) on Multi-Layer And Track (81.397mm,3.603mm)(81.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LO-1(50mm,70mm) on Multi-Layer And Track (48.603mm,68.603mm)(48.603mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LO-1(50mm,70mm) on Multi-Layer And Track (48.603mm,68.603mm)(51.397mm,68.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LO-1(50mm,70mm) on Multi-Layer And Track (48.603mm,71.397mm)(51.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad LO-1(50mm,70mm) on Multi-Layer And Track (51.397mm,68.603mm)(51.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad PWM BUCK 2-1(85mm,60mm) on Multi-Layer And Track (83.603mm,58.603mm)(86.397mm,58.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad PWM BUCK 2-1(85mm,60mm) on Multi-Layer And Track (86.397mm,58.603mm)(86.397mm,61.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad Q1-2(85.05mm,56.55mm) on Top Layer And Text "Q1" (84.323mm,57.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(41.143mm,45mm) on Top Layer And Track (37.841mm,44.035mm)(42.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(41.143mm,45mm) on Top Layer And Track (37.841mm,45.965mm)(42.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-1(41.143mm,45mm) on Top Layer And Track (42.159mm,44.035mm)(42.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(38.857mm,45mm) on Top Layer And Track (37.841mm,44.035mm)(37.841mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(38.857mm,45mm) on Top Layer And Track (37.841mm,44.035mm)(42.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R10-2(38.857mm,45mm) on Top Layer And Track (37.841mm,45.965mm)(42.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-1(38.857mm,35mm) on Top Layer And Track (37.841mm,34.035mm)(37.841mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-1(38.857mm,35mm) on Top Layer And Track (37.841mm,34.035mm)(42.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-1(38.857mm,35mm) on Top Layer And Track (37.841mm,35.965mm)(42.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-1(28.857mm,40mm) on Top Layer And Track (27.841mm,39.035mm)(27.841mm,40.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-1(28.857mm,40mm) on Top Layer And Track (27.841mm,39.035mm)(32.159mm,39.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-1(28.857mm,40mm) on Top Layer And Track (27.841mm,40.965mm)(32.159mm,40.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-2(31.143mm,40mm) on Top Layer And Track (27.841mm,39.035mm)(32.159mm,39.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-2(31.143mm,40mm) on Top Layer And Track (27.841mm,40.965mm)(32.159mm,40.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R11-2(31.143mm,40mm) on Top Layer And Track (32.159mm,39.035mm)(32.159mm,40.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-2(41.143mm,35mm) on Top Layer And Track (37.841mm,34.035mm)(42.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-2(41.143mm,35mm) on Top Layer And Track (37.841mm,35.965mm)(42.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R1-2(41.143mm,35mm) on Top Layer And Track (42.159mm,34.035mm)(42.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-1(73.857mm,50mm) on Top Layer And Track (72.841mm,49.035mm)(72.841mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-1(73.857mm,50mm) on Top Layer And Track (72.841mm,49.035mm)(77.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-1(73.857mm,50mm) on Top Layer And Track (72.841mm,50.965mm)(77.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-2(76.143mm,50mm) on Top Layer And Track (72.841mm,49.035mm)(77.159mm,49.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-2(76.143mm,50mm) on Top Layer And Track (72.841mm,50.965mm)(77.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R12-2(76.143mm,50mm) on Top Layer And Track (77.159mm,49.035mm)(77.159mm,50.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-1(76.143mm,45mm) on Top Layer And Track (72.841mm,44.035mm)(77.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-1(76.143mm,45mm) on Top Layer And Track (72.841mm,45.965mm)(77.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-1(76.143mm,45mm) on Top Layer And Track (77.159mm,44.035mm)(77.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-2(73.857mm,45mm) on Top Layer And Track (72.841mm,44.035mm)(72.841mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-2(73.857mm,45mm) on Top Layer And Track (72.841mm,44.035mm)(77.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R13-2(73.857mm,45mm) on Top Layer And Track (72.841mm,45.965mm)(77.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-1(18.857mm,80mm) on Top Layer And Track (17.841mm,79.035mm)(17.841mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-1(18.857mm,80mm) on Top Layer And Track (17.841mm,79.035mm)(22.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-1(18.857mm,80mm) on Top Layer And Track (17.841mm,80.965mm)(22.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-2(21.143mm,80mm) on Top Layer And Track (17.841mm,79.035mm)(22.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-2(21.143mm,80mm) on Top Layer And Track (17.841mm,80.965mm)(22.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R14-2(21.143mm,80mm) on Top Layer And Track (22.159mm,79.035mm)(22.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-1(21.143mm,85mm) on Top Layer And Track (17.841mm,84.035mm)(22.159mm,84.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-1(21.143mm,85mm) on Top Layer And Track (17.841mm,85.965mm)(22.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-1(21.143mm,85mm) on Top Layer And Track (22.159mm,84.035mm)(22.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-2(18.857mm,85mm) on Top Layer And Track (17.841mm,84.035mm)(17.841mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-2(18.857mm,85mm) on Top Layer And Track (17.841mm,84.035mm)(22.159mm,84.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R15-2(18.857mm,85mm) on Top Layer And Track (17.841mm,85.965mm)(22.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-1(76.143mm,55mm) on Top Layer And Track (72.841mm,54.035mm)(77.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-1(76.143mm,55mm) on Top Layer And Track (72.841mm,55.965mm)(77.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-1(76.143mm,55mm) on Top Layer And Track (77.159mm,54.035mm)(77.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-2(73.857mm,55mm) on Top Layer And Track (72.841mm,54.035mm)(72.841mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-2(73.857mm,55mm) on Top Layer And Track (72.841mm,54.035mm)(77.159mm,54.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R16-2(73.857mm,55mm) on Top Layer And Track (72.841mm,55.965mm)(77.159mm,55.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-1(38.857mm,85mm) on Top Layer And Track (37.841mm,84.035mm)(37.841mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-1(38.857mm,85mm) on Top Layer And Track (37.841mm,84.035mm)(42.159mm,84.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-1(38.857mm,85mm) on Top Layer And Track (37.841mm,85.965mm)(42.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-2(41.143mm,85mm) on Top Layer And Track (37.841mm,84.035mm)(42.159mm,84.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-2(41.143mm,85mm) on Top Layer And Track (37.841mm,85.965mm)(42.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R17-2(41.143mm,85mm) on Top Layer And Track (42.159mm,84.035mm)(42.159mm,85.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-1(61.143mm,60mm) on Top Layer And Track (57.841mm,59.035mm)(62.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-1(61.143mm,60mm) on Top Layer And Track (57.841mm,60.965mm)(62.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-1(61.143mm,60mm) on Top Layer And Track (62.159mm,59.035mm)(62.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-2(58.857mm,60mm) on Top Layer And Track (57.841mm,59.035mm)(57.841mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-2(58.857mm,60mm) on Top Layer And Track (57.841mm,59.035mm)(62.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R18-2(58.857mm,60mm) on Top Layer And Track (57.841mm,60.965mm)(62.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-1(41.143mm,90mm) on Top Layer And Track (37.841mm,89.035mm)(42.159mm,89.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-1(41.143mm,90mm) on Top Layer And Track (37.841mm,90.965mm)(42.159mm,90.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-1(41.143mm,90mm) on Top Layer And Track (42.159mm,89.035mm)(42.159mm,90.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-2(38.857mm,90mm) on Top Layer And Track (37.841mm,89.035mm)(37.841mm,90.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-2(38.857mm,90mm) on Top Layer And Track (37.841mm,89.035mm)(42.159mm,89.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R19-2(38.857mm,90mm) on Top Layer And Track (37.841mm,90.965mm)(42.159mm,90.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-1(98.857mm,80mm) on Top Layer And Track (97.841mm,79.035mm)(102.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-1(98.857mm,80mm) on Top Layer And Track (97.841mm,79.035mm)(97.841mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-1(98.857mm,80mm) on Top Layer And Track (97.841mm,80.965mm)(102.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-2(101.143mm,80mm) on Top Layer And Track (102.159mm,79.035mm)(102.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-2(101.143mm,80mm) on Top Layer And Track (97.841mm,79.035mm)(102.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R20-2(101.143mm,80mm) on Top Layer And Track (97.841mm,80.965mm)(102.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-1(73.857mm,65mm) on Top Layer And Track (72.841mm,64.035mm)(72.841mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-1(73.857mm,65mm) on Top Layer And Track (72.841mm,64.035mm)(77.159mm,64.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-1(73.857mm,65mm) on Top Layer And Track (72.841mm,65.965mm)(77.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-2(76.143mm,65mm) on Top Layer And Track (72.841mm,64.035mm)(77.159mm,64.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-2(76.143mm,65mm) on Top Layer And Track (72.841mm,65.965mm)(77.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R21-2(76.143mm,65mm) on Top Layer And Track (77.159mm,64.035mm)(77.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2-2(41.143mm,40mm) on Top Layer And Track (37.841mm,39.035mm)(42.159mm,39.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R2-2(41.143mm,40mm) on Top Layer And Track (37.841mm,40.965mm)(42.159mm,40.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-1(118.857mm,60mm) on Top Layer And Track (117.841mm,59.035mm)(117.841mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-1(118.857mm,60mm) on Top Layer And Track (117.841mm,59.035mm)(122.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-1(118.857mm,60mm) on Top Layer And Track (117.841mm,60.965mm)(122.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-2(121.143mm,60mm) on Top Layer And Track (117.841mm,59.035mm)(122.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-2(121.143mm,60mm) on Top Layer And Track (117.841mm,60.965mm)(122.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R23-2(121.143mm,60mm) on Top Layer And Track (122.159mm,59.035mm)(122.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R24-1(98.857mm,65mm) on Top Layer And Track (97.841mm,64.035mm)(102.159mm,64.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R24-1(98.857mm,65mm) on Top Layer And Track (97.841mm,64.035mm)(97.841mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R24-1(98.857mm,65mm) on Top Layer And Track (97.841mm,65.965mm)(102.159mm,65.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-1(73.857mm,60mm) on Top Layer And Track (72.841mm,59.035mm)(72.841mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-1(73.857mm,60mm) on Top Layer And Track (72.841mm,59.035mm)(77.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-1(73.857mm,60mm) on Top Layer And Track (72.841mm,60.965mm)(77.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-2(76.143mm,60mm) on Top Layer And Track (72.841mm,59.035mm)(77.159mm,59.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-2(76.143mm,60mm) on Top Layer And Track (72.841mm,60.965mm)(77.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R25-2(76.143mm,60mm) on Top Layer And Track (77.159mm,59.035mm)(77.159mm,60.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-1(21.143mm,75mm) on Top Layer And Track (17.841mm,74.035mm)(22.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-1(21.143mm,75mm) on Top Layer And Track (17.841mm,75.965mm)(22.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-1(21.143mm,75mm) on Top Layer And Track (22.159mm,74.035mm)(22.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-2(18.857mm,75mm) on Top Layer And Track (17.841mm,74.035mm)(17.841mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-2(18.857mm,75mm) on Top Layer And Track (17.841mm,74.035mm)(22.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R26-2(18.857mm,75mm) on Top Layer And Track (17.841mm,75.965mm)(22.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-1(38.857mm,75mm) on Top Layer And Track (37.841mm,74.035mm)(37.841mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-1(38.857mm,75mm) on Top Layer And Track (37.841mm,74.035mm)(42.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-1(38.857mm,75mm) on Top Layer And Track (37.841mm,75.965mm)(42.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-2(41.143mm,75mm) on Top Layer And Track (37.841mm,74.035mm)(42.159mm,74.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-2(41.143mm,75mm) on Top Layer And Track (37.841mm,75.965mm)(42.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R27-2(41.143mm,75mm) on Top Layer And Track (42.159mm,74.035mm)(42.159mm,75.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-1(38.857mm,80mm) on Top Layer And Track (37.841mm,79.035mm)(37.841mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-1(38.857mm,80mm) on Top Layer And Track (37.841mm,79.035mm)(42.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-1(38.857mm,80mm) on Top Layer And Track (37.841mm,80.965mm)(42.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-2(41.143mm,80mm) on Top Layer And Track (37.841mm,79.035mm)(42.159mm,79.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-2(41.143mm,80mm) on Top Layer And Track (37.841mm,80.965mm)(42.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R28-2(41.143mm,80mm) on Top Layer And Track (42.159mm,79.035mm)(42.159mm,80.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-1(61.143mm,45mm) on Top Layer And Track (57.841mm,44.035mm)(62.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-1(61.143mm,45mm) on Top Layer And Track (57.841mm,45.965mm)(62.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-1(61.143mm,45mm) on Top Layer And Track (62.159mm,44.035mm)(62.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-2(58.857mm,45mm) on Top Layer And Track (57.841mm,44.035mm)(57.841mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-2(58.857mm,45mm) on Top Layer And Track (57.841mm,44.035mm)(62.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R29-2(58.857mm,45mm) on Top Layer And Track (57.841mm,45.965mm)(62.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-1(28.857mm,45mm) on Top Layer And Track (27.841mm,44.035mm)(27.841mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-1(28.857mm,45mm) on Top Layer And Track (27.841mm,44.035mm)(32.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-1(28.857mm,45mm) on Top Layer And Track (27.841mm,45.965mm)(32.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-2(31.143mm,45mm) on Top Layer And Track (27.841mm,44.035mm)(32.159mm,44.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-2(31.143mm,45mm) on Top Layer And Track (27.841mm,45.965mm)(32.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R3-2(31.143mm,45mm) on Top Layer And Track (32.159mm,44.035mm)(32.159mm,45.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4-1(48.857mm,35mm) on Top Layer And Track (47.841mm,34.035mm)(47.841mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4-2(51.143mm,35mm) on Top Layer And Track (47.841mm,34.035mm)(52.159mm,34.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4-2(51.143mm,35mm) on Top Layer And Track (47.841mm,35.965mm)(52.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R4-2(51.143mm,35mm) on Top Layer And Track (52.159mm,34.035mm)(52.159mm,35.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-1(31.143mm,30mm) on Top Layer And Track (27.841mm,29.035mm)(32.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-1(31.143mm,30mm) on Top Layer And Track (27.841mm,30.965mm)(32.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-1(31.143mm,30mm) on Top Layer And Track (32.159mm,29.035mm)(32.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-2(28.857mm,30mm) on Top Layer And Track (27.841mm,29.035mm)(27.841mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-2(28.857mm,30mm) on Top Layer And Track (27.841mm,29.035mm)(32.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R5-2(28.857mm,30mm) on Top Layer And Track (27.841mm,30.965mm)(32.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-1(53.857mm,15mm) on Top Layer And Track (52.841mm,14.035mm)(52.841mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-1(53.857mm,15mm) on Top Layer And Track (52.841mm,14.035mm)(57.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-1(53.857mm,15mm) on Top Layer And Track (52.841mm,15.965mm)(57.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-2(56.143mm,15mm) on Top Layer And Track (52.841mm,14.035mm)(57.159mm,14.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-2(56.143mm,15mm) on Top Layer And Track (52.841mm,15.965mm)(57.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R6-2(56.143mm,15mm) on Top Layer And Track (57.159mm,14.035mm)(57.159mm,15.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-1(63.857mm,25mm) on Top Layer And Track (62.841mm,24.035mm)(62.841mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-1(63.857mm,25mm) on Top Layer And Track (62.841mm,24.035mm)(67.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-1(63.857mm,25mm) on Top Layer And Track (62.841mm,25.965mm)(67.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-2(66.143mm,25mm) on Top Layer And Track (62.841mm,24.035mm)(67.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-2(66.143mm,25mm) on Top Layer And Track (62.841mm,25.965mm)(67.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R7-2(66.143mm,25mm) on Top Layer And Track (67.159mm,24.035mm)(67.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-1(53.857mm,30mm) on Top Layer And Track (52.841mm,29.035mm)(52.841mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-1(53.857mm,30mm) on Top Layer And Track (52.841mm,29.035mm)(57.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-1(53.857mm,30mm) on Top Layer And Track (52.841mm,30.965mm)(57.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-2(56.143mm,30mm) on Top Layer And Track (52.841mm,29.035mm)(57.159mm,29.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-2(56.143mm,30mm) on Top Layer And Track (52.841mm,30.965mm)(57.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R8-2(56.143mm,30mm) on Top Layer And Track (57.159mm,29.035mm)(57.159mm,30.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-1(53.857mm,25mm) on Top Layer And Track (52.841mm,24.035mm)(52.841mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-1(53.857mm,25mm) on Top Layer And Track (52.841mm,24.035mm)(57.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-1(53.857mm,25mm) on Top Layer And Track (52.841mm,25.965mm)(57.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-2(56.143mm,25mm) on Top Layer And Track (52.841mm,24.035mm)(57.159mm,24.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-2(56.143mm,25mm) on Top Layer And Track (52.841mm,25.965mm)(57.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R9-2(56.143mm,25mm) on Top Layer And Track (57.159mm,24.035mm)(57.159mm,25.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U1-1(117.7mm,43.1mm) on Top Layer And Track (116.65mm,44.603mm)(123.35mm,44.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U1-2(120mm,43.1mm) on Top Layer And Track (116.65mm,44.603mm)(123.35mm,44.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U1-3(122.3mm,43.1mm) on Top Layer And Track (116.65mm,44.603mm)(123.35mm,44.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U1-4(120mm,48.9mm) on Top Layer And Track (116.65mm,47.397mm)(123.35mm,47.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM H-1(50mm,5mm) on Multi-Layer And Track (48.603mm,3.603mm)(48.603mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM H-1(50mm,5mm) on Multi-Layer And Track (48.603mm,3.603mm)(51.397mm,3.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM H-1(50mm,5mm) on Multi-Layer And Track (48.603mm,6.397mm)(51.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM H-1(50mm,5mm) on Multi-Layer And Track (51.397mm,3.603mm)(51.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM L-1(20mm,5mm) on Multi-Layer And Track (18.603mm,3.603mm)(18.603mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM L-1(20mm,5mm) on Multi-Layer And Track (18.603mm,3.603mm)(21.397mm,3.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM L-1(20mm,5mm) on Multi-Layer And Track (18.603mm,6.397mm)(21.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad uC - PWM L-1(20mm,5mm) on Multi-Layer And Track (21.397mm,3.603mm)(21.397mm,6.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VB-1(20mm,70mm) on Multi-Layer And Track (18.603mm,68.603mm)(18.603mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VB-1(20mm,70mm) on Multi-Layer And Track (18.603mm,68.603mm)(21.397mm,68.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VB-1(20mm,70mm) on Multi-Layer And Track (18.603mm,71.397mm)(21.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VB-1(20mm,70mm) on Multi-Layer And Track (21.397mm,68.603mm)(21.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vbat-1(140mm,85mm) on Multi-Layer And Track (138.603mm,83.603mm)(138.603mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vbat-1(140mm,85mm) on Multi-Layer And Track (138.603mm,83.603mm)(141.397mm,83.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vbat-1(140mm,85mm) on Multi-Layer And Track (138.603mm,86.397mm)(141.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vbat-1(140mm,85mm) on Multi-Layer And Track (141.397mm,83.603mm)(141.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VCC-1(5mm,50mm) on Multi-Layer And Track (3.603mm,48.603mm)(3.603mm,51.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VCC-1(5mm,50mm) on Multi-Layer And Track (3.603mm,48.603mm)(6.397mm,48.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VCC-1(5mm,50mm) on Multi-Layer And Track (3.603mm,51.397mm)(6.397mm,51.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VCC-1(5mm,50mm) on Multi-Layer And Track (6.397mm,48.603mm)(6.397mm,51.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vo-1(70mm,85mm) on Multi-Layer And Track (68.603mm,83.603mm)(68.603mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vo-1(70mm,85mm) on Multi-Layer And Track (68.603mm,83.603mm)(71.397mm,83.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vo-1(70mm,85mm) on Multi-Layer And Track (68.603mm,86.397mm)(71.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vo-1(70mm,85mm) on Multi-Layer And Track (71.397mm,83.603mm)(71.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vout Q4-1(105mm,85mm) on Multi-Layer And Track (103.603mm,83.603mm)(103.603mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vout Q4-1(105mm,85mm) on Multi-Layer And Track (103.603mm,83.603mm)(106.397mm,83.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vout Q4-1(105mm,85mm) on Multi-Layer And Track (103.603mm,86.397mm)(106.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad Vout Q4-1(105mm,85mm) on Multi-Layer And Track (106.397mm,83.603mm)(106.397mm,86.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VS-1(30mm,70mm) on Multi-Layer And Track (28.603mm,68.603mm)(28.603mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VS-1(30mm,70mm) on Multi-Layer And Track (28.603mm,68.603mm)(31.397mm,68.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VS-1(30mm,70mm) on Multi-Layer And Track (28.603mm,71.397mm)(31.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad VS-1(30mm,70mm) on Multi-Layer And Track (31.397mm,68.603mm)(31.397mm,71.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Y1-1(28.6mm,20mm) on Top Layer And Track (29.4mm,19.3mm)(30.2mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Y1-1(28.6mm,20mm) on Top Layer And Track (29.4mm,20.8mm)(30.2mm,20.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Y1-2(31mm,20mm) on Top Layer And Track (29.4mm,19.3mm)(30.2mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad Y1-2(31mm,20mm) on Top Layer And Track (29.4mm,20.8mm)(30.2mm,20.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
Rule Violations :443

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02