import ECDSAAdd.Arithmetic.Paper935.HmrSourceS6PrivateStep214
import ECDSAAdd.Arithmetic.Paper935.Arena
import ECDSAAdd.Arithmetic.Paper935.HmrArenaFiniteChecks
import ECDSAAdd.Arithmetic.Paper935.HmrArithmeticComposition
import ECDSAAdd.Arithmetic.Paper935.HmrArmedControlCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrBankOrder
import ECDSAAdd.Arithmetic.Paper935.HmrControlCheckParts
import ECDSAAdd.Arithmetic.Paper935.HmrControlDecidable
import ECDSAAdd.Arithmetic.Paper935.HmrEarlyControlCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrFrontComposition
import ECDSAAdd.Arithmetic.Paper935.HmrHybridF4Compiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedArmedCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedBank
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedBorrow
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedCounter
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedEarlyCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedF4Compiler
import ECDSAAdd.Arithmetic.Paper935.HmrLoggedFront
import ECDSAAdd.Arithmetic.Paper935.HmrRepackComposition
import ECDSAAdd.Arithmetic.Paper935.HmrResizeComposition
import ECDSAAdd.Arithmetic.Paper935.HmrRowsSuffix
import ECDSAAdd.Arithmetic.Paper935.HmrSortedLayout
import ECDSAAdd.Arithmetic.Paper935.HmrSourceFront
import ECDSAAdd.Arithmetic.Paper935.HmrSourceStepCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrSourceWalkCompiler
import ECDSAAdd.Arithmetic.Paper935.HmrSourceWalkComposition
import ECDSAAdd.Arithmetic.Paper935.HmrStepComposition
import ECDSAAdd.Arithmetic.Paper935.RowWindowResize
import ECDSAAdd.Arithmetic.Paper935.WindowAllocator
import ECDSAAdd.Arithmetic.Paper935.WindowBank
import ECDSAAdd.Arithmetic.Paper935.WindowRows
import ECDSAAdd.Arithmetic.Paper935.HmrSourceS6WalkLogs

namespace ECDSAAdd.Arithmetic.Paper935
private local instance privateStepDisjoint (xs ys : List Wire) : Decidable (List.Disjoint xs ys) :=
  decidable_of_iff (∀ q ∈ xs, q ∉ ys) List.disjoint_left.symm

private def s6Step216CompleteMoves : List (Wire × Wire) := [(875,161)]

private def s6Step216EarlyControlLog : HmrEarlyControlLog := ⟨[875, 807, 882, 845, 855],[873],[822],[825, 869, 786, 810, 809, 817],[]⟩

private def s6Step216FrontLog : HmrFrontAllocationLog := ⟨⟨[[], [], [], []],[[845], [882], [807], [802]],[[], [], [], []]⟩,[881],[858],[855],[873],[822, 825, 869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934],[822, 825, 869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934],[855, 873, 822, 825]⟩

private def s6Step216CompleteLog : HmrEarlyStepLog := ⟨s6Step216FrontLog,s6Step216CompleteMoves,s6Step216EarlyControlLog⟩

private def s6Step216ExitFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩

private def s6Step216ExitFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802],776⟩

private def s6Step216ExitGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160],777⟩

private def s6Step216ExitGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩

private def s6Step216FrontOut : WindowBank := ⟨s6Step216ExitFOut,s6Step216ExitGOut,s6Step216ExitFvOut,s6Step216ExitGvOut⟩

private def s6Step216CompleteOut : WindowBank := s6Step216FrontOut.repacked s6Step216CompleteMoves

private def s6Step216EarlyControlArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlEqualityArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlPositiveArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlClassPlan : HmrSourceClassPlan := ⟨s6Step216EarlyControlPositiveArena,[873],s6Step216EarlyControlEqualityArena,[822],⟨⟨881,false⟩,[⟨⟨873,false⟩,822⟩]⟩⟩

private def s6Step216EarlyControlFittedArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlFlagArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlHistoryArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlOutputArena : Arena := ⟨arenaWires.filter (fun q => ([(0,782),(783,786),(788,790),(791,792),(793,797),(799,800),(802,804),(805,807),(813,815),(818,819),(821,822),(823,825),(826,832),(833,842),(843,845),(846,849),(850,855),(856,858),(859,869),(870,873),(874,875),(876,881),(883,896),(897,899),(901,905),(907,909),(910,914),(917,918),(919,920),(921,925),(927,928)] : List (Nat × Nat)).any (fun r => decide (r.1≤q ∧ q<r.2)) = true),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlSigmaArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlZeroArena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EarlyControlZeroPlan : HmrEqualityPlan := ⟨⟨774,false⟩,[⟨⟨773,false⟩,875⟩,⟨⟨772,false⟩,807⟩,⟨⟨771,false⟩,882⟩,⟨⟨770,false⟩,845⟩,⟨⟨769,false⟩,855⟩]⟩

private def s6Step216EarlyControlPlan : HmrEarlyControlPlan := ⟨s6Step216EarlyControlZeroArena,s6Step216EarlyControlZeroPlan,s6Step216EarlyControlClassPlan,s6Step216EarlyControlFlagArena,s6Step216EarlyControlFittedArena,s6Step216EarlyControlHistoryArena,s6Step216EarlyControlSigmaArena,s6Step216EarlyControlOutputArena,s6Step216EarlyControlLog⟩

private def s6Step216CounterWork : List Wire := [855, 873, 822, 825]

private theorem s6Step216Counter_bounded : s6Step216CounterWork.toFinset⊆arenaWires := by norm_num [s6Step216CounterWork,arenaWires,Finset.insert_subset_iff]

private def s6Step216HeadFvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216CounterDuring : Arena := ⟨s6Step216HeadFvAfter.live∪s6Step216CounterWork.toFinset,Finset.union_subset s6Step216HeadFvAfter.bounded s6Step216Counter_bounded⟩

private def s6Step216EntryFFresh : List Wire := []

private def s6Step216EntryFvFresh : List Wire := []

private def s6Step216EntryGFresh : List Wire := []

private def s6Step216EntryFBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216EntryGvAfter : Arena := s6Step216EntryFBefore

private def s6Step216EntryGvFresh : List Wire := []

private def s6Step216ExitFExtra : List Wire := [882]

private def s6Step216ExitGExtra : List Wire := [161, 845]

private def s6Step216ExitGvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216ExitGvExtra : List Wire := [807]

private def s6Step216Add0Arena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216Add0Work : List Wire := [822, 825, 869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934]

private theorem s6Step216Add0_bounded : s6Step216Add0Work.toFinset⊆arenaWires := by
  have h : s6Step216Add0Work.all (fun q => decide (q<935))=true := by decide +kernel
  intro q hq
  have lt := of_decide_eq_true (List.all_eq_true.mp h q (List.mem_toFinset.mp hq))
  simpa [arenaWires] using lt

private def s6Step216Add0During : Arena := ⟨s6Step216Add0Arena.live∪s6Step216Add0Work.toFinset,Finset.union_subset s6Step216Add0Arena.bounded s6Step216Add0_bounded⟩

private def s6Step216Add1Arena : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216Add1Work : List Wire := [822, 825, 869, 786, 810, 809, 817, 804, 812, 900, 909, 905, 915, 932, 906, 899, 926, 787, 792, 849, 811, 925, 801, 815, 816, 819, 920, 842, 798, 808, 820, 896, 790, 914, 916, 800, 918, 797, 832, 928, 930, 931, 782, 933, 929, 934]

private theorem s6Step216Add1_bounded : s6Step216Add1Work.toFinset⊆arenaWires := by
  have h : s6Step216Add1Work.all (fun q => decide (q<935))=true := by decide +kernel
  intro q hq
  have lt := of_decide_eq_true (List.all_eq_true.mp h q (List.mem_toFinset.mp hq))
  simpa [arenaWires] using lt

private def s6Step216Add1During : Arena := ⟨s6Step216Add1Arena.live∪s6Step216Add1Work.toFinset,Finset.union_subset s6Step216Add1Arena.bounded s6Step216Add1_bounded⟩

private def s6Step216F4FlagArena : Arena := ⟨s6Step216HeadFvAfter.live∪{855},Finset.union_subset s6Step216HeadFvAfter.bounded (by norm_num [arenaWires])⟩

private def s6Step216F4Plan : HmrHybridF4Plan := ⟨s6Step216F4FlagArena,[855],s6Step216Add0Arena,[873],s6Step216Add0During,s6Step216Add0Work,s6Step216Add1During,s6Step216Add1Work⟩

private def s6Step216HeadFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 882],795⟩

private def s6Step216HeadFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802],776⟩

private def s6Step216HeadGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 845],777⟩

private def s6Step216HeadGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 807],775⟩

private def s6Step216FrontHead : WindowBank := ⟨s6Step216HeadFOut,s6Step216HeadGOut,s6Step216HeadFvOut,s6Step216HeadGvOut⟩

private def s6Step216EntryFOut : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩

private def s6Step216EntryFvOut : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779],776⟩

private def s6Step216EntryGOut : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161],777⟩

private def s6Step216EntryGvOut : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩

private def s6Step216FrontPair : WindowBank := ⟨s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut⟩

private def s6Step216FrontSigmaArena : Arena := ⟨s6Step216EntryGvAfter.live∪{881},Finset.union_subset s6Step216EntryGvAfter.bounded (by norm_num [arenaWires])⟩

private def s6Step216HeadFFresh : List Wire := [882]

private def s6Step216HeadFvFresh : List Wire := [802]

private def s6Step216HeadGBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216HeadGFresh : List Wire := [845]

private def s6Step216HeadGvFresh : List Wire := [807]

private def s6Step216FrontPlan : HmrSourceFront := ⟨s6Step216EntryGvAfter,s6Step216FrontPair,(growRow 795 s6Step216EntryFFresh ++ (growRow 777 s6Step216EntryGFresh ++ (growRow 776 s6Step216EntryFvFresh ++ (growRow 775 s6Step216EntryGvFresh ++ [])))),s6Step216FrontSigmaArena,[881],s6Step216HeadGBefore,[858],
  s6Step216HeadFvAfter,s6Step216FrontHead,(growRow 777 s6Step216HeadGFresh ++ (growRow 795 s6Step216HeadFFresh ++ (growRow 775 s6Step216HeadGvFresh ++ (growRow 776 s6Step216HeadFvFresh ++ [])))),s6Step216F4Plan,s6Step216CounterDuring,s6Step216CounterWork,s6Step216ExitGvAfter,s6Step216FrontOut,(shrinkRow 777 s6Step216ExitGExtra ++ (shrinkRow 795 s6Step216ExitFExtra ++ (growRow 776 [] ++ (shrinkRow 775 s6Step216ExitGvExtra ++ []))))⟩

private def s6Step216CompletePlan : HmrEarlyStepPlan := ⟨s6Step216FrontPlan,s6Step216EarlyControlArena,s6Step216EarlyControlPlan,s6Step216CompleteMoves⟩

private theorem s6Step216Complete_apart : List.Disjoint (s6Step216CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769]) [881, 858, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] := by
  have nd : ((s6Step216CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769])++[881, 858, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834]).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  exact (List.nodup_append'.mp nd).2.2

private theorem s6Step216Complete_owned : (s6Step216CompleteOut.rows.flatMap WindowRow.wires++[774, 773, 772, 771, 770, 769]).toFinset⊆s6Step216EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private def s6Step216CompleteMoveArena : Arena := ⟨s6Step216ExitGvAfter.live∪{161},Finset.union_subset s6Step216ExitGvAfter.bounded (by norm_num [arenaWires])⟩

private theorem s6Step216Complete_repack : s6Step216ExitGvAfter.checkRepack s6Step216CompleteMoves=some s6Step216EarlyControlArena := by
  have owned : 875∈s6Step216ExitGvAfter.live := by norm_num [s6Step216ExitGvAfter,arenaWires]
  have reserve : s6Step216ExitGvAfter.reserve {161}=some s6Step216CompleteMoveArena := by
    apply hmrArena_reserve_of_live
    · norm_num [arenaWires]
    · norm_num [s6Step216ExitGvAfter,arenaWires]
    · rfl
  have retired : s6Step216CompleteMoveArena.retireSet {875}=s6Step216EarlyControlArena := by
    unfold Arena.retireSet s6Step216EarlyControlArena
    simp only [Arena.mk.injEq]
    ext q
    simp only [s6Step216CompleteMoveArena,s6Step216ExitGvAfter,arenaWires,Finset.mem_sdiff,Finset.mem_union,Finset.mem_singleton,Finset.mem_filter,Finset.mem_range]
    simp only [Wire] at *
    omega
  simp only [s6Step216CompleteMoves]
  rw [Arena.checkRepack,if_pos owned,reserve]
  change (s6Step216CompleteMoveArena.retireSet {875}).checkRepack []=some s6Step216EarlyControlArena
  rw [retired]
  rfl

private theorem s6Step216EarlyControl_branchOwned : ([858] : List Wire).toFinset⊆s6Step216EarlyControlSigmaArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlSigmaArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_branch : compileHmrBranchRetirement s6Step216EarlyControlSigmaArena 858=some s6Step216EarlyControlOutputArena := by
  apply hmrArena_release_false_of_live
  · exact s6Step216EarlyControl_branchOwned
  · apply hmrArena_diff_of_filter_check s6Step216EarlyControlSigmaArena s6Step216EarlyControlOutputArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) (fun q => ([(0,782),(783,786),(788,790),(791,792),(793,797),(799,800),(802,804),(805,807),(813,815),(818,819),(821,822),(823,825),(826,832),(833,842),(843,845),(846,849),(850,855),(856,858),(859,869),(870,873),(874,875),(876,881),(883,896),(897,899),(901,905),(907,909),(910,914),(917,918),(919,920),(921,925),(927,928)] : List (Nat × Nat)).any (fun r => decide (r.1≤q ∧ q<r.2)) = true) [858] rfl rfl
    decide +kernel

private theorem s6Step216EarlyControl_classEqualityBorrow : s6Step216EarlyControlPositiveArena.checkBorrow (([881, 873] : List Wire).length-1) s6Step216EarlyControlLog.classWork=some s6Step216EarlyControlEqualityArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlPositiveArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlEqualityArena,s6Step216EarlyControlPositiveArena,s6Step216EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step216EarlyControl_classEqualityOwned : ([881, 873] : List Wire).toFinset⊆s6Step216EarlyControlPositiveArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlPositiveArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_classEquality : compileHmrEqualityLog s6Step216EarlyControlPositiveArena [881, 873] 0 s6Step216EarlyControlLog.classWork=some (s6Step216EarlyControlEqualityArena,s6Step216EarlyControlLog.classWork,s6Step216EarlyControlClassPlan.equality) := by
  apply compileHmrEqualityLog_of_parts
  · exact ⟨s6Step216EarlyControl_classEqualityOwned,by decide +kernel,by decide +kernel⟩
  · exact s6Step216EarlyControl_classEqualityBorrow
  · rfl
  · decide +kernel

private theorem s6Step216EarlyControl_classOwned : ([769, 855, 881] : List Wire).toFinset⊆s6Step216EarlyControlZeroArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlZeroArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_positiveBorrow : s6Step216EarlyControlZeroArena.checkBorrow (1) s6Step216EarlyControlLog.positiveWork=some s6Step216EarlyControlPositiveArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlZeroArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlPositiveArena,s6Step216EarlyControlZeroArena,s6Step216EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step216EarlyControl_class : compileHmrSourceClassLog s6Step216EarlyControlZeroArena false 769 s6Step216EarlyControlZeroPlan.top 0 881 s6Step216EarlyControlLog.positiveWork s6Step216EarlyControlLog.classWork=some s6Step216EarlyControlClassPlan := by
  apply compileHmrSourceClassLog_of_logged s6Step216EarlyControlClassPlan s6Step216EarlyControlZeroArena false 769 s6Step216EarlyControlZeroPlan.top 0 881
  constructor
  · decide +kernel
  · exact s6Step216EarlyControl_classOwned
  · exact s6Step216EarlyControl_positiveBorrow
  · exact s6Step216EarlyControl_classEquality

private theorem s6Step216EarlyControl_entryRecordOwned : ([858, 895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step216EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_entrySigmaOwned : ([881, 254] : List Wire).toFinset⊆s6Step216EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_fitBorrow : s6Step216EarlyControlFlagArena.checkBorrow ((47-([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).length)) s6Step216EarlyControlLog.recordFresh=some s6Step216EarlyControlFittedArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlFlagArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlFittedArena,s6Step216EarlyControlFlagArena,s6Step216EarlyControlLog,arenaWires]

private theorem s6Step216EarlyControl_fitOwned : ([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step216EarlyControlFlagArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlFlagArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<787) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (809≤q ∧ q<811) ∨ (813≤q ∧ q<815) ∨ (817≤q ∧ q<819) ∨ (821≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_fit : compileHmrRecordGrowLog s6Step216EarlyControlFlagArena [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step216EarlyControlLog.recordFresh=some s6Step216EarlyControlFittedArena := by
  apply compileHmrRecordGrowLog_of_parts
  · exact ⟨by decide +kernel,s6Step216EarlyControl_fitOwned,by decide +kernel⟩
  · exact s6Step216EarlyControl_fitBorrow

private theorem s6Step216EarlyControl_flagsBorrow : s6Step216EarlyControlEqualityArena.checkBorrow (6) s6Step216EarlyControlLog.flagWork=some s6Step216EarlyControlFlagArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlEqualityArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlFlagArena,s6Step216EarlyControlEqualityArena,s6Step216EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step216EarlyControl_flagsOwned : ([822, 253, 252, 251] : List Wire).toFinset⊆s6Step216EarlyControlEqualityArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlEqualityArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_flags : compileHmrFlagsLog s6Step216EarlyControlClassPlan.equalityArena s6Step216EarlyControlClassPlan.equality.top 253 252 251 s6Step216EarlyControlLog.flagWork=some s6Step216EarlyControlFlagArena := by
  apply compileHmrFlagsLog_of_parts
  · exact ⟨by decide +kernel,s6Step216EarlyControl_flagsOwned⟩
  · exact s6Step216EarlyControl_flagsBorrow

private theorem s6Step216EarlyControl_historyBorrow : s6Step216EarlyControlArena.checkBorrow ((47-([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).length)) s6Step216EarlyControlLog.recordFresh=some s6Step216EarlyControlHistoryArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlHistoryArena,s6Step216EarlyControlArena,s6Step216EarlyControlLog,arenaWires]

private theorem s6Step216EarlyControl_historyOwned : ([895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] : List Wire).toFinset⊆s6Step216EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_history : compileHmrRecordGrowLog s6Step216EarlyControlArena [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step216EarlyControlLog.recordFresh=some s6Step216EarlyControlHistoryArena := by
  apply compileHmrRecordGrowLog_of_parts
  · exact ⟨by decide +kernel,s6Step216EarlyControl_historyOwned,by decide +kernel⟩
  · exact s6Step216EarlyControl_historyBorrow

private theorem s6Step216EarlyControl_sigmaOwned : ([254, 881] : List Wire).toFinset⊆s6Step216EarlyControlHistoryArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlHistoryArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_sigmaReleaseOwned : ([881] : List Wire).toFinset⊆s6Step216EarlyControlHistoryArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlHistoryArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_sigmaRelease : s6Step216EarlyControlHistoryArena.release {881} (fun _ => false)=some s6Step216EarlyControlSigmaArena := by
  apply hmrArena_release_false_of_live
  · exact s6Step216EarlyControl_sigmaReleaseOwned
  · ext q
    simp [s6Step216EarlyControlSigmaArena,s6Step216EarlyControlHistoryArena,arenaWires]
    simp only [Wire] at *
    omega

private theorem s6Step216EarlyControl_sigma : compileHmrSigmaDropLog s6Step216EarlyControlHistoryArena false 0 0 254 881 []=some s6Step216EarlyControlSigmaArena := by
  apply compileHmrSigmaDropLog_early_of_parts
  · exact ⟨by decide +kernel,s6Step216EarlyControl_sigmaOwned⟩
  · exact s6Step216EarlyControl_sigmaRelease

private theorem s6Step216EarlyControl_zeroBorrow : s6Step216EarlyControlArena.checkBorrow (([774, 773, 772, 771, 770, 769] : List Wire).length-1) s6Step216EarlyControlLog.zeroWork=some s6Step216EarlyControlZeroArena := by
  apply Arena.checkBorrow_of_parts
  · decide +kernel
  · apply hmrArena_reserve_of_live
    · norm_num [s6Step216EarlyControlLog,arenaWires,Finset.insert_subset_iff]
    · apply hmrLayout_disjoint_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
      decide +kernel
    · ext q
      simp [s6Step216EarlyControlZeroArena,s6Step216EarlyControlArena,s6Step216EarlyControlLog,arenaWires]
      simp only [Wire] at *
      omega

private theorem s6Step216EarlyControl_zeroOwned : ([774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step216EarlyControlArena.live := by
  apply hmrLayout_owned_of_filter s6Step216EarlyControlArena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<875) ∨ (876≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EarlyControl_zero : compileHmrEqualityLog s6Step216EarlyControlArena [774, 773, 772, 771, 770, 769] 0 s6Step216EarlyControlLog.zeroWork=some (s6Step216EarlyControlZeroArena,s6Step216EarlyControlLog.zeroWork,s6Step216EarlyControlZeroPlan) := by
  apply compileHmrEqualityLog_of_parts
  · exact ⟨s6Step216EarlyControl_zeroOwned,by decide +kernel,by decide +kernel⟩
  · exact s6Step216EarlyControl_zeroBorrow
  · rfl
  · decide +kernel

private theorem s6Step216EarlyControl_logged : s6Step216EarlyControlPlan.Logged s6Step216EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 881 254 253 252 251 858 47 := by
  constructor
  · decide +kernel
  · decide +kernel
  · decide +kernel
  · exact s6Step216EarlyControl_entryRecordOwned
  · decide +kernel
  · exact s6Step216EarlyControl_entrySigmaOwned
  · decide +kernel
  · exact s6Step216EarlyControl_zero
  · exact s6Step216EarlyControl_class
  · decide +kernel
  · decide +kernel
  · exact s6Step216EarlyControl_flags
  · exact s6Step216EarlyControl_fit
  · exact s6Step216EarlyControl_history
  · exact s6Step216EarlyControl_sigma
  · exact s6Step216EarlyControl_branch

private theorem s6Step216EarlyControl_plan_checked : compileHmrEarlyControlLog s6Step216EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 881 254 253 252 251 858 47 s6Step216EarlyControlLog=some s6Step216EarlyControlPlan :=
  compileHmrEarlyControlLog_of_logged s6Step216EarlyControlPlan s6Step216EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 881 254 253 252 251 858 47 s6Step216EarlyControl_logged

private def s6Step216EntryFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩

private def s6Step216EntryFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779],776⟩

private def s6Step216EntryGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161],777⟩

private def s6Step216EntryGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩

private def s6Step216FrontBank : WindowBank := ⟨s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow⟩

private def s6Step216Add0A : List Wire := [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 882, 795]

private def s6Step216Add0B : List Wire := [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 845, 777]

private def s6Step216Add1A : List Wire := [255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802, 776]

private def s6Step216Add1B : List Wire := [511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 807, 775]

private theorem s6Step216Counter_apart : Disjoint s6Step216HeadFvAfter.live s6Step216CounterWork.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step216HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Counter_borrowed : s6Step216HeadFvAfter.checkBorrow 4 s6Step216CounterWork=some s6Step216CounterDuring := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide +kernel)]
  exact hmrArena_reserve_of_live s6Step216HeadFvAfter s6Step216CounterDuring s6Step216CounterWork.toFinset s6Step216Counter_bounded s6Step216Counter_apart rfl

private theorem s6Step216Counter_owned : (881::[774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step216HeadFvAfter.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Counter_checked : compileHmrCounterStepLog s6Step216HeadFvAfter true 881 [774, 773, 772, 771, 770, 769] s6Step216CounterWork=some s6Step216CounterDuring := by
  have owned : ∀q∈881::[774, 773, 772, 771, 770, 769],q∈s6Step216HeadFvAfter.live := fun q hq => s6Step216Counter_owned (List.mem_toFinset.mpr hq)
  unfold compileHmrCounterStepLog
  rw [if_pos (And.intro (by decide) (And.intro (by decide) owned))]
  exact s6Step216Counter_borrowed

private def s6Step216EntryFAfter : Arena := s6Step216EntryFBefore

private theorem s6Step216EntryBank_incomingDistinct : ([s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216EntryF_Incoming : rowsOwned s6Step216EntryFBefore [s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] 0 s6Step216EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216EntryBank_outgoingOwned : rowsOwned s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step216EntryGvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216EntryF_Outgoing : rowsOwned s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] :=
  hmrRows_owned_drop s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] 0 s6Step216EntryBank_outgoingOwned

private theorem s6Step216EntryF_distinct : (s6Step216EntryFRow.sign::s6Step216EntryFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216EntryF_owned : (s6Step216EntryFRow.sign::s6Step216EntryFRow.payload).toFinset⊆s6Step216EntryFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EntryF_reserved : s6Step216EntryFBefore.reserve s6Step216EntryFFresh.toFinset=some s6Step216EntryFAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216EntryFFresh,arenaWires]
  · norm_num [s6Step216EntryFBefore,s6Step216EntryFFresh,arenaWires]
  · simp only [s6Step216EntryFFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step216EntryF_checked : planRowResizeLog s6Step216EntryFBefore s6Step216EntryFRow 162 s6Step216EntryFFresh=
    some (s6Step216EntryFAfter,⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩,growRow 795 s6Step216EntryFFresh) := by
  have result := planRowResizeLog_of_growth s6Step216EntryFBefore s6Step216EntryFAfter s6Step216EntryFRow 162 s6Step216EntryFFresh
    s6Step216EntryF_distinct s6Step216EntryF_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216EntryF_reserved
  have rowEq : WindowRow.mk (s6Step216EntryFRow.payload++s6Step216EntryFFresh) s6Step216EntryFRow.sign=⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216EntryFvAfter : Arena := s6Step216EntryFBefore

private def s6Step216EntryFvBefore : Arena := s6Step216EntryFBefore

private theorem s6Step216EntryFv_Incoming : rowsOwned s6Step216EntryFvBefore [s6Step216EntryFvRow,s6Step216EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] 2 s6Step216EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216EntryFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216EntryFv_Outgoing : rowsOwned s6Step216EntryGvAfter [s6Step216EntryFvOut,s6Step216EntryGvOut] :=
  hmrRows_owned_drop s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] 2 s6Step216EntryBank_outgoingOwned

private theorem s6Step216EntryFv_distinct : (s6Step216EntryFvRow.sign::s6Step216EntryFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216EntryFv_owned : (s6Step216EntryFvRow.sign::s6Step216EntryFvRow.payload).toFinset⊆s6Step216EntryFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216EntryFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EntryFv_reserved : s6Step216EntryFvBefore.reserve s6Step216EntryFvFresh.toFinset=some s6Step216EntryFvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216EntryFvFresh,arenaWires]
  · norm_num [s6Step216EntryFvBefore,s6Step216EntryFBefore,s6Step216EntryFvFresh,arenaWires]
  · simp only [s6Step216EntryFvFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step216EntryFv_checked : planRowResizeLog s6Step216EntryFvBefore s6Step216EntryFvRow 122 s6Step216EntryFvFresh=
    some (s6Step216EntryFvAfter,⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779],776⟩,growRow 776 s6Step216EntryFvFresh) := by
  have result := planRowResizeLog_of_growth s6Step216EntryFvBefore s6Step216EntryFvAfter s6Step216EntryFvRow 122 s6Step216EntryFvFresh
    s6Step216EntryFv_distinct s6Step216EntryFv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216EntryFv_reserved
  have rowEq : WindowRow.mk (s6Step216EntryFvRow.payload++s6Step216EntryFvFresh) s6Step216EntryFvRow.sign=⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779],776⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216EntryGAfter : Arena := s6Step216EntryFBefore

private def s6Step216EntryGBefore : Arena := s6Step216EntryFBefore

private theorem s6Step216EntryG_Incoming : rowsOwned s6Step216EntryGBefore [s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] 1 s6Step216EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216EntryGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216EntryG_Outgoing : rowsOwned s6Step216EntryGvAfter [s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] :=
  hmrRows_owned_drop s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] 1 s6Step216EntryBank_outgoingOwned

private theorem s6Step216EntryG_distinct : (s6Step216EntryGRow.sign::s6Step216EntryGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216EntryG_owned : (s6Step216EntryGRow.sign::s6Step216EntryGRow.payload).toFinset⊆s6Step216EntryGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216EntryGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EntryG_reserved : s6Step216EntryGBefore.reserve s6Step216EntryGFresh.toFinset=some s6Step216EntryGAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216EntryGFresh,arenaWires]
  · norm_num [s6Step216EntryGBefore,s6Step216EntryFBefore,s6Step216EntryGFresh,arenaWires]
  · simp only [s6Step216EntryGFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step216EntryG_checked : planRowResizeLog s6Step216EntryGBefore s6Step216EntryGRow 162 s6Step216EntryGFresh=
    some (s6Step216EntryGAfter,⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161],777⟩,growRow 777 s6Step216EntryGFresh) := by
  have result := planRowResizeLog_of_growth s6Step216EntryGBefore s6Step216EntryGAfter s6Step216EntryGRow 162 s6Step216EntryGFresh
    s6Step216EntryG_distinct s6Step216EntryG_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216EntryG_reserved
  have rowEq : WindowRow.mk (s6Step216EntryGRow.payload++s6Step216EntryGFresh) s6Step216EntryGRow.sign=⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161],777⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216EntryGvBefore : Arena := s6Step216EntryFBefore

private theorem s6Step216EntryGv_Incoming : rowsOwned s6Step216EntryGvBefore [s6Step216EntryGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow] 3 s6Step216EntryBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216EntryGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216EntryGv_Outgoing : rowsOwned s6Step216EntryGvAfter [s6Step216EntryGvOut] :=
  hmrRows_owned_drop s6Step216EntryGvAfter [s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut] 3 s6Step216EntryBank_outgoingOwned

private theorem s6Step216EntryGv_distinct : (s6Step216EntryGvRow.sign::s6Step216EntryGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216EntryGv_owned : (s6Step216EntryGvRow.sign::s6Step216EntryGvRow.payload).toFinset⊆s6Step216EntryGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216EntryGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216EntryGv_reserved : s6Step216EntryGvBefore.reserve s6Step216EntryGvFresh.toFinset=some s6Step216EntryGvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216EntryGvFresh,arenaWires]
  · norm_num [s6Step216EntryGvBefore,s6Step216EntryFBefore,s6Step216EntryGvFresh,arenaWires]
  · simp only [s6Step216EntryGvFresh,List.toFinset_nil,Finset.union_empty]
    rfl

private theorem s6Step216EntryGv_checked : planRowResizeLog s6Step216EntryGvBefore s6Step216EntryGvRow 122 s6Step216EntryGvFresh=
    some (s6Step216EntryGvAfter,⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩,growRow 775 s6Step216EntryGvFresh) := by
  have result := planRowResizeLog_of_growth s6Step216EntryGvBefore s6Step216EntryGvAfter s6Step216EntryGvRow 122 s6Step216EntryGvFresh
    s6Step216EntryGv_distinct s6Step216EntryGv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216EntryGv_reserved
  have rowEq : WindowRow.mk (s6Step216EntryGvRow.payload++s6Step216EntryGvFresh) s6Step216EntryGvRow.sign=⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step216EntryBank_rows : planWindowRowsLog s6Step216EntryFBefore [(s6Step216EntryFRow,162),(s6Step216EntryGRow,162),(s6Step216EntryFvRow,122),(s6Step216EntryGvRow,122)] [s6Step216EntryFFresh,s6Step216EntryGFresh,s6Step216EntryFvFresh,s6Step216EntryGvFresh]=
    some (s6Step216EntryGvAfter,[s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut],(growRow 795 s6Step216EntryFFresh ++ (growRow 777 s6Step216EntryGFresh ++ (growRow 776 s6Step216EntryFvFresh ++ (growRow 775 s6Step216EntryGvFresh ++ []))))) := by
  have h4 : planWindowRowsLog s6Step216EntryGvAfter [] []=some (s6Step216EntryGvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step216EntryGvBefore s6Step216EntryGvAfter s6Step216EntryGvAfter
    s6Step216EntryGvRow s6Step216EntryGvOut 122 s6Step216EntryGvFresh [] [] []
    (growRow 775 s6Step216EntryGvFresh) ([]) s6Step216EntryGv_Incoming s6Step216EntryGv_checked h4 s6Step216EntryGv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step216EntryFvBefore s6Step216EntryFvAfter s6Step216EntryGvAfter
    s6Step216EntryFvRow s6Step216EntryFvOut 122 s6Step216EntryFvFresh [(s6Step216EntryGvRow,122)] [s6Step216EntryGvFresh] [s6Step216EntryGvOut]
    (growRow 776 s6Step216EntryFvFresh) ((growRow 775 s6Step216EntryGvFresh ++ [])) s6Step216EntryFv_Incoming s6Step216EntryFv_checked h3 s6Step216EntryFv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step216EntryGBefore s6Step216EntryGAfter s6Step216EntryGvAfter
    s6Step216EntryGRow s6Step216EntryGOut 162 s6Step216EntryGFresh [(s6Step216EntryFvRow,122),(s6Step216EntryGvRow,122)] [s6Step216EntryFvFresh,s6Step216EntryGvFresh] [s6Step216EntryFvOut,s6Step216EntryGvOut]
    (growRow 777 s6Step216EntryGFresh) ((growRow 776 s6Step216EntryFvFresh ++ (growRow 775 s6Step216EntryGvFresh ++ []))) s6Step216EntryG_Incoming s6Step216EntryG_checked h2 s6Step216EntryG_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step216EntryFBefore s6Step216EntryFAfter s6Step216EntryGvAfter
    s6Step216EntryFRow s6Step216EntryFOut 162 s6Step216EntryFFresh [(s6Step216EntryGRow,162),(s6Step216EntryFvRow,122),(s6Step216EntryGvRow,122)] [s6Step216EntryGFresh,s6Step216EntryFvFresh,s6Step216EntryGvFresh] [s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut]
    (growRow 795 s6Step216EntryFFresh) ((growRow 777 s6Step216EntryGFresh ++ (growRow 776 s6Step216EntryFvFresh ++ (growRow 775 s6Step216EntryGvFresh ++ [])))) s6Step216EntryF_Incoming s6Step216EntryF_checked h1 s6Step216EntryF_Outgoing
  exact h0

private theorem s6Step216EntryBank_checked : compileHmrBankResizeLog .entry s6Step216EntryFBefore ⟨s6Step216EntryFRow,s6Step216EntryGRow,s6Step216EntryFvRow,s6Step216EntryGvRow⟩ ⟨162,162,122,122⟩ [s6Step216EntryFFresh,s6Step216EntryGFresh,s6Step216EntryFvFresh,s6Step216EntryGvFresh]=
    some (s6Step216EntryGvAfter,⟨s6Step216EntryFOut,s6Step216EntryGOut,s6Step216EntryFvOut,s6Step216EntryGvOut⟩,(growRow 795 s6Step216EntryFFresh ++ (growRow 777 s6Step216EntryGFresh ++ (growRow 776 s6Step216EntryFvFresh ++ (growRow 775 s6Step216EntryGvFresh ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step216EntryBank_rows]
  rfl

private def s6Step216ExitFAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216ExitGAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216ExitFBefore : Arena := s6Step216ExitGAfter

private def s6Step216ExitFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 882],795⟩

private def s6Step216ExitFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802],776⟩

private def s6Step216ExitGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 845],777⟩

private def s6Step216ExitGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 807],775⟩

private theorem s6Step216ExitBank_incomingDistinct : ([s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216ExitF_Incoming : rowsOwned s6Step216ExitFBefore [s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] 1 s6Step216ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216ExitFBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216ExitBank_outgoingOwned : rowsOwned s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step216ExitGvAfter (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216ExitF_Outgoing : rowsOwned s6Step216ExitGvAfter [s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] :=
  hmrRows_owned_drop s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] 1 s6Step216ExitBank_outgoingOwned

private theorem s6Step216ExitF_distinct : (s6Step216ExitFRow.sign::s6Step216ExitFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216ExitF_owned : (s6Step216ExitFRow.sign::s6Step216ExitFRow.payload).toFinset⊆s6Step216ExitFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216ExitFBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216ExitF_retired : s6Step216ExitFBefore.retireSet s6Step216ExitFExtra.toFinset=s6Step216ExitFAfter := by
  unfold Arena.retireSet s6Step216ExitFAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step216ExitFBefore,s6Step216ExitGAfter,s6Step216ExitFExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step216ExitF_checked : planRowResizeLog s6Step216ExitFBefore s6Step216ExitFRow 162 []=
    some (s6Step216ExitFAfter,s6Step216ExitFOut,shrinkRow 795 s6Step216ExitFExtra) := by
  have result := planRowResizeLog_of_shrink s6Step216ExitFBefore s6Step216ExitFRow 162 s6Step216ExitF_distinct s6Step216ExitF_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step216ExitFRow.payload.take 162) s6Step216ExitFRow.sign=s6Step216ExitFOut := by decide +kernel
  have hi : s6Step216ExitFRow.payload.drop 162=s6Step216ExitFExtra := by decide +kernel
  rw [lo,hi,s6Step216ExitF_retired] at result
  exact result

private def s6Step216ExitFvAfter : Arena := s6Step216ExitFAfter

private def s6Step216ExitFvBefore : Arena := s6Step216ExitFAfter

private theorem s6Step216ExitFv_Incoming : rowsOwned s6Step216ExitFvBefore [s6Step216ExitFvRow,s6Step216ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] 2 s6Step216ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216ExitFvBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216ExitFv_Outgoing : rowsOwned s6Step216ExitGvAfter [s6Step216ExitFvOut,s6Step216ExitGvOut] :=
  hmrRows_owned_drop s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] 2 s6Step216ExitBank_outgoingOwned

private theorem s6Step216ExitFv_distinct : (s6Step216ExitFvRow.sign::s6Step216ExitFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216ExitFv_owned : (s6Step216ExitFvRow.sign::s6Step216ExitFvRow.payload).toFinset⊆s6Step216ExitFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216ExitFvBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216ExitFv_reserved : s6Step216ExitFvBefore.reserve (∅ : Finset Wire)=some s6Step216ExitFvAfter := by
  apply hmrArena_reserve_of_live
  · simp
  · simp
  · simp only [Finset.union_empty]; rfl

private theorem s6Step216ExitFv_checked : planRowResizeLog s6Step216ExitFvBefore s6Step216ExitFvRow 123 []=
    some (s6Step216ExitFvAfter,s6Step216ExitFvOut,growRow 776 []) := by
  have result := planRowResizeLog_of_growth s6Step216ExitFvBefore s6Step216ExitFvAfter s6Step216ExitFvRow 123 []
    s6Step216ExitFv_distinct s6Step216ExitFv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216ExitFv_reserved
  have rowEq : WindowRow.mk (s6Step216ExitFvRow.payload++[]) s6Step216ExitFvRow.sign=s6Step216ExitFvOut := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216ExitGBefore : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private theorem s6Step216ExitG_Incoming : rowsOwned s6Step216ExitGBefore [s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] 0 s6Step216ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216ExitGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216ExitG_Outgoing : rowsOwned s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] :=
  hmrRows_owned_drop s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] 0 s6Step216ExitBank_outgoingOwned

private theorem s6Step216ExitG_distinct : (s6Step216ExitGRow.sign::s6Step216ExitGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216ExitG_owned : (s6Step216ExitGRow.sign::s6Step216ExitGRow.payload).toFinset⊆s6Step216ExitGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216ExitGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216ExitG_retired : s6Step216ExitGBefore.retireSet s6Step216ExitGExtra.toFinset=s6Step216ExitGAfter := by
  unfold Arena.retireSet s6Step216ExitGAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step216ExitGBefore,s6Step216ExitGExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step216ExitG_checked : planRowResizeLog s6Step216ExitGBefore s6Step216ExitGRow 161 []=
    some (s6Step216ExitGAfter,s6Step216ExitGOut,shrinkRow 777 s6Step216ExitGExtra) := by
  have result := planRowResizeLog_of_shrink s6Step216ExitGBefore s6Step216ExitGRow 161 s6Step216ExitG_distinct s6Step216ExitG_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step216ExitGRow.payload.take 161) s6Step216ExitGRow.sign=s6Step216ExitGOut := by decide +kernel
  have hi : s6Step216ExitGRow.payload.drop 161=s6Step216ExitGExtra := by decide +kernel
  rw [lo,hi,s6Step216ExitG_retired] at result
  exact result

private def s6Step216ExitGvBefore : Arena := s6Step216ExitFAfter

private theorem s6Step216ExitGv_Incoming : rowsOwned s6Step216ExitGvBefore [s6Step216ExitGvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216ExitGRow,s6Step216ExitFRow,s6Step216ExitFvRow,s6Step216ExitGvRow] 3 s6Step216ExitBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216ExitGvBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216ExitGv_Outgoing : rowsOwned s6Step216ExitGvAfter [s6Step216ExitGvOut] :=
  hmrRows_owned_drop s6Step216ExitGvAfter [s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut] 3 s6Step216ExitBank_outgoingOwned

private theorem s6Step216ExitGv_distinct : (s6Step216ExitGvRow.sign::s6Step216ExitGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216ExitGv_owned : (s6Step216ExitGvRow.sign::s6Step216ExitGvRow.payload).toFinset⊆s6Step216ExitGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216ExitGvBefore (fun q => (0≤q ∧ q<161) ∨ (162≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216ExitGv_retired : s6Step216ExitGvBefore.retireSet s6Step216ExitGvExtra.toFinset=s6Step216ExitGvAfter := by
  unfold Arena.retireSet s6Step216ExitGvAfter
  simp only [Arena.mk.injEq]
  ext q
  simp only [s6Step216ExitGvBefore,s6Step216ExitFAfter,s6Step216ExitGvExtra,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_sdiff,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
  simp only [Wire] at *
  omega

private theorem s6Step216ExitGv_checked : planRowResizeLog s6Step216ExitGvBefore s6Step216ExitGvRow 122 []=
    some (s6Step216ExitGvAfter,s6Step216ExitGvOut,shrinkRow 775 s6Step216ExitGvExtra) := by
  have result := planRowResizeLog_of_shrink s6Step216ExitGvBefore s6Step216ExitGvRow 122 s6Step216ExitGv_distinct s6Step216ExitGv_owned (by decide +kernel)
  have lo : WindowRow.mk (s6Step216ExitGvRow.payload.take 122) s6Step216ExitGvRow.sign=s6Step216ExitGvOut := by decide +kernel
  have hi : s6Step216ExitGvRow.payload.drop 122=s6Step216ExitGvExtra := by decide +kernel
  rw [lo,hi,s6Step216ExitGv_retired] at result
  exact result

private theorem s6Step216ExitBank_rows : planWindowRowsLog s6Step216ExitGBefore [(s6Step216ExitGRow,161),(s6Step216ExitFRow,162),(s6Step216ExitFvRow,123),(s6Step216ExitGvRow,122)] [[],[],[],[]]=
    some (s6Step216ExitGvAfter,[s6Step216ExitGOut,s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut],(shrinkRow 777 s6Step216ExitGExtra ++ (shrinkRow 795 s6Step216ExitFExtra ++ (growRow 776 [] ++ (shrinkRow 775 s6Step216ExitGvExtra ++ []))))) := by
  have h4 : planWindowRowsLog s6Step216ExitGvAfter [] []=some (s6Step216ExitGvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step216ExitGvBefore s6Step216ExitGvAfter s6Step216ExitGvAfter
    s6Step216ExitGvRow s6Step216ExitGvOut 122 [] [] [] []
    (shrinkRow 775 s6Step216ExitGvExtra) ([]) s6Step216ExitGv_Incoming s6Step216ExitGv_checked h4 s6Step216ExitGv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step216ExitFvBefore s6Step216ExitFvAfter s6Step216ExitGvAfter
    s6Step216ExitFvRow s6Step216ExitFvOut 123 [] [(s6Step216ExitGvRow,122)] [[]] [s6Step216ExitGvOut]
    (growRow 776 []) ((shrinkRow 775 s6Step216ExitGvExtra ++ [])) s6Step216ExitFv_Incoming s6Step216ExitFv_checked h3 s6Step216ExitFv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step216ExitFBefore s6Step216ExitFAfter s6Step216ExitGvAfter
    s6Step216ExitFRow s6Step216ExitFOut 162 [] [(s6Step216ExitFvRow,123),(s6Step216ExitGvRow,122)] [[],[]] [s6Step216ExitFvOut,s6Step216ExitGvOut]
    (shrinkRow 795 s6Step216ExitFExtra) ((growRow 776 [] ++ (shrinkRow 775 s6Step216ExitGvExtra ++ []))) s6Step216ExitF_Incoming s6Step216ExitF_checked h2 s6Step216ExitF_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step216ExitGBefore s6Step216ExitGAfter s6Step216ExitGvAfter
    s6Step216ExitGRow s6Step216ExitGOut 161 [] [(s6Step216ExitFRow,162),(s6Step216ExitFvRow,123),(s6Step216ExitGvRow,122)] [[],[],[]] [s6Step216ExitFOut,s6Step216ExitFvOut,s6Step216ExitGvOut]
    (shrinkRow 777 s6Step216ExitGExtra) ((shrinkRow 795 s6Step216ExitFExtra ++ (growRow 776 [] ++ (shrinkRow 775 s6Step216ExitGvExtra ++ [])))) s6Step216ExitG_Incoming s6Step216ExitG_checked h1 s6Step216ExitG_Outgoing
  exact h0

private theorem s6Step216ExitBank_checked : compileHmrBankResizeLog .exit s6Step216ExitGBefore ⟨s6Step216ExitFRow,s6Step216ExitGRow,s6Step216ExitFvRow,s6Step216ExitGvRow⟩ ⟨162,161,123,122⟩ [[],[],[],[]]=
    some (s6Step216ExitGvAfter,⟨s6Step216ExitFOut,s6Step216ExitGOut,s6Step216ExitFvOut,s6Step216ExitGvOut⟩,(shrinkRow 777 s6Step216ExitGExtra ++ (shrinkRow 795 s6Step216ExitFExtra ++ (growRow 776 [] ++ (shrinkRow 775 s6Step216ExitGvExtra ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step216ExitBank_rows]
  rfl

private theorem s6Step216Add0_apart : Disjoint s6Step216Add0Arena.live s6Step216Add0Work.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step216Add0Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Add0_card : s6Step216Add0Arena.live.card=889 := by
  decide +kernel

private theorem s6Step216Add0_borrowed : s6Step216Add0Arena.checkBorrow (hmrHybridCount s6Step216Add0Arena s6Step216Add0B.length) s6Step216Add0Work=some s6Step216Add0During := by
  have len : s6Step216Add0Work.length=hmrHybridCount s6Step216Add0Arena s6Step216Add0B.length := by
    rw [hmrHybridCount,s6Step216Add0_card]
    decide +kernel
  have nd : s6Step216Add0Work.Nodup := by apply hmrLayout_nodup_of_sorted; decide +kernel
  unfold Arena.checkBorrow
  rw [if_pos (And.intro len nd)]
  exact hmrArena_reserve_of_live s6Step216Add0Arena s6Step216Add0During s6Step216Add0Work.toFinset s6Step216Add0_bounded s6Step216Add0_apart rfl

private theorem s6Step216Add0_distinct : (855::858::873::(s6Step216Add0A++s6Step216Add0B)).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216Add0_owned : (855::858::873::(s6Step216Add0A++s6Step216Add0B)).toFinset⊆s6Step216Add0Arena.live := by
  apply hmrLayout_owned_of_filter s6Step216Add0Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Add0_checked : compileHmrHybridCinLog s6Step216Add0Arena 858 855 873 s6Step216Add0A s6Step216Add0B s6Step216Add0Work=some s6Step216Add0During := by
  exact compileHmrHybridCinLog_of_parts s6Step216Add0Arena s6Step216Add0During 858 855 873 s6Step216Add0A s6Step216Add0B s6Step216Add0Work
    (by decide +kernel) (by decide +kernel) s6Step216Add0_distinct
    (fun q hq => s6Step216Add0_owned (List.mem_toFinset.mpr hq)) s6Step216Add0_borrowed

private theorem s6Step216Add1_apart : Disjoint s6Step216Add1Arena.live s6Step216Add1Work.toFinset := by
  apply hmrLayout_disjoint_of_filter s6Step216Add1Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Add1_card : s6Step216Add1Arena.live.card=889 := by
  decide +kernel

private theorem s6Step216Add1_borrowed : s6Step216Add1Arena.checkBorrow (hmrHybridCount s6Step216Add1Arena s6Step216Add1B.length) s6Step216Add1Work=some s6Step216Add1During := by
  have len : s6Step216Add1Work.length=hmrHybridCount s6Step216Add1Arena s6Step216Add1B.length := by
    rw [hmrHybridCount,s6Step216Add1_card]
    decide +kernel
  have nd : s6Step216Add1Work.Nodup := by apply hmrLayout_nodup_of_sorted; decide +kernel
  unfold Arena.checkBorrow
  rw [if_pos (And.intro len nd)]
  exact hmrArena_reserve_of_live s6Step216Add1Arena s6Step216Add1During s6Step216Add1Work.toFinset s6Step216Add1_bounded s6Step216Add1_apart rfl

private theorem s6Step216Add1_distinct : (855::858::873::(s6Step216Add1A++s6Step216Add1B)).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216Add1_owned : (855::858::873::(s6Step216Add1A++s6Step216Add1B)).toFinset⊆s6Step216Add1Arena.live := by
  apply hmrLayout_owned_of_filter s6Step216Add1Arena (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<869) ∨ (870≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216Add1_checked : compileHmrHybridCinLog s6Step216Add1Arena 858 855 873 s6Step216Add1A s6Step216Add1B s6Step216Add1Work=some s6Step216Add1During := by
  exact compileHmrHybridCinLog_of_parts s6Step216Add1Arena s6Step216Add1During 858 855 873 s6Step216Add1A s6Step216Add1B s6Step216Add1Work
    (by decide +kernel) (by decide +kernel) s6Step216Add1_distinct
    (fun q hq => s6Step216Add1_owned (List.mem_toFinset.mpr hq)) s6Step216Add1_borrowed

private theorem s6Step216F4_apart : Disjoint (s6Step216Add0A++s6Step216Add0B).toFinset (s6Step216Add1A++s6Step216Add1B).toFinset := by
  have nd : ((s6Step216Add0A++s6Step216Add0B)++(s6Step216Add1A++s6Step216Add1B)).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  apply Finset.disjoint_left.mpr
  intro q hq hr
  exact List.disjoint_left.mp (List.nodup_append'.mp nd).2.2 (List.mem_toFinset.mp hq) (List.mem_toFinset.mp hr)

private theorem s6Step216F4_carry : s6Step216F4FlagArena.checkBorrow 1 [873]=some s6Step216Add0Arena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step216F4FlagArena,s6Step216HeadFvAfter,arenaWires]
  · ext q
    simp only [s6Step216F4FlagArena,s6Step216HeadFvAfter,s6Step216Add0Arena,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_union,Finset.mem_singleton,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216F4_distinct : (881::858::855::873::((s6Step216Add0A++s6Step216Add1A)++(s6Step216Add0B++s6Step216Add1B))).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216F4_flag : s6Step216HeadFvAfter.checkBorrow 1 [855]=some s6Step216F4FlagArena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step216HeadFvAfter,arenaWires]
  · rfl

private theorem s6Step216F4_owned : (881::858::((s6Step216Add0A++s6Step216Add1A)++(s6Step216Add0B++s6Step216Add1B))).toFinset⊆s6Step216HeadFvAfter.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216F4_checked : compileHmrHybridF4Log s6Step216HeadFvAfter 881 858 s6Step216Add0A s6Step216Add0B s6Step216Add1A s6Step216Add1B [855] [873] s6Step216Add0Work s6Step216Add1Work=some s6Step216F4Plan := by
  exact compileHmrHybridF4Log_of_parts s6Step216HeadFvAfter s6Step216F4FlagArena s6Step216Add0Arena s6Step216Add0During s6Step216Add1During 881 858
    s6Step216Add0A s6Step216Add0B s6Step216Add1A s6Step216Add1B [855] [873] s6Step216Add0Work s6Step216Add1Work
    (fun q hq => s6Step216F4_owned (List.mem_toFinset.mpr hq)) s6Step216F4_flag s6Step216F4_carry
    s6Step216F4_distinct s6Step216F4_apart s6Step216Add0_checked s6Step216Add1_checked

private theorem s6Step216Front_branch : s6Step216FrontSigmaArena.checkBorrow 1 [858]=some s6Step216HeadGBefore := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step216FrontSigmaArena,s6Step216EntryGvAfter,s6Step216EntryFBefore,arenaWires]
  · ext q
    simp only [s6Step216FrontSigmaArena,s6Step216EntryGvAfter,s6Step216EntryFBefore,s6Step216HeadGBefore,arenaWires,Finset.mem_filter,Finset.mem_range,Finset.mem_union,Finset.mem_singleton,List.toFinset_cons,List.toFinset_nil,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216Front_entry : HmrFrontEntryValid s6Step216EntryFBefore s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ true 0 [774, 773, 772, 771, 770, 769] := by
  have nd : ([774, 773, 772, 771, 770, 769]++(s6Step216FrontBank.rows.flatMap WindowRow.wires)).Nodup := by
    apply hmrLayout_nodup_of_sorted
    decide +kernel
  have owned : ([774, 773, 772, 771, 770, 769] : List Wire).toFinset⊆s6Step216EntryFBefore.live := by
    apply hmrLayout_owned_of_filter s6Step216EntryFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<858) ∨ (859≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<881) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel
  have apart : Disjoint ([774, 773, 772, 771, 770, 769] : List Wire).toFinset (s6Step216FrontBank.rows.flatMap WindowRow.wires).toFinset := by
    apply Finset.disjoint_left.mpr
    intro q hq hr
    exact List.disjoint_left.mp (List.nodup_append'.mp nd).2.2 (List.mem_toFinset.mp hq) (List.mem_toFinset.mp hr)
  exact ⟨by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,by decide +kernel,(List.nodup_append'.mp nd).1,fun q hq => owned (List.mem_toFinset.mpr hq),apart⟩

private theorem s6Step216Front_sigma : s6Step216EntryGvAfter.checkBorrow 1 [881]=some s6Step216FrontSigmaArena := by
  unfold Arena.checkBorrow
  rw [if_pos (by decide)]
  apply hmrArena_reserve_of_live
  · norm_num [arenaWires]
  · norm_num [s6Step216EntryGvAfter,s6Step216EntryFBefore,arenaWires]
  · rfl

private def s6Step216HeadFAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216HeadGAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216HeadFBefore : Arena := s6Step216HeadGAfter

private def s6Step216HeadFRow : WindowRow := ⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417],795⟩

private def s6Step216HeadFvRow : WindowRow := ⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779],776⟩

private def s6Step216HeadGRow : WindowRow := ⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161],777⟩

private def s6Step216HeadGvRow : WindowRow := ⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784],775⟩

private theorem s6Step216HeadBank_incomingDistinct : ([s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow].flatMap WindowRow.wires).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216HeadF_Incoming : rowsOwned s6Step216HeadFBefore [s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] 1 s6Step216HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216HeadFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216HeadBank_outgoingOwned : rowsOwned s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] := by
  constructor
  · apply hmrLayout_nodup_of_sorted
    decide +kernel
  · apply hmrLayout_owned_of_filter s6Step216HeadFvAfter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (802≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216HeadF_Outgoing : rowsOwned s6Step216HeadFvAfter [s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] :=
  hmrRows_owned_drop s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] 1 s6Step216HeadBank_outgoingOwned

private theorem s6Step216HeadF_distinct : (s6Step216HeadFRow.sign::s6Step216HeadFRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216HeadF_owned : (s6Step216HeadFRow.sign::s6Step216HeadFRow.payload).toFinset⊆s6Step216HeadFBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadFBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216HeadF_reserved : s6Step216HeadFBefore.reserve s6Step216HeadFFresh.toFinset=some s6Step216HeadFAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216HeadFFresh,arenaWires]
  · norm_num [s6Step216HeadFBefore,s6Step216HeadGAfter,s6Step216HeadFFresh,arenaWires]
  · ext q
    simp only [s6Step216HeadFAfter,s6Step216HeadFBefore,s6Step216HeadGAfter,s6Step216HeadFFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216HeadF_checked : planRowResizeLog s6Step216HeadFBefore s6Step216HeadFRow 163 s6Step216HeadFFresh=
    some (s6Step216HeadFAfter,⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 882],795⟩,growRow 795 s6Step216HeadFFresh) := by
  have result := planRowResizeLog_of_growth s6Step216HeadFBefore s6Step216HeadFAfter s6Step216HeadFRow 163 s6Step216HeadFFresh
    s6Step216HeadF_distinct s6Step216HeadF_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216HeadF_reserved
  have rowEq : WindowRow.mk (s6Step216HeadFRow.payload++s6Step216HeadFFresh) s6Step216HeadFRow.sign=⟨[256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 882],795⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216HeadGvAfter : Arena := ⟨arenaWires.filter (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)),Finset.filter_subset _ _⟩

private def s6Step216HeadFvBefore : Arena := s6Step216HeadGvAfter

private theorem s6Step216HeadFv_Incoming : rowsOwned s6Step216HeadFvBefore [s6Step216HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] 3 s6Step216HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216HeadFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216HeadFv_Outgoing : rowsOwned s6Step216HeadFvAfter [s6Step216HeadFvOut] :=
  hmrRows_owned_drop s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] 3 s6Step216HeadBank_outgoingOwned

private theorem s6Step216HeadFv_distinct : (s6Step216HeadFvRow.sign::s6Step216HeadFvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216HeadFv_owned : (s6Step216HeadFvRow.sign::s6Step216HeadFvRow.payload).toFinset⊆s6Step216HeadFvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadFvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<808) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216HeadFv_reserved : s6Step216HeadFvBefore.reserve s6Step216HeadFvFresh.toFinset=some s6Step216HeadFvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216HeadFvFresh,arenaWires]
  · norm_num [s6Step216HeadFvBefore,s6Step216HeadGvAfter,s6Step216HeadFvFresh,arenaWires]
  · ext q
    simp only [s6Step216HeadFvAfter,s6Step216HeadFvBefore,s6Step216HeadGvAfter,s6Step216HeadFvFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216HeadFv_checked : planRowResizeLog s6Step216HeadFvBefore s6Step216HeadFvRow 123 s6Step216HeadFvFresh=
    some (s6Step216HeadFvAfter,⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802],776⟩,growRow 776 s6Step216HeadFvFresh) := by
  have result := planRowResizeLog_of_growth s6Step216HeadFvBefore s6Step216HeadFvAfter s6Step216HeadFvRow 123 s6Step216HeadFvFresh
    s6Step216HeadFv_distinct s6Step216HeadFv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216HeadFv_reserved
  have rowEq : WindowRow.mk (s6Step216HeadFvRow.payload++s6Step216HeadFvFresh) s6Step216HeadFvRow.sign=⟨[255, 254, 253, 252, 251, 250, 249, 248, 247, 246, 245, 244, 243, 242, 241, 240, 239, 238, 237, 236, 235, 234, 233, 232, 231, 230, 229, 228, 227, 226, 225, 224, 223, 222, 221, 220, 219, 218, 217, 216, 215, 214, 213, 212, 211, 210, 209, 208, 207, 206, 205, 204, 203, 202, 201, 200, 199, 198, 197, 196, 195, 194, 193, 192, 191, 190, 189, 188, 187, 186, 185, 184, 183, 182, 181, 180, 179, 178, 177, 176, 175, 174, 173, 172, 171, 170, 169, 168, 167, 166, 165, 164, 163, 162, 875, 856, 908, 887, 892, 818, 886, 793, 857, 888, 876, 865, 830, 803, 814, 890, 863, 860, 843, 833, 907, 927, 903, 791, 859, 874, 813, 779, 802],776⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step216HeadG_Incoming : rowsOwned s6Step216HeadGBefore [s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] 0 s6Step216HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216HeadGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216HeadG_Outgoing : rowsOwned s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] :=
  hmrRows_owned_drop s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] 0 s6Step216HeadBank_outgoingOwned

private theorem s6Step216HeadG_distinct : (s6Step216HeadGRow.sign::s6Step216HeadGRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216HeadG_owned : (s6Step216HeadGRow.sign::s6Step216HeadGRow.payload).toFinset⊆s6Step216HeadGBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadGBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<845) ∨ (846≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<882) ∨ (883≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216HeadG_reserved : s6Step216HeadGBefore.reserve s6Step216HeadGFresh.toFinset=some s6Step216HeadGAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216HeadGFresh,arenaWires]
  · norm_num [s6Step216HeadGBefore,s6Step216HeadGFresh,arenaWires]
  · ext q
    simp only [s6Step216HeadGAfter,s6Step216HeadGBefore,s6Step216HeadGFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216HeadG_checked : planRowResizeLog s6Step216HeadGBefore s6Step216HeadGRow 163 s6Step216HeadGFresh=
    some (s6Step216HeadGAfter,⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 845],777⟩,growRow 777 s6Step216HeadGFresh) := by
  have result := planRowResizeLog_of_growth s6Step216HeadGBefore s6Step216HeadGAfter s6Step216HeadGRow 163 s6Step216HeadGFresh
    s6Step216HeadG_distinct s6Step216HeadG_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216HeadG_reserved
  have rowEq : WindowRow.mk (s6Step216HeadGRow.payload++s6Step216HeadGFresh) s6Step216HeadGRow.sign=⟨[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 845],777⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private def s6Step216HeadGvBefore : Arena := s6Step216HeadFAfter

private theorem s6Step216HeadGv_Incoming : rowsOwned s6Step216HeadGvBefore [s6Step216HeadGvRow,s6Step216HeadFvRow] := by
  constructor
  · exact hmrRows_distinct_drop [s6Step216HeadGRow,s6Step216HeadFRow,s6Step216HeadGvRow,s6Step216HeadFvRow] 2 s6Step216HeadBank_incomingDistinct
  · apply hmrLayout_owned_of_filter s6Step216HeadGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
    decide +kernel

private theorem s6Step216HeadGv_Outgoing : rowsOwned s6Step216HeadFvAfter [s6Step216HeadGvOut,s6Step216HeadFvOut] :=
  hmrRows_owned_drop s6Step216HeadFvAfter [s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut] 2 s6Step216HeadBank_outgoingOwned

private theorem s6Step216HeadGv_distinct : (s6Step216HeadGvRow.sign::s6Step216HeadGvRow.payload).Nodup := by
  apply hmrLayout_nodup_of_sorted
  decide +kernel

private theorem s6Step216HeadGv_owned : (s6Step216HeadGvRow.sign::s6Step216HeadGvRow.payload).toFinset⊆s6Step216HeadGvBefore.live := by
  apply hmrLayout_owned_of_filter s6Step216HeadGvBefore (fun q => (0≤q ∧ q<782) ∨ (783≤q ∧ q<786) ∨ (788≤q ∧ q<790) ∨ (791≤q ∧ q<792) ∨ (793≤q ∧ q<797) ∨ (799≤q ∧ q<800) ∨ (803≤q ∧ q<804) ∨ (805≤q ∧ q<807) ∨ (813≤q ∧ q<815) ∨ (818≤q ∧ q<819) ∨ (821≤q ∧ q<822) ∨ (823≤q ∧ q<825) ∨ (826≤q ∧ q<832) ∨ (833≤q ∧ q<842) ∨ (843≤q ∧ q<849) ∨ (850≤q ∧ q<855) ∨ (856≤q ∧ q<869) ∨ (870≤q ∧ q<873) ∨ (874≤q ∧ q<896) ∨ (897≤q ∧ q<899) ∨ (901≤q ∧ q<905) ∨ (907≤q ∧ q<909) ∨ (910≤q ∧ q<914) ∨ (917≤q ∧ q<918) ∨ (919≤q ∧ q<920) ∨ (921≤q ∧ q<925) ∨ (927≤q ∧ q<928)) rfl
  decide +kernel

private theorem s6Step216HeadGv_reserved : s6Step216HeadGvBefore.reserve s6Step216HeadGvFresh.toFinset=some s6Step216HeadGvAfter := by
  apply hmrArena_reserve_of_live
  · norm_num [s6Step216HeadGvFresh,arenaWires]
  · norm_num [s6Step216HeadGvBefore,s6Step216HeadFAfter,s6Step216HeadGvFresh,arenaWires]
  · ext q
    simp only [s6Step216HeadGvAfter,s6Step216HeadGvBefore,s6Step216HeadFAfter,s6Step216HeadGvFresh,arenaWires,Finset.mem_filter,Finset.mem_range,List.toFinset_cons,List.toFinset_nil,Finset.mem_union,Finset.mem_insert,Finset.notMem_empty,or_false]
    simp only [Wire] at *
    omega

private theorem s6Step216HeadGv_checked : planRowResizeLog s6Step216HeadGvBefore s6Step216HeadGvRow 123 s6Step216HeadGvFresh=
    some (s6Step216HeadGvAfter,⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 807],775⟩,growRow 775 s6Step216HeadGvFresh) := by
  have result := planRowResizeLog_of_growth s6Step216HeadGvBefore s6Step216HeadGvAfter s6Step216HeadGvRow 123 s6Step216HeadGvFresh
    s6Step216HeadGv_distinct s6Step216HeadGv_owned (by decide +kernel) (by decide +kernel) (by decide +kernel) s6Step216HeadGv_reserved
  have rowEq : WindowRow.mk (s6Step216HeadGvRow.payload++s6Step216HeadGvFresh) s6Step216HeadGvRow.sign=⟨[511, 510, 509, 508, 507, 506, 505, 504, 503, 502, 501, 500, 499, 498, 497, 496, 495, 494, 493, 492, 491, 490, 489, 488, 487, 486, 485, 484, 483, 482, 480, 481, 479, 478, 477, 475, 476, 474, 473, 472, 471, 470, 469, 468, 466, 467, 464, 465, 463, 462, 461, 460, 459, 458, 457, 456, 455, 454, 453, 452, 451, 450, 449, 448, 447, 446, 445, 444, 443, 442, 441, 440, 439, 438, 437, 436, 435, 434, 433, 432, 431, 430, 429, 428, 427, 425, 426, 424, 423, 422, 421, 419, 420, 418, 768, 789, 828, 879, 805, 864, 823, 778, 922, 868, 848, 841, 898, 796, 839, 821, 862, 850, 853, 880, 854, 891, 794, 877, 780, 867, 838, 784, 807],775⟩ := by decide +kernel
  rw [rowEq] at result
  exact result

private theorem s6Step216HeadBank_rows : planWindowRowsLog s6Step216HeadGBefore [(s6Step216HeadGRow,163),(s6Step216HeadFRow,163),(s6Step216HeadGvRow,123),(s6Step216HeadFvRow,123)] [s6Step216HeadGFresh,s6Step216HeadFFresh,s6Step216HeadGvFresh,s6Step216HeadFvFresh]=
    some (s6Step216HeadFvAfter,[s6Step216HeadGOut,s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut],(growRow 777 s6Step216HeadGFresh ++ (growRow 795 s6Step216HeadFFresh ++ (growRow 775 s6Step216HeadGvFresh ++ (growRow 776 s6Step216HeadFvFresh ++ []))))) := by
  have h4 : planWindowRowsLog s6Step216HeadFvAfter [] []=some (s6Step216HeadFvAfter,[],[]) := rfl
  have h3 := planWindowRowsLog_of_cons s6Step216HeadFvBefore s6Step216HeadFvAfter s6Step216HeadFvAfter
    s6Step216HeadFvRow s6Step216HeadFvOut 123 s6Step216HeadFvFresh [] [] []
    (growRow 776 s6Step216HeadFvFresh) ([]) s6Step216HeadFv_Incoming s6Step216HeadFv_checked h4 s6Step216HeadFv_Outgoing
  have h2 := planWindowRowsLog_of_cons s6Step216HeadGvBefore s6Step216HeadGvAfter s6Step216HeadFvAfter
    s6Step216HeadGvRow s6Step216HeadGvOut 123 s6Step216HeadGvFresh [(s6Step216HeadFvRow,123)] [s6Step216HeadFvFresh] [s6Step216HeadFvOut]
    (growRow 775 s6Step216HeadGvFresh) ((growRow 776 s6Step216HeadFvFresh ++ [])) s6Step216HeadGv_Incoming s6Step216HeadGv_checked h3 s6Step216HeadGv_Outgoing
  have h1 := planWindowRowsLog_of_cons s6Step216HeadFBefore s6Step216HeadFAfter s6Step216HeadFvAfter
    s6Step216HeadFRow s6Step216HeadFOut 163 s6Step216HeadFFresh [(s6Step216HeadGvRow,123),(s6Step216HeadFvRow,123)] [s6Step216HeadGvFresh,s6Step216HeadFvFresh] [s6Step216HeadGvOut,s6Step216HeadFvOut]
    (growRow 795 s6Step216HeadFFresh) ((growRow 775 s6Step216HeadGvFresh ++ (growRow 776 s6Step216HeadFvFresh ++ []))) s6Step216HeadF_Incoming s6Step216HeadF_checked h2 s6Step216HeadF_Outgoing
  have h0 := planWindowRowsLog_of_cons s6Step216HeadGBefore s6Step216HeadGAfter s6Step216HeadFvAfter
    s6Step216HeadGRow s6Step216HeadGOut 163 s6Step216HeadGFresh [(s6Step216HeadFRow,163),(s6Step216HeadGvRow,123),(s6Step216HeadFvRow,123)] [s6Step216HeadFFresh,s6Step216HeadGvFresh,s6Step216HeadFvFresh] [s6Step216HeadFOut,s6Step216HeadGvOut,s6Step216HeadFvOut]
    (growRow 777 s6Step216HeadGFresh) ((growRow 795 s6Step216HeadFFresh ++ (growRow 775 s6Step216HeadGvFresh ++ (growRow 776 s6Step216HeadFvFresh ++ [])))) s6Step216HeadG_Incoming s6Step216HeadG_checked h1 s6Step216HeadG_Outgoing
  exact h0

private theorem s6Step216HeadBank_checked : compileHmrBankResizeLog .headroom s6Step216HeadGBefore ⟨s6Step216HeadFRow,s6Step216HeadGRow,s6Step216HeadFvRow,s6Step216HeadGvRow⟩ ⟨163,163,123,123⟩ [s6Step216HeadGFresh,s6Step216HeadFFresh,s6Step216HeadGvFresh,s6Step216HeadFvFresh]=
    some (s6Step216HeadFvAfter,⟨s6Step216HeadFOut,s6Step216HeadGOut,s6Step216HeadFvOut,s6Step216HeadGvOut⟩,(growRow 777 s6Step216HeadGFresh ++ (growRow 795 s6Step216HeadFFresh ++ (growRow 775 s6Step216HeadGvFresh ++ (growRow 776 s6Step216HeadFvFresh ++ []))))) := by
  unfold compileHmrBankResizeLog
  simp only [HmrBankOrder.requests]
  rw [s6Step216HeadBank_rows]
  rfl

private theorem s6Step216Front_checked : compileHmrSourceFrontLog s6Step216EntryFBefore s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ true 0 [774, 773, 772, 771, 770, 769] s6Step216FrontLog=some s6Step216FrontPlan := by
  have pairEq : s6Step216FrontPair=⟨s6Step216HeadFRow,s6Step216HeadGRow,s6Step216HeadFvRow,s6Step216HeadGvRow⟩ := by decide +kernel
  have headEq : s6Step216FrontHead=⟨s6Step216ExitFRow,s6Step216ExitGRow,s6Step216ExitFvRow,s6Step216ExitGvRow⟩ := by decide +kernel
  have fEq : s6Step216Add0A=s6Step216FrontHead.f.wires := by decide +kernel
  have gEq : s6Step216Add0B=s6Step216FrontHead.g.wires := by decide +kernel
  have fvEq : s6Step216Add1A=s6Step216FrontHead.fv.wires := by decide +kernel
  have gvEq : s6Step216Add1B=s6Step216FrontHead.gv.wires := by decide +kernel
  apply compileHmrSourceFrontLog_of_parts s6Step216EntryFBefore s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ true 0 [774, 773, 772, 771, 770, 769] s6Step216FrontLog s6Step216FrontPlan
  · exact s6Step216Front_entry
  · exact s6Step216EntryBank_checked
  · exact s6Step216Front_sigma
  · rfl
  · exact s6Step216Front_branch
  · rfl
  · simpa only [s6Step216FrontPlan,pairEq] using s6Step216HeadBank_checked
  · simpa only [s6Step216FrontPlan,fEq,gEq,fvEq,gvEq] using s6Step216F4_checked
  · exact s6Step216Counter_checked
  · rfl
  · simpa only [s6Step216FrontPlan,headEq] using s6Step216ExitBank_checked

private theorem s6Step216Complete_explicit_checked : compileHmrEarlyStepLog s6Step216EntryFBefore s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ 0 [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step216CompleteLog=some s6Step216CompletePlan := by
  let Q := s6Step216EarlyControlPlan
  have hq := s6Step216EarlyControl_plan_checked
  have fv1 : s6Step216CompleteOut.fv.second=254 := by decide +kernel
  have fv2 : s6Step216CompleteOut.fv.payload[2]?.getD s6Step216CompleteOut.fv.sign=253 := by decide +kernel
  have fv3 : s6Step216CompleteOut.fv.payload[3]?.getD s6Step216CompleteOut.fv.sign=252 := by decide +kernel
  have fv4 : s6Step216CompleteOut.fv.payload[4]?.getD s6Step216CompleteOut.fv.sign=251 := by decide +kernel
  have result := compileHmrEarlyStepLog_of_parts s6Step216EntryFBefore s6Step216EarlyControlArena s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ 0 [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 47 s6Step216CompleteLog s6Step216FrontPlan Q
    s6Step216Front_checked s6Step216Complete_repack
    (And.intro (by decide +kernel) (And.intro (by decide +kernel) (And.intro s6Step216Complete_owned s6Step216Complete_apart)))
    (by
      change compileHmrEarlyControlLog s6Step216EarlyControlArena [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 769 881 s6Step216CompleteOut.fv.second (s6Step216CompleteOut.fv.payload[2]?.getD s6Step216CompleteOut.fv.sign) (s6Step216CompleteOut.fv.payload[3]?.getD s6Step216CompleteOut.fv.sign) (s6Step216CompleteOut.fv.payload[4]?.getD s6Step216CompleteOut.fv.sign) 858 47 s6Step216EarlyControlLog=some Q
      rw [fv1,fv2,fv3,fv4]
      exact hq)
  exact result

def s6PrivateStep216Arena : Arena := s6Step216EntryFBefore
def s6PrivateStep216Bank : WindowBank := s6Step216FrontBank
def s6PrivateStep216Spec : HmrSourceWalkStepLog := ⟨162,122,⟨162,161,123,122⟩,47,.early s6Step216CompleteLog⟩
def s6PrivateStep216Plan : HmrSourceStepPlan := .early s6Step216CompletePlan
theorem s6PrivateStep216_source : s6PrivateStep216Spec=s6ObservedLogs208[8] := rfl
theorem s6PrivateStep216_checked : compileHmrSourceStepLog s6PrivateStep216Arena s6PrivateStep216Bank
    s6PrivateStep216Spec.fgWidth s6PrivateStep216Spec.vWidth s6PrivateStep216Spec.exitWidth s6ObservedCounter [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834]
    6 498 216 s6PrivateStep216Spec.need none s6PrivateStep216Spec.log=some s6PrivateStep216Plan := by
  change compileHmrSourceStepLog s6Step216EntryFBefore s6Step216FrontBank 162 122 ⟨162,161,123,122⟩ [774, 773, 772, 771, 770, 769] [895, 870, 872, 883, 831, 852, 911, 910, 799, 827, 901, 917, 835, 851, 878, 781, 785, 866, 861, 921, 829, 837, 788, 889, 871, 913, 824, 806, 846, 902, 884, 919, 783, 847, 840, 885, 844, 904, 836, 893, 924, 826, 894, 923, 897, 912, 834] 6 498 216 47 none (.early s6Step216CompleteLog)=some (.early s6Step216CompletePlan)
  simp only [compileHmrSourceStepLog,if_pos (by decide : 216<498)]
  rw [s6Step216Complete_explicit_checked]
  rfl
end ECDSAAdd.Arithmetic.Paper935
