Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 29 16:39:01 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/hls_16_6_base_timing.rpt
| Design            : myproject
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 259 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.627     -539.669                   2633                57693        0.055        0.000                      0                57693        2.005        0.000                       0                  9252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.627     -539.669                   2633                57693        0.055        0.000                      0                57693        2.005        0.000                       0                  9252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         2633  Failing Endpoints,  Worst Slack       -0.627ns,  Total Violation     -539.669ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_54_fu_18167_p2_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.559ns (47.450%)  route 2.834ns (52.550%))
  Logic Levels:           19  (CARRY8=5 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 8.405 - 5.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.234ns (routing 1.973ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.783ns (routing 1.785ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.523     0.523 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.523    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.523 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.837    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.865 r  ap_clk_IBUF_BUFG_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=21553, routed)       3.234     4.099    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/CLK
    SLR Crossing[2->0]   
    DSP48E2_X21Y34       DSP_A_B_DATA                                 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X21Y34       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[9])
                                                      0.191     4.290 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     4.290    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X21Y34       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.060     4.350 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     4.350    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X21Y34       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.403     4.753 f  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.753    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_MULTIPLIER.U<10>
    DSP48E2_X21Y34       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.035     4.788 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.788    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_M_DATA.U_DATA<10>
    DSP48E2_X21Y34       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.451     5.239 f  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.239    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X21Y34       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.089     5.328 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/mul_ln1118_1010_fu_1977_p2/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.411     5.739    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/sext_ln203_717_fu_2636715_p1[0]
    SLICE_X152Y87        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083     5.822 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_276/O
                         net (fo=1, routed)           0.016     5.838    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_276_n_0
    SLICE_X152Y87        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.120     5.958 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_239/O[2]
                         net (fo=2, routed)           0.293     6.251    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/sext_ln703_359_fu_2644533_p1[2]
    SLICE_X148Y89        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.122     6.373 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_198/O
                         net (fo=2, routed)           0.303     6.676    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_198_n_0
    SLICE_X148Y89        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.047     6.723 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_205/O
                         net (fo=1, routed)           0.012     6.735    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_205_n_0
    SLICE_X148Y89        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.157     6.892 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_140/O[5]
                         net (fo=2, routed)           0.391     7.283    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_140_n_10
    SLICE_X145Y90        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.092     7.375 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_121/O
                         net (fo=2, routed)           0.194     7.569    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_121_n_0
    SLICE_X145Y90        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     7.651 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_128/O
                         net (fo=1, routed)           0.019     7.670    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_128_n_0
    SLICE_X145Y90        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.100     7.770 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_29/CO[7]
                         net (fo=1, routed)           0.023     7.793    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_29_n_0
    SLICE_X145Y91        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.050     7.843 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_21/O[0]
                         net (fo=3, routed)           0.477     8.320    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_21_n_15
    SLICE_X139Y92        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.047     8.367 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_26/O
                         net (fo=2, routed)           0.042     8.409    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_26_n_0
    SLICE_X139Y92        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.047     8.456 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_7/O
                         net (fo=2, routed)           0.214     8.670    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_7_n_0
    SLICE_X133Y92        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     8.701 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_15/O
                         net (fo=1, routed)           0.020     8.721    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg[15]_i_15_n_0
    SLICE_X133Y92        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.217     8.938 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_23_int_reg_reg[15]_i_1/O[5]
                         net (fo=2, routed)           0.200     9.138    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/acc_23_V_fu_2644577_p2[13]
    SLICE_X129Y93        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.135     9.273 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_54_fu_18167_p2_i_3/O
                         net (fo=1, routed)           0.219     9.492    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/DSP_ALU_INST_47[13]_alias
    SLICE_X128Y95        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_54_fu_18167_p2_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    R32                                               0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.319     5.319 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.319    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.319 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.598    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.622 r  ap_clk_IBUF_BUFG_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=21553, routed)       2.783     8.405    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/CLK
    SLR Crossing[2->0]   
    SLICE_X128Y95        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_54_fu_18167_p2_i_3_psdsp/C
                         clock pessimism              0.471     8.876    
                         clock uncertainty           -0.035     8.841    
    SLICE_X128Y95        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.024     8.865    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_54_fu_18167_p2_i_3_psdsp
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                 -0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_37_int_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_68_fu_18461_p2_i_13_psdsp/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.053ns (28.649%)  route 0.132ns (71.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      1.986ns (routing 1.217ns, distribution 0.769ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.362ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.223     0.223 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.223 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.367    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.384 r  ap_clk_IBUF_BUFG_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=21553, routed)       1.986     2.370    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/CLK
    SLR Crossing[2->0]   
    SLICE_X95Y78         FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_37_int_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.409 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_37_int_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     2.517    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/ap_return_37_int_reg[3]
    SLICE_X94Y78         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     2.531 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_68_fu_18461_p2_i_13/O
                         net (fo=1, routed)           0.024     2.555    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/DSP_ALU_INST_60[3]_alias
    SLICE_X94Y78         FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_68_fu_18461_p2_i_13_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    R32                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    R32                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.409     0.409 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.409    ap_clk_IBUF_inst/OUT
    R32                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.409 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.590    ap_clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  ap_clk_IBUF_BUFG_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=21553, routed)       2.262     2.871    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/CLK
    SLR Crossing[2->0]   
    SLICE_X94Y78         FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_68_fu_18461_p2_i_13_psdsp/C
                         clock pessimism             -0.418     2.453    
    SLICE_X94Y78         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.500    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_207/add_ln1192_68_fu_18461_p2_i_13_psdsp
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.212         5.000       3.788      RAMB18_X12Y88  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X12Y83  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_fu_529/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X12Y88  grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK



