{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 04:05:32 2015 " "Info: Processing started: Thu Apr 16 04:05:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/cntr12bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/cntr12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cntr12bit-SYN " "Info: Found design unit 1: cntr12bit-SYN" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cntr12bit " "Info: Found entity 1: cntr12bit" {  } { { "../MII_to_RCV_restored/cntr12bit.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/cntr12bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/framemem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/framemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framemem-SYN " "Info: Found design unit 1: framemem-SYN" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 framemem " "Info: Found entity 1: framemem" {  } { { "../MII_to_RCV_restored/framemem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/framemem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/gift nyikayaramba/documents/academic/ece 559/ece-559/mii_to_rcv_restored/mii_to_rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MII_to_RCV-test_bench " "Info: Found design unit 1: MII_to_RCV-test_bench" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MII_to_RCV " "Info: Found entity 1: MII_to_RCV" {  } { { "../MII_to_RCV_restored/MII_to_RCV.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/MII_to_RCV_restored/MII_to_RCV.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceNumberCounter-SequenceNumberCounter_arch " "Info: Found design unit 1: SequenceNumberCounter-SequenceNumberCounter_arch" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter " "Info: Found entity 1: SequenceNumberCounter" {  } { { "SequenceNumberCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter9bitvhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter9bitvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencenumbercounter9bitvhd-SYN " "Info: Found design unit 1: sequencenumbercounter9bitvhd-SYN" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter9BitVHD " "Info: Found entity 1: SequenceNumberCounter9BitVHD" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/SequenceNumberCounter9BitVHD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Info: Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/counter12.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Info: Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/counter12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32x4r.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc32x4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc32x4r-rtlreg " "Info: Found design unit 1: crc32x4r-rtlreg" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc32x4r " "Info: Found entity 1: crc32x4r" {  } { { "crc32x4r.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc32x4r.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcfsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcFSM-behavior " "Info: Found design unit 1: crcFSM-behavior" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcFSM " "Info: Found entity 1: crcFSM" {  } { { "crcFSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcFSM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crcreg32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crcreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crcreg32-SYN " "Info: Found design unit 1: crcreg32-SYN" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crcreg32 " "Info: Found entity 1: crcreg32" {  } { { "crcreg32.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crcreg32.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-SYN " "Info: Found design unit 1: shift2-SYN" {  } { { "shift2.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Info: Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/shift2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tbrom4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom4-SYN " "Info: Found design unit 1: tbrom4-SYN" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tbrom4 " "Info: Found entity 1: tbrom4" {  } { { "tbrom4.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/tbrom4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_FSM-CRC_FSM_arch " "Info: Found design unit 1: CRC_FSM-CRC_FSM_arch" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_FSM " "Info: Found entity 1: CRC_FSM" {  } { { "CRC_FSM.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_FSM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_system.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_System-combined " "Info: Found design unit 1: CRC_System-combined" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CRC_System " "Info: Found entity 1: CRC_System" {  } { { "CRC_System.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/CRC_System.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_dcff-SYN " "Info: Found design unit 1: data_dcff-SYN" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_DCFF " "Info: Found entity 1: Data_DCFF" {  } { { "Data_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "length_dcff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file length_dcff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 length_dcff-SYN " "Info: Found design unit 1: length_dcff-SYN" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Length_DCFF " "Info: Found entity 1: Length_DCFF" {  } { { "Length_DCFF.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Length_DCFF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Buffer-Data_FSM_arch " "Info: Found design unit 1: Data_Buffer-Data_FSM_arch" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_Buffer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Data_Buffer " "Info: Found entity 1: Data_Buffer" {  } { { "Data_Buffer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Data_Buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_bench1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench1-tb_arch " "Info: Found design unit 1: test_bench1-tb_arch" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_bench1 " "Info: Found entity 1: test_bench1" {  } { { "test_bench1.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test_bench1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file receive_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receive_Port-test_arch " "Info: Found design unit 1: Receive_Port-test_arch" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Receive_Port.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Receive_Port " "Info: Found entity 1: Receive_Port" {  } { { "Receive_Port.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/Receive_Port.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Info: Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_computer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file crc_computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_computer-test_arch " "Info: Found design unit 1: crc_computer-test_arch" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_computer.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 crc_computer " "Info: Found entity 1: crc_computer" {  } { { "crc_computer.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/crc_computer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lengthcountersystem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lengthcountersystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterSystem-combined " "Info: Found design unit 1: LengthCounterSystem-combined" {  } { { "LengthCounterSystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounterSystem.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterSystem " "Info: Found entity 1: LengthCounterSystem" {  } { { "LengthCounterSystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounterSystem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lengthcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lengthcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lengthcounter-SYN " "Info: Found design unit 1: lengthcounter-SYN" {  } { { "LengthCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounter " "Info: Found entity 1: LengthCounter" {  } { { "LengthCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LengthCounterSystem " "Info: Elaborating entity \"LengthCounterSystem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "odd_nibbles LengthCounterSystem.vhd(67) " "Warning (10492): VHDL Process Statement warning at LengthCounterSystem.vhd(67): signal \"odd_nibbles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LengthCounterSystem.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounterSystem.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lengthcounterfsm.vhd 2 1 " "Warning: Using design file lengthcounterfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LengthCounterFSM-lengthCounterArch " "Info: Found design unit 1: LengthCounterFSM-lengthCounterArch" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounterfsm.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LengthCounterFSM " "Info: Found entity 1: LengthCounterFSM" {  } { { "lengthcounterfsm.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/lengthcounterfsm.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounterFSM LengthCounterFSM:LengthCounterFSM_int " "Info: Elaborating entity \"LengthCounterFSM\" for hierarchy \"LengthCounterFSM:LengthCounterFSM_int\"" {  } { { "LengthCounterSystem.vhd" "LengthCounterFSM_int" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounterSystem.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LengthCounter LengthCounter:LengthCounter_inst " "Info: Elaborating entity \"LengthCounter\" for hierarchy \"LengthCounter:LengthCounter_inst\"" {  } { { "LengthCounterSystem.vhd" "LengthCounter_inst" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounterSystem.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "LengthCounter.vhd" "lpm_counter_component" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounter.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\"" {  } { { "LengthCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounter.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LengthCounter.vhd" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/LengthCounter.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k7j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_k7j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k7j " "Info: Found entity 1: cntr_k7j" {  } { { "db/cntr_k7j.tdf" "" { Text "C:/Users/Gift Nyikayaramba/Documents/Academic/ECE 559/ECE-559/Receive_Port/db/cntr_k7j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k7j LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated " "Info: Elaborating entity \"cntr_k7j\" for hierarchy \"LengthCounter:LengthCounter_inst\|lpm_counter:lpm_counter_component\|cntr_k7j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING " "Info: Register \"LengthCounterFSM:LengthCounterFSM_int\|state_reg.WAITING\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Info: Implemented 22 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 04:05:35 2015 " "Info: Processing ended: Thu Apr 16 04:05:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
