
Efinix FPGA Placement and Routing.
Version: 2023.2.307 
Date: Mon Oct 07 15:25:32 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Titanium 
Device: Ti60F225
Top-level Entity Name: Bilinear_interpolation_prj
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 35 / 1703 (2.06%)
Outputs: 40 / 2267 (1.76%)
Global Clocks (GBUF): 5 / 32 (15.62%)
Regional Clocks (RBUF): 0 / 32 (0.00%)
	RBUF: Core: 0 / 16 (0.00%)
	RBUF: Periphery: 0 / 8 (0.00%)
	RBUF: Multi-Region: 0 / 8 (0.00%)
XLRs: 5493 / 60800 (9.03%)
	XLRs needed for Logic: 1467 / 60800 (2.41%)
	XLRs needed for Logic + FF: 874 / 60800 (1.44%)
	XLRs needed for Adder: 716 / 60800 (1.18%)
	XLRs needed for Adder + FF: 714 / 60800 (1.17%)
	XLRs needed for FF: 1611 / 60800 (2.65%)
	XLRs needed for SRL8: 114 / 14720 (0.77%)
	XLRs needed for SRL8+FF: 0 / 14720 (0.00%)
	XLRs needed for Routing: 0 / 60800 (0.00%)
Memory Blocks: 93 / 256 (36.33%)
DSP Blocks: 37 / 160 (23.12%)
---------- Resource Summary (end) ----------


---------- DSP Packer Summary (begin) ----------

	DSP48 blocks required to legally pack design: 37
	DSP48 blocks recoverable by optimizing:
		-> DSP24/12 control signals & parameters: 0
	Best case scenario DSP count after optimizing: 37

---------- DSP Packer Summary (end) ----------


---------- DSP48 Block Information (begin) ----------

+--------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+
|                       NAME                       |  MODE  | SIGNED | SHIFTER | M_SEL |    N_SEL     | W_SEL | CASCOUT_SEL |
+--------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+
|        rgb_biliner_u/red_interp/mult_234         | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/red_interp/mult_235         | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/red_interp/mult_236         | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/red_interp/n2640_pp_0x0       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/red_interp/n2683_pp_0x0       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/red_interp/n2726_pp_0x0       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/red_interp/n2769_pp_0x0       | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/red_interp/n2640_pp_1x0       | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/red_interp/n2683_pp_1x0       | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/red_interp/n2726_pp_1x0       | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/red_interp/n2769_pp_1x0       | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|       rgb_biliner_u/green_interp/mult_233        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|       rgb_biliner_u/green_interp/mult_234        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|       rgb_biliner_u/green_interp/mult_235        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|       rgb_biliner_u/green_interp/mult_236        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|     rgb_biliner_u/green_interp/n2640_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|     rgb_biliner_u/green_interp/n2683_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|     rgb_biliner_u/green_interp/n2726_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|     rgb_biliner_u/green_interp/n2769_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|     rgb_biliner_u/green_interp/n2640_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|     rgb_biliner_u/green_interp/n2683_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|     rgb_biliner_u/green_interp/n2726_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|     rgb_biliner_u/green_interp/n2769_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|        rgb_biliner_u/blue_interp/mult_233        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/blue_interp/mult_234        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/blue_interp/mult_235        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/blue_interp/mult_236        | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/blue_interp/n2640_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/blue_interp/n2683_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/blue_interp/n2726_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/blue_interp/n2769_pp_0x0      | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|      rgb_biliner_u/blue_interp/n2640_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/blue_interp/n2683_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/blue_interp/n2726_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
|      rgb_biliner_u/blue_interp/n2769_pp_1x0      | NORMAL | false  |  false  |   P   | CASCIN_LSR18 |   X   |      P      |
| u_uart_control_top/u_uart_control/mult_30_pp_0x0 | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
|        rgb_biliner_u/red_interp/mult_233         | NORMAL | false  |  false  |   P   |      C       |   P   |      P      |
+--------------------------------------------------+--------+--------+---------+-------+--------------+-------+-------------+

----------- DSP48 Block Information (end) ----------


---------- Simple Dual Port RAM Information (begin) ----------

+--------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                      NAME                                      | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+--------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12       | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|       data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2       | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j12      | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|      data_loader_u/u_data_in_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$k1       | SDP  |     2      |      2      | READ_UNKNOWN |   false    |
|   rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2   | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12   | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/red_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1   | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12 | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/green_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2   | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$g12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$h12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
| rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$i12  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
|  rgb_biliner_u/blue_interp/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$j1  | SDP  |     1      |      1      | READ_UNKNOWN |   false    |
+--------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+

----------- Simple Dual Port RAM Information (end) ----------


---------- True Dual Port RAM Information (begin) ----------

+-------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+
|                                                             NAME                                                              | MODE | READ_WIDTH_A | WRITE_WIDTH_A | WRITE_MODE_A | OUTPUT_REG_A | READ_WIDTH_B | WRITE_WIDTH_B | WRITE_MODE_B | OUTPUT_REG_B |
+-------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+
|  rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
|  rgb_biliner_u/red_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/green_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u1_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u2_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u3_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[3].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[1].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
| rgb_biliner_u/blue_interp/u4_my_bram_ip/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[0].bram/genblk1.dpram10k  | TDP  |      2       |       2       |  READ_FIRST  |    false     |      2       |       2       |  READ_FIRST  |    false     |
+-------------------------------------------------------------------------------------------------------------------------------+------+--------------+---------------+--------------+--------------+--------------+---------------+--------------+--------------+

----------- True Dual Port RAM Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|     hdmi_sda_io_IN     |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------


---------- IO Placement Summary (begin) ----------

+----------------------+--------------+
| Unassigned Core Pins | Input/Output |
+----------------------+--------------+
|    post_img_vsync    |    Output    |
|    post_img_href     |    Output    |
|  post_img_data[31]   |    Output    |
|  post_img_data[30]   |    Output    |
|  post_img_data[29]   |    Output    |
|  post_img_data[28]   |    Output    |
|  post_img_data[27]   |    Output    |
|  post_img_data[26]   |    Output    |
|  post_img_data[25]   |    Output    |
|  post_img_data[24]   |    Output    |
|  post_img_data[23]   |    Output    |
|  post_img_data[22]   |    Output    |
|  post_img_data[21]   |    Output    |
|  post_img_data[20]   |    Output    |
|  post_img_data[19]   |    Output    |
|  post_img_data[18]   |    Output    |
|  post_img_data[17]   |    Output    |
|  post_img_data[16]   |    Output    |
|  post_img_data[15]   |    Output    |
|  post_img_data[14]   |    Output    |
|  post_img_data[13]   |    Output    |
|  post_img_data[12]   |    Output    |
|  post_img_data[11]   |    Output    |
|  post_img_data[10]   |    Output    |
|   post_img_data[9]   |    Output    |
|   post_img_data[8]   |    Output    |
|   post_img_data[7]   |    Output    |
|   post_img_data[6]   |    Output    |
|   post_img_data[5]   |    Output    |
|   post_img_data[4]   |    Output    |
|   post_img_data[3]   |    Output    |
|   post_img_data[2]   |    Output    |
|   post_img_data[1]   |    Output    |
|   post_img_data[0]   |    Output    |
+----------------------+--------------+

----------- IO Placement Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 43 seconds
