module vsin (p,n);
  .parameter ampl 
  .parameter dc 
  vsource #(sin.offset(NA( 0.)), .amplitude(ampl), .frequency( 1.), .delay(NA( 0.)), .damping(NA( 0.))  DC dc) V1 (.p(p),.n(n));
endmodule // vsin

parameter r=1 
parameter v=0 
test_ddt1 #() dut (.np(1),.nn(0));
vsin #(.ampl(1),.dc(v)) v1 (.p(1),.n(0));
#Time       v(1)       idtddt(dut) ddtidt(dut) i(dut.ddt_2) i(dut.ddt_1) i(dut.idt_3) i(dut.idt_0) iter(0)   
 0.         0.         0.         0.         0.         0.         0.         0.         2.        
 0.1        0.58779    0.58779    0.58779    5.0933     0.58779    0.58779    0.030335   52.       
 0.2        0.95106    0.95106    0.95106    1.9257     0.95106    0.95106    0.10926    6.        
 0.3        0.95106    0.95106    0.95106   -1.9898     0.95106    0.95106    0.20681    6.        
 0.4        0.58779    0.58779    0.58779   -5.1575     0.58779    0.58779    0.28573    7.        
 0.5        0.         0.        -388.6E-18 -6.3675    -388.6E-18  0.         0.31588    7.        
 0.6       -0.58779   -0.58779   -0.58779   -5.0989    -0.58779   -0.58779    0.28559    9.        
 0.7       -0.95106   -0.95106   -0.95106   -1.9312    -0.95106   -0.95106    0.20667    6.        
 0.8       -0.95106   -0.95106   -0.95106    1.9842    -0.95106   -0.95106    0.10912    6.        
 0.9       -0.58779   -0.58779   -0.58779    5.1519    -0.58779   -0.58779    0.030195   6.        
 1.         0.         0.         0.         6.307      0.         0.         1.3536u    9.        
Gnucap   System status
iterations: op=0, dc=0, tran=116, fourier=0, total=154
transient timesteps: accepted=31, rejected=7, total=38
nodes: user=1, subckt=0, model=4, total=5
dctran density=60.0%, ac density=60.0%
