// Seed: 1036937892
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5;
  wire id_6;
  always @(id_5 or 1 or id_5 or 1 or posedge 1) begin
    id_2 = id_5;
  end
  module_0(
      id_5, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_6;
  assign id_6 = 1'b0;
  module_0(
      id_3, id_1, id_3
  );
endmodule
