Device: hazard3_full
Vendor: Luke Wren

ISA: RV32IMACZbaZbbZbcZbsZbkbZifenceiZicsr
misa:
  implemented: True
  MXL:
    range:
      rangelist: [[1]]
      mode: Unchanged
  Extensions:
    bitmask:
      # IMACX + U (X because of nonstandard debug CSRs)
      # Note: X is due to custom power control CSRs, custom IRQ CSRs etc
      mask: 0x0
      default: 0x0901105

hw_data_misaligned_support: False
mstatus:
  MPP:
    range:
      rangelist: [[3, 0]]

mtval:
  implemented: True
  range:
    rangelist: [[0]]
    mode: Unchanged

User_Spec_Version: "2.3"
Privilege_Spec_Version: "1.12"

mvendorid: 0xdeadbeef
marchid: 27
mimpid: 0x12345678
mhartid: 0
