Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 13:27:55 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_d/clk_out_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_div_i/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.829        0.000                      0                   65        0.128        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.829        0.000                      0                   65        0.128        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.568ns (44.581%)  route 1.949ns (55.419%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.980     8.603    clk_div_i/clear
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.618    14.433    clk_div_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.568ns (44.581%)  route 1.949ns (55.419%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.980     8.603    clk_div_i/clear
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.618    14.433    clk_div_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.568ns (44.581%)  route 1.949ns (55.419%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.980     8.603    clk_div_i/clear
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.618    14.433    clk_div_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.568ns (44.581%)  route 1.949ns (55.419%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.980     8.603    clk_div_i/clear
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.618    14.433    clk_div_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.568ns (46.441%)  route 1.808ns (53.559%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.839     8.463    clk_div_i/clear
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.618    14.408    clk_div_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.568ns (46.441%)  route 1.808ns (53.559%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.839     8.463    clk_div_i/clear
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.618    14.408    clk_div_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.568ns (46.441%)  route 1.808ns (53.559%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.839     8.463    clk_div_i/clear
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.618    14.408    clk_div_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.568ns (46.441%)  route 1.808ns (53.559%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.839     8.463    clk_div_i/clear
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.618    14.408    clk_div_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.568ns (48.010%)  route 1.698ns (51.990%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.729     8.352    clk_div_i/clear
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.618    14.303    clk_div_i/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.568ns (48.010%)  route 1.698ns (51.990%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.969     6.512    clk_div_i/counter_reg[2]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.636 r  clk_div_i/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.636    clk_div_i/counter0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.168 r  clk_div_i/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    clk_div_i/counter0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  clk_div_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.282    clk_div_i/counter0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.396 r  clk_div_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    clk_div_i/counter0_carry__1_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.624 r  clk_div_i/counter0_carry__2/CO[2]
                         net (fo=32, routed)          0.729     8.352    clk_div_i/clear
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.618    14.303    clk_div_i/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  5.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.945%)  route 0.145ns (29.055%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     1.733    clk_div_i/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk_div_i/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_div_i/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  clk_div_i/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    clk_div_i/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_i/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.570%)  route 0.145ns (28.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     1.733    clk_div_i/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk_div_i/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_div_i/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  clk_div_i/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    clk_div_i/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_i/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.895%)  route 0.145ns (27.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     1.733    clk_div_i/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk_div_i/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_div_i/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  clk_div_i/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    clk_div_i/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_i/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.895%)  route 0.145ns (27.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     1.733    clk_div_i/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  clk_div_i/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_div_i/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  clk_div_i/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    clk_div_i/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    clk_div_i/clk
    SLICE_X36Y50         FDRE                                         r  clk_div_i/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_i/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.380%)  route 0.127ns (40.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div_i/clk
    SLICE_X36Y46         FDRE                                         r  clk_div_i/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_i/counter_reg[15]/Q
                         net (fo=4, routed)           0.127     1.714    clk_div_i/counter_reg[15]
    SLICE_X38Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  clk_div_i/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.759    clk_div_i/p_0_in
    SLICE_X38Y46         FDRE                                         r  clk_div_i/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div_i/clk
    SLICE_X38Y46         FDRE                                         r  clk_div_i/clk_out_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.582    clk_div_i/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_i/counter_reg[2]/Q
                         net (fo=2, routed)           0.134     1.721    clk_div_i/counter_reg[2]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clk_div_i/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clk_div_i/counter_reg[0]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div_i/clk
    SLICE_X36Y43         FDRE                                         r  clk_div_i/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div_i/clk
    SLICE_X36Y46         FDRE                                         r  clk_div_i/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_i/counter_reg[14]/Q
                         net (fo=4, routed)           0.145     1.732    clk_div_i/counter_reg[14]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  clk_div_i/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_div_i/counter_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  clk_div_i/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div_i/clk
    SLICE_X36Y46         FDRE                                         r  clk_div_i/counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_i/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     1.733    clk_div_i/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  clk_div_i/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_div_i/counter_reg[24]_i_1_n_5
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div_i/clk
    SLICE_X36Y49         FDRE                                         r  clk_div_i/counter_reg[26]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_div_i/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_i/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.732    clk_div_i/counter_reg[6]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  clk_div_i/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_div_i/counter_reg[4]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk_div_i/clk
    SLICE_X36Y44         FDRE                                         r  clk_div_i/counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clk_div_i/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_i/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk_div_i/clk
    SLICE_X36Y47         FDRE                                         r  clk_div_i/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_div_i/counter_reg[18]/Q
                         net (fo=4, routed)           0.146     1.734    clk_div_i/counter_reg[18]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  clk_div_i/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    clk_div_i/counter_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  clk_div_i/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_div_i/clk
    SLICE_X36Y47         FDRE                                         r  clk_div_i/counter_reg[18]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_div_i/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   clk_div_i/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clk_div_i/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_div_i/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   clk_div_i/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_i/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_i/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_i/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_i/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clk_div_i/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_div_i/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_div_i/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_i/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_i/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_i/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_i/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_div_i/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   clk_div_i/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_i/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk_div_i/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk_div_i/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_i/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_i/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 4.110ns (54.193%)  route 3.474ns (45.807%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=9, routed)           1.052     1.508    led_OBUF[7]
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124     1.632 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.422     4.054    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.584 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.584    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 4.315ns (57.965%)  route 3.129ns (42.035%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=9, routed)           1.052     1.508    led_OBUF[7]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.152     1.660 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.077     3.737    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     7.444 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.444    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.314ns (61.534%)  route 2.697ns (38.466%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q_reg[0]/Q
                         net (fo=9, routed)           0.840     1.296    led_OBUF[7]
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.154     1.450 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.856     3.307    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.704     7.011 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.011    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.089ns (59.630%)  route 2.768ns (40.370%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=9, routed)           1.045     1.501    led_OBUF[7]
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.124     1.625 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     3.348    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.857 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.857    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.957ns (65.373%)  route 2.096ns (34.627%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=9, routed)           2.096     2.552    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     6.052 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.052    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 1.586ns (41.556%)  route 2.231ns (58.444%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_d/counter_reg[5]/Q
                         net (fo=3, routed)           0.822     1.278    clk_div_d/counter_reg[5]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  clk_div_d/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.402    clk_div_d/counter0_carry_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.952 r  clk_div_d/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.952    clk_div_d/counter0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  clk_div_d/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    clk_div_d/counter0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  clk_div_d/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.180    clk_div_d/counter0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.408 r  clk_div_d/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.408     3.817    clk_div_d/counter0_carry__2_n_1
    SLICE_X0Y15          FDRE                                         r  clk_div_d/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 1.586ns (41.556%)  route 2.231ns (58.444%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_d/counter_reg[5]/Q
                         net (fo=3, routed)           0.822     1.278    clk_div_d/counter_reg[5]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  clk_div_d/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.402    clk_div_d/counter0_carry_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.952 r  clk_div_d/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.952    clk_div_d/counter0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  clk_div_d/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    clk_div_d/counter0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  clk_div_d/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.180    clk_div_d/counter0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.408 r  clk_div_d/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.408     3.817    clk_div_d/counter0_carry__2_n_1
    SLICE_X0Y15          FDRE                                         r  clk_div_d/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 1.586ns (41.556%)  route 2.231ns (58.444%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_d/counter_reg[5]/Q
                         net (fo=3, routed)           0.822     1.278    clk_div_d/counter_reg[5]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  clk_div_d/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.402    clk_div_d/counter0_carry_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.952 r  clk_div_d/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.952    clk_div_d/counter0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  clk_div_d/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    clk_div_d/counter0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  clk_div_d/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.180    clk_div_d/counter0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.408 r  clk_div_d/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.408     3.817    clk_div_d/counter0_carry__2_n_1
    SLICE_X0Y15          FDRE                                         r  clk_div_d/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.817ns  (logic 1.586ns (41.556%)  route 2.231ns (58.444%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_d/counter_reg[5]/Q
                         net (fo=3, routed)           0.822     1.278    clk_div_d/counter_reg[5]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  clk_div_d/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.402    clk_div_d/counter0_carry_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.952 r  clk_div_d/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.952    clk_div_d/counter0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  clk_div_d/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    clk_div_d/counter0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  clk_div_d/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.180    clk_div_d/counter0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.408 r  clk_div_d/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.408     3.817    clk_div_d/counter0_carry__2_n_1
    SLICE_X0Y15          FDRE                                         r  clk_div_d/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.676ns  (logic 1.586ns (43.149%)  route 2.090ns (56.851%))
  Logic Levels:           6  (CARRY4=4 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clk_div_d/counter_reg[5]/Q
                         net (fo=3, routed)           0.822     1.278    clk_div_d/counter_reg[5]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.402 r  clk_div_d/counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.402    clk_div_d/counter0_carry_i_5_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.952 r  clk_div_d/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.952    clk_div_d/counter0_carry_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.066 r  clk_div_d/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.066    clk_div_d/counter0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.180 r  clk_div_d/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.180    clk_div_d/counter0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.408 r  clk_div_d/counter0_carry__2/CO[2]
                         net (fo=32, routed)          1.268     3.676    clk_div_d/counter0_carry__2_n_1
    SLICE_X0Y16          FDRE                                         r  clk_div_d/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.841%)  route 0.184ns (50.159%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_reg[1]/Q
                         net (fo=7, routed)           0.184     0.325    q_reg_n_0_[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.042     0.367 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    q[3]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  q_reg[1]/Q
                         net (fo=7, routed)           0.184     0.325    q_reg_n_0_[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.045     0.370 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    q[1]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[2]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[2]/Q
                         net (fo=4, routed)           0.134     0.275    clk_div_d/counter_reg[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clk_div_d/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.386    clk_div_d/counter_reg[0]_i_1__0_n_5
    SLICE_X0Y15          FDRE                                         r  clk_div_d/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[30]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[30]/Q
                         net (fo=4, routed)           0.134     0.275    clk_div_d/counter_reg[30]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clk_div_d/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.386    clk_div_d/counter_reg[28]_i_1__0_n_5
    SLICE_X0Y22          FDRE                                         r  clk_div_d/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[6]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     0.275    clk_div_d/counter_reg[6]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clk_div_d/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.386    clk_div_d/counter_reg[4]_i_1__0_n_5
    SLICE_X0Y16          FDRE                                         r  clk_div_d/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[14]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[14]/Q
                         net (fo=4, routed)           0.145     0.286    clk_div_d/counter_reg[14]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  clk_div_d/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.397    clk_div_d/counter_reg[12]_i_1__0_n_5
    SLICE_X0Y18          FDRE                                         r  clk_div_d/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.226ns (56.960%)  route 0.171ns (43.040%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  q_reg[3]/Q
                         net (fo=7, routed)           0.171     0.299    q_reg_n_0_[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.098     0.397 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    q[2]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[18]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[18]/Q
                         net (fo=4, routed)           0.145     0.286    clk_div_d/counter_reg[18]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  clk_div_d/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.397    clk_div_d/counter_reg[16]_i_1__0_n_5
    SLICE_X0Y19          FDRE                                         r  clk_div_d/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[26]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[26]/Q
                         net (fo=4, routed)           0.145     0.286    clk_div_d/counter_reg[26]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  clk_div_d/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.397    clk_div_d/counter_reg[24]_i_1__0_n_5
    SLICE_X0Y21          FDRE                                         r  clk_div_d/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_d/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_div_d/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  clk_div_d/counter_reg[10]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_div_d/counter_reg[10]/Q
                         net (fo=4, routed)           0.146     0.287    clk_div_d/counter_reg[10]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.398 r  clk_div_d/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.398    clk_div_d/counter_reg[8]_i_1__0_n_5
    SLICE_X0Y17          FDRE                                         r  clk_div_d/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------





