
---------- Begin Simulation Statistics ----------
simSeconds                                   0.038809                       # Number of seconds simulated (Second)
simTicks                                  38808854500                       # Number of ticks simulated (Tick)
finalTick                                 38808854500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    326.14                       # Real time elapsed on the host (Second)
hostTickRate                                118993466                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16916832                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   153307                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     153307                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         77617710                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        88565139                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       34                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       76988413                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 136321                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             38564954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          24748990                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            77596866                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.992159                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.857989                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  54241255     69.90%     69.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5847159      7.54%     77.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3601202      4.64%     82.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3853963      4.97%     87.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4059586      5.23%     92.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2408095      3.10%     95.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1743486      2.25%     97.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1099734      1.42%     99.04% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    742386      0.96%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              77596866                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  276296     18.31%     18.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   377      0.02%     18.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                132766      8.80%     27.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    23      0.00%     27.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                64477      4.27%     31.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc              1128      0.07%     31.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 80257      5.32%     36.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               330997     21.93%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     58.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 533911     35.38%     94.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 44941      2.98%     97.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             43746      2.90%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              303      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           42      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      48270912     62.70%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           49      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     62.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       358617      0.47%     63.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      4524069      5.88%     69.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       310770      0.40%     69.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       316179      0.41%     69.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       560264      0.73%     70.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       124744      0.16%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2798819      3.64%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      8940576     11.61%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3418934      4.44%     90.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6732902      8.75%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       631536      0.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       76988413                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.991892                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1509222                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019603                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                199801390                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                98523255                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        57022619                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  33417839                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 28613127                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         14965084                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    61485619                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     17011974                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          75614748                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14988841                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1095546                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           18943108                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       13004264                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3954267                       # Number of stores executed (Count)
system.cpu.numRate                           0.974195                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             265                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20844                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.552354                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.552354                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.644183                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.644183                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   86674968                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  45551127                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    18414552                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9930243                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 740082900                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 11383313                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 38808854500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15262126                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5137083                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2600434                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1873198                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                22571116                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          22072479                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            756895                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             11309160                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                11305531                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999679                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  115589                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 34                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1299                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                302                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              997                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        38574082                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            743047                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70169078                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.712565                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.775797                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        57019124     81.26%     81.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3803948      5.42%     86.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1661122      2.37%     89.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          780403      1.11%     90.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          353541      0.50%     90.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          187205      0.27%     90.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6363735      9.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70169078                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12330008                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8977839                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9380884                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   11990980                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    46611551                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 49388                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30638626     61.28%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           24      0.00%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       343590      0.69%     61.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      3584076      7.17%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       158674      0.32%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       265866      0.53%     69.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       545879      1.09%     71.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       121538      0.24%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2011687      4.02%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4625862      9.25%     84.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2744476      5.49%     90.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4351977      8.70%     98.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       607693      1.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6363735                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        9960396                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9960396                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9960396                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9960396                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5760714                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5760714                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5760714                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5760714                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 353338121867                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 353338121867                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 353338121867                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 353338121867                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     15721110                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      15721110                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     15721110                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     15721110                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.366432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.366432                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.366432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.366432                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61335.820849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61335.820849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61335.820849                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61335.820849                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2243473                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        12760                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       147345                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          205                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.225987                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    62.243902                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       953022                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            953022                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3859252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3859252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3859252                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3859252                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1901462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1901462                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1901462                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1901462                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 115558070409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 115558070409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 115558070409                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 115558070409                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120950                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120950                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120950                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120950                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60773.273623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60773.273623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60773.273623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60773.273623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1899412                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7904963                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7904963                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4463980                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4463980                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 233188437500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 233188437500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12368943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12368943                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.360902                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.360902                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52237.787244                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52237.787244                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2879711                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2879711                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1584269                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1584269                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  86254130000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  86254130000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.128084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.128084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54444.119023                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54444.119023                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2055433                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2055433                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1296734                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1296734                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 120149684367                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 120149684367                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3352167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3352167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.386835                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.386835                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 92655.613539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 92655.613539                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       979541                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       979541                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       317193                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       317193                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  29303940409                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  29303940409                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.094623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.094623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 92385.205250                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 92385.205250                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.327495                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11855702                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1899412                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.241775                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.327495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999672                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          373                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1675                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          127670340                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         127670340                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2502236                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              57034756                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14521895                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2788975                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 749004                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9641669                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 14153                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98791192                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 78581                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       687416                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       687416                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       687416                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       687416                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        19388                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        19388                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        19388                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        19388                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   1538367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   1538367000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   1538367000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   1538367000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       706804                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       706804                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       706804                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       706804                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.027431                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.027431                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.027431                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.027431                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 79346.348257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 79346.348257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 79346.348257                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 79346.348257                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        19388                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        19388                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        19388                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        19388                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   1518979000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   1518979000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   1518979000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   1518979000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.027431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.027431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.027431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.027431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 78346.348257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 78346.348257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 78346.348257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 78346.348257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        19372                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       687416                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       687416                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        19388                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        19388                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   1538367000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   1538367000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       706804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       706804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.027431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.027431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 79346.348257                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 79346.348257                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        19388                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        19388                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   1518979000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   1518979000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.027431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.027431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78346.348257                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 78346.348257                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.996636                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       706293                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        19372                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    36.459478                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1539500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.996636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1432996                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1432996                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             373884                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      117398238                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    22571116                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11421422                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      76456031                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1525724                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1159                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  611                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            77                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2242                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8105759                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   320                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       14                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           77596866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.512925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.730529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 54517990     70.26%     70.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2203461      2.84%     73.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3448925      4.44%     77.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2558178      3.30%     80.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2654991      3.42%     84.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   681098      0.88%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2240447      2.89%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1179948      1.52%     89.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8111828     10.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             77596866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.290799                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.512519                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8105182                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8105182                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8105182                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8105182                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          569                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             569                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          569                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            569                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     39688492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     39688492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     39688492                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     39688492                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8105751                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8105751                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8105751                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8105751                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000070                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000070                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 69751.304042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 69751.304042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 69751.304042                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 69751.304042                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         9373                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           93                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     100.784946                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          119                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           119                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          119                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          119                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          450                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          450                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          450                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          450                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32794493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32794493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32794493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32794493                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 72876.651111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 72876.651111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 72876.651111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 72876.651111                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8105182                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8105182                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          569                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           569                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     39688492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     39688492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8105751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8105751                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000070                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 69751.304042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 69751.304042                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          119                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          119                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          450                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          450                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32794493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32794493                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000056                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 72876.651111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 72876.651111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           369.453502                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   369.453502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.180397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.180397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          450                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          429                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.219727                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           64846458                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          64846458                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    749004                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8643964                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7897022                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               88565173                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                39260                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15262126                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5137083                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    34                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     37238                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  7845142                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6930                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         487049                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       360474                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               847523                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 72356488                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71987703                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  47037291                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  67937001                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.927465                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.692366                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          113                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          113                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          113                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          113                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           37                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           37                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           37                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           37                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2521500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2521500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2521500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2521500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          150                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          150                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          150                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          150                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.246667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.246667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.246667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.246667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 68148.648649                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 68148.648649                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 68148.648649                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 68148.648649                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           37                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           37                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2484500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2484500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.246667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.246667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.246667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.246667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 67148.648649                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 67148.648649                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 67148.648649                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 67148.648649                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           23                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          113                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          113                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           37                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           37                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2521500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2521500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          150                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.246667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.246667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 68148.648649                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 68148.648649                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           37                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2484500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.246667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.246667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 67148.648649                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 67148.648649                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    11.826858                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           82                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           23                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.565217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    11.826858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.739179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.739179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          337                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          337                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      369142                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6284253                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  784                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6930                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1784914                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   88                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 140114                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8977838                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             46.627089                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            98.380040                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6280236     69.95%     69.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               119061      1.33%     71.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                48481      0.54%     71.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                40855      0.46%     72.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                40225      0.45%     72.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                41213      0.46%     73.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                46922      0.52%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                59634      0.66%     74.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                97388      1.08%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               137618      1.53%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             707780      7.88%     84.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             279974      3.12%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             103950      1.16%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             127259      1.42%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              80891      0.90%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              54609      0.61%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             131118      1.46%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              87583      0.98%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              46758      0.52%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              29521      0.33%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              26024      0.29%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              23778      0.26%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              22125      0.25%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              20125      0.22%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              19651      0.22%     96.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              21221      0.24%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              16428      0.18%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              19361      0.22%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              17840      0.20%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              14023      0.16%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           216186      2.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             6375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8977838                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  12767480                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  252873                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13020353                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3954373                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  25237                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3979610                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      16721853                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      278110                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  16999963                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8105742                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      50                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8105792                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8105742                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          50                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8105792                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 749004                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3718118                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                49510867                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2145                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15439837                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8176895                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               94866714                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2581877                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 138990                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2529513                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2957765                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          223682                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            71312105                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   138083347                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                107986246                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  26871374                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37316336                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 33995575                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  37                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10550041                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        152379424                       # The number of ROB reads (Count)
system.cpu.rob.writes                       184608244                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 499114                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    499114                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                499114                       # number of overall hits (Count)
system.l2.overallHits::total                   499114                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        19388                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  450                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1402333                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1422208                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        19388                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           37                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 450                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1402333                       # number of overall misses (Count)
system.l2.overallMisses::total                1422208                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   1488770500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2425500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        32329500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    112008697957                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       113532223457                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   1488770500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2425500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       32329500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   112008697957                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      113532223457                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        19388                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           37                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                450                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1901447                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1921322                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        19388                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           37                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               450                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1901447                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1921322                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.737508                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.740224                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.737508                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.740224                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 76788.245306                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 65554.054054                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 71843.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79873.109994                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79828.142900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 76788.245306                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 65554.054054                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 71843.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79873.109994                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79828.142900                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               437525                       # number of writebacks (Count)
system.l2.writebacks::total                    437525                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        19388                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           35                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              450                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1402333                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1422206                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        19388                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           35                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             450                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1402333                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1422206                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1449994500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2240500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     31429500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 109204035957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   110687700457                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1449994500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2240500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     31429500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 109204035957                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  110687700457                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.945946                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.737508                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.740223                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.945946                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.737508                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.740223                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74788.245306                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64014.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 69843.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77873.112846                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77828.177111                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74788.245306                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64014.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69843.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77873.112846                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77828.177111                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         437525                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       964817                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         964817                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 2                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           13                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              13                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           15                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            15                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.866667                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.866667                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           13                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           13                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       170000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       170000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.866667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.866667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 13076.923077                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 13076.923077                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           450                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              450                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     32329500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     32329500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          450                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            450                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 71843.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 71843.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          450                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          450                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     31429500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     31429500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69843.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69843.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              72373                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 72373                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           244807                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              244807                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  28637704965                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    28637704965                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         317180                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            317180                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.771824                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.771824                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 116980.743872                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 116980.743872                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       244807                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          244807                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  28148090965                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  28148090965                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.771824                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.771824                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 114980.743872                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 114980.743872                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         426741                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            426741                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        19388                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           37                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1157526                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1176951                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   1488770500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2425500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  83370992992                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  84862188992                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        19388                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           37                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1584267                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1603692                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.730638                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.733901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 76788.245306                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 65554.054054                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 72025.157959                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 72103.417213                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        19388                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           35                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1157526                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1176949                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1449994500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2240500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  81055944992                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  82508179992                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.945946                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.730638                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.733900                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74788.245306                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 64014.285714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70025.161415                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70103.445427                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       953022                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           953022                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       953022                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       953022                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15694.975741                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1435757                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     936641                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.532879                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    20772000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15694.975741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.957945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.957945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16381                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  321                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 7692                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8359                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999817                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   31666430                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  31666430                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    437525.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     19388.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        35.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       450.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1401104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000946803310                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        26528                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        26528                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2783948                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             412355                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1422206                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     437525                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1422206                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   437525                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1229                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1422206                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               437525                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  427188                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  321848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  176045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  116221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   67433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   54669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   49773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   48223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   57097                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   24642                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  20367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  16875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  13902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  12345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   8982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   5310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  10653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  14118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  16080                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  17411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  19141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  21547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  23895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  26777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  28213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  27199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  25196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  24187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  23927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  23967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  24204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  24374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   4233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   4034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   4013                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   3816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   3826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   3721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   3570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   3466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   3267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   3015                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   2735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   2573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   2365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   2232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   2024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   1487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   1479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   1426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   1449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   1369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   1275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   1242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   1152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   1104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   1027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        26528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      53.564536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    775.350097                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        26500     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            8      0.03%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            6      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            4      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48128-49151            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::49152-50175            4      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         26528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        26528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.490614                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.434635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.594413                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            22439     84.59%     84.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              387      1.46%     86.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2002      7.55%     93.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              663      2.50%     96.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              363      1.37%     97.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              192      0.72%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              114      0.43%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               97      0.37%     98.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               93      0.35%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               87      0.33%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               32      0.12%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               14      0.05%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               10      0.04%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                8      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                5      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::63                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::81                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         26528                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   78656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                91021184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             28001600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2345371569.77926302                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              721526063.07923889                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   38808841000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      20867.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      1240832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        28800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     89670656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     27997632                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 31972909.687401365489                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 57718.786829948825                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 742098.687813627766                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2310572088.645389080048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 721423818.371140122414                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        19388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           35                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          450                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1402333                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       437525                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    813844826                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1083448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16611646                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  61736586926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2193056256108                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     41976.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30955.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36914.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44024.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5012413.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      1240832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        28800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     89749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       91021120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        28800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        28800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     28001600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     28001600                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        19388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          450                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1402332                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1422205                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       437525                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         437525                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     31972910                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        57719                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         742099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2312597194                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2345369921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       742099                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        742099                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    721526063                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        721526063                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    721526063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     31972910                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        57719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        742099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2312597194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3066895984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1420977                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              437463                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        41177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        40289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        43807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        41262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        41638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        42965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        46627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        49424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        46671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        44658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        48925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        47397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        46318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        46845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        45938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        48835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        50856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        48399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        47148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        48244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        44939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        41851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        41968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        40064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        44862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        39437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        40635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        39054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        38374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        40103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        10524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        11043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        12417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        17225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        17287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        17799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        14887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        13301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        14969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        14861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        14288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        13705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        14035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        12784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        12759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        11463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        13107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        11550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        11737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        11295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        10028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        11054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             37712397162                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            4734695364                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        62568126846                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26539.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44031.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1149458                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             230625                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       478341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   248.646852                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   145.318074                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   302.557714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       219141     45.81%     45.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       127696     26.70%     72.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        36965      7.73%     80.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        18425      3.85%     84.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11641      2.43%     86.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7327      1.53%     88.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5536      1.16%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4897      1.02%     90.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        46713      9.77%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       478341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              90942528                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           27997632                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2343.344816                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              721.423818                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               12.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.76                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.26                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    766922948.064002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1019572763.697600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3029683801.536011                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  880724609.183998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6904722093.965154                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 31305070620.935650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1280807120.140844                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  45187503957.523262                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1164.360673                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1792301322                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1744400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35272153178                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    724953902.400000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    963792040.915201                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2947395625.977613                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  763478326.463999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6904722093.965154                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 31178133827.970695                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1378340475.187240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  44860816292.880013                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1155.942809                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1947383802                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1744400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35117070698                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1177397                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        437525                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            964817                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             244807                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            244807                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1177399                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             13                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4246765                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4246769                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4246769                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    119022656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    119022672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                119022672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1422221                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1422221    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1422221                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          5237693074                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         7412105736                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2824562                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1403310                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1604140                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1390547                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           965785                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            317180                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           317180                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            450                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1603692                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            15                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           15                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          900                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5702338                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           97                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        58148                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5761483                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    182685904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1240832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               183957904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          437525                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  28001600                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2359086                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000411                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020263                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2358117     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     969      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2359086                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2397527096                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            450499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1901453500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             37998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          19444886                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3841126                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1919568                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          968                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  38808854500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.040024                       # Number of seconds simulated (Second)
simTicks                                  40024464500                       # Number of ticks simulated (Tick)
finalTick                                 78833319000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    357.53                       # Real time elapsed on the host (Second)
hostTickRate                                111948193                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16917856                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   279699                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     279699                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         80048929                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        88348462                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       58                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       75547787                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 125798                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             38348517                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          25016212                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            80037559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.943904                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.819838                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  57055018     71.29%     71.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   5572460      6.96%     78.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3891340      4.86%     83.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3772522      4.71%     87.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3820104      4.77%     92.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2430801      3.04%     95.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1762334      2.20%     97.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    997184      1.25%     99.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    735796      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              80037559                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  269638     19.03%     19.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     19.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     19.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2175      0.15%     19.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                 98968      6.98%     26.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    16      0.00%     26.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                52876      3.73%     29.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               848      0.06%     29.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 75224      5.31%     35.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               242020     17.08%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     52.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 515042     36.34%     88.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                100372      7.08%     95.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             56994      4.02%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             3053      0.22%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           11      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      46263190     61.24%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          642      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     61.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       281526      0.37%     61.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      3567748      4.72%     66.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       208266      0.28%     66.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       303899      0.40%     67.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       468751      0.62%     67.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       149056      0.20%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2149183      2.84%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     11270095     14.92%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4146207      5.49%     91.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      5973289      7.91%     98.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       765924      1.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       75547787                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.943770                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1417226                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018759                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                204373204                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               102243535                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        58623312                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  28302958                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 24459266                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         12731309                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    62565186                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     14399816                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          74274286                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16576148                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1019335                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           21393060                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11674113                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4816912                       # Number of stores executed (Count)
system.cpu.numRate                           0.927861                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             167                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.600979                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.600979                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.624618                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.624618                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   87484982                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  46892506                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    14962817                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8504510                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 782469295                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  9567878                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 78833319000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       17937587                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6239544                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2789897                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2002948                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                19979930                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          19273759                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            684815                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             10378822                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                10371327                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999278                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  181885                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1822                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                443                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1379                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        38356843                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            675922                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72729932                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.687475                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.760967                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        60020068     82.52%     82.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3513200      4.83%     87.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1251610      1.72%     89.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          833454      1.15%     90.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          460761      0.63%     90.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          264859      0.36%     91.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6385980      8.78%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72729932                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14349277                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10260255                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8409911                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10297797                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    47189732                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 85297                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29997824     60.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          398      0.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       268335      0.54%     60.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2880369      5.76%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       106016      0.21%     66.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       250878      0.50%     67.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       457273      0.91%     67.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       135027      0.27%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1554604      3.11%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6344879     12.69%     83.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3359103      6.72%     90.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3915376      7.83%     98.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       729919      1.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6385980                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       12492889                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12492889                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12492889                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12492889                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6162461                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6162461                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6162461                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6162461                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 367710733811                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 367710733811                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 367710733811                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 367710733811                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18655350                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18655350                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18655350                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18655350                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.330332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.330332                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.330332                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.330332                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 59669.462218                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 59669.462218                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 59669.462218                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 59669.462218                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1563567                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        24818                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       101712                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          491                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.372493                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    50.545825                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1033959                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1033959                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4136449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4136449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4136449                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4136449                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2026012                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2026012                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2026012                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2026012                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 120199010520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 120199010520                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 120199010520                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 120199010520                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.108602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.108602                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.108602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.108602                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59327.886765                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59327.886765                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59327.886765                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59327.886765                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2026006                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10062841                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10062841                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4503487                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4503487                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 238224483000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 238224483000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14566328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14566328                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.309171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.309171                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52897.784095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52897.784095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2866041                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2866041                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1637446                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1637446                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  89823888500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  89823888500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.112413                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.112413                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 54856.092048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 54856.092048                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2430048                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2430048                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1658974                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1658974                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 129486250811                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 129486250811                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4089022                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4089022                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.405714                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.405714                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 78052.007332                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 78052.007332                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1270408                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1270408                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       388566                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       388566                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  30375122020                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  30375122020                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.095027                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.095027                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78172.362018                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78172.362018                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14525049                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2028054                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.162062                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          969                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1069                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          151268806                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         151268806                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2392405                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              59860984                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14445609                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2657140                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 681421                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8886148                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  9140                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               97603251                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 50386                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       618969                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       618969                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       618969                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       618969                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        32987                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        32987                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        32987                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        32987                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2586216000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2586216000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2586216000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2586216000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       651956                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       651956                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       651956                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       651956                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.050597                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.050597                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.050597                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.050597                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 78401.067087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 78401.067087                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 78401.067087                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 78401.067087                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        32987                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        32987                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        32987                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        32987                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2553229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2553229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2553229000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2553229000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.050597                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.050597                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.050597                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.050597                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 77401.067087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 77401.067087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 77401.067087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 77401.067087                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        32987                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       618969                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       618969                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        32987                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        32987                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2586216000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2586216000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       651956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       651956                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.050597                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.050597                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 78401.067087                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 78401.067087                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        32987                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        32987                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2553229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2553229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.050597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.050597                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 77401.067087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 77401.067087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       652467                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        33003                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    19.769930                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1336899                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1336899                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             365017                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      114681338                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    19979930                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           10553655                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      78980560                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1380648                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        458                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            76                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          917                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9435572                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   289                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           80037559                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.432844                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.670737                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 57569986     71.93%     71.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2205954      2.76%     74.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3019009      3.77%     78.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2575214      3.22%     81.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2281847      2.85%     84.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   968900      1.21%     85.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2629222      3.28%     89.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1334874      1.67%     90.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7452553      9.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             80037559                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.249596                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.432641                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9435125                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9435125                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9435125                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9435125                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          442                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             442                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          442                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            442                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     29390492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     29390492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     29390492                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     29390492                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9435567                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9435567                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9435567                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9435567                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66494.325792                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66494.325792                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66494.325792                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66494.325792                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6493                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           65                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      99.892308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           132                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          132                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          132                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          310                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          310                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          310                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          310                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     22821993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     22821993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     22821993                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     22821993                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73619.332258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73619.332258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73619.332258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73619.332258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9435125                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9435125                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          442                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           442                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     29390492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     29390492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9435567                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9435567                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66494.325792                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66494.325792                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          132                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          310                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          310                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     22821993                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     22821993                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73619.332258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73619.332258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           606.580506                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17541067                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                760                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           23080.351316                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   606.580506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.296182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.296182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          760                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          751                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.371094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           75484846                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          75484846                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    681421                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8023851                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  6281868                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               88348520                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                37670                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17937587                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6239544                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    37                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     27314                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  6239008                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6265                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         434016                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       339897                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               773913                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71741618                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71354621                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  47158545                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  66348706                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.891388                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.710768                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           48                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           48                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           48                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           48                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            6                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       488000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       488000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       488000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       488000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           54                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           54                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           54                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           54                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 81333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 81333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 81333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 81333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       482000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       482000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       482000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       482000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 80333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 80333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 80333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 80333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           48                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           48                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            6                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       488000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       488000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           54                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           54                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 81333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 81333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       482000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       482000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.111111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.111111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 80333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 80333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          122                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           20                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     6.100000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          114                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          114                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      494172                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7677311                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1089                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6265                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2150522                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  96012                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10260254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             40.635392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           144.857075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7517925     73.27%     73.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               163455      1.59%     74.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                50147      0.49%     75.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                44744      0.44%     75.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                43845      0.43%     76.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                45534      0.44%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                51136      0.50%     77.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                64161      0.63%     77.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               101813      0.99%     78.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               143867      1.40%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             648804      6.32%     86.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             298340      2.91%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             115369      1.12%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             134071      1.31%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              86015      0.84%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              58513      0.57%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             150710      1.47%     94.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              98867      0.96%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              46848      0.46%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              28607      0.28%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              25029      0.24%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              22608      0.22%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              21659      0.21%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              20043      0.20%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              19649      0.19%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              19974      0.19%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              15708      0.15%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              18009      0.18%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              15815      0.15%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              12555      0.12%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           176434      1.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            24385                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10260254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15084956                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  227252                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15312208                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4817076                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  26916                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4843992                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19902032                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      254168                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  20156200                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9435574                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      18                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9435592                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9435574                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          18                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9435592                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 681421                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3551487                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                52241236                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            447                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15369806                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8193162                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               93997358                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2022725                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  97210                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1977391                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3493985                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          497967                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            71342612                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   135377602                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                110175179                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  21949495                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37586386                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 33756241                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       5                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   9737847                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        154700796                       # The number of ROB reads (Count)
system.cpu.rob.writes                       184048221                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 556975                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    556975                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                556975                       # number of overall hits (Count)
system.l2.overallHits::total                   556975                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        32987                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  310                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1469011                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1502314                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        32987                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            6                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 310                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1469011                       # number of overall misses (Count)
system.l2.overallMisses::total                1502314                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   2502310500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       472000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        22492500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    116422540485                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       118947815485                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   2502310500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       472000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       22492500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   116422540485                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      118947815485                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        32987                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                310                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2025986                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2059289                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        32987                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               310                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2025986                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2059289                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.725084                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.729530                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.725084                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.729530                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 75857.474156                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 78666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 72556.451613                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79252.327236                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79176.400862                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 75857.474156                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 78666.666667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 72556.451613                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79252.327236                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79176.400862                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               477771                       # number of writebacks (Count)
system.l2.writebacks::total                    477771                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        32987                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              310                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1469011                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1502312                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        32987                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             310                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1469011                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1502312                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   2436336500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       385000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     21872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 113484530485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   115943124485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   2436336500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       385000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     21872500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 113484530485                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  115943124485                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.725084                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.729529                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.725084                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.729529                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73857.474156                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        96250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 70556.451613                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 77252.335405                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 77176.461670                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73857.474156                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        96250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70556.451613                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 77252.335405                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 77176.461670                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         477771                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1020274                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1020274                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           23                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              23                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.884615                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.884615                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           23                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           23                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       291000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       291000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.884615                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.884615                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 12652.173913                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 12652.173913                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           310                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              310                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     22492500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     22492500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 72556.451613                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 72556.451613                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          310                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          310                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     21872500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     21872500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70556.451613                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70556.451613                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              99039                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 99039                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           289504                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              289504                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  29641437495                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    29641437495                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         388543                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            388543                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.745102                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.745102                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 102386.970456                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 102386.970456                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       289504                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          289504                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  29062429495                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  29062429495                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.745102                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.745102                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 100386.970456                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 100386.970456                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         457936                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            457936                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        32987                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            6                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1179507                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1212500                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   2502310500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       472000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  86781102990                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  89283885490                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        32987                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1637443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1670436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.720335                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.725858                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75857.474156                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 78666.666667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 73574.046606                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 73636.194219                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        32987                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1179507                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1212498                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   2436336500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       385000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  84422100990                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  86858822490                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.720335                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.725857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73857.474156                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        96250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71574.056780                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71636.260423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1033959                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1033959                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1033959                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1033959                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15884.809865                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1607318                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1050340                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.530284                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15884.809865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.969532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.969532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15591                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  303                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  624                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                14644                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.951599                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   33942343                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  33942343                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    477771.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     32987.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       310.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1467796.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002238557798                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28871                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28871                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2978241                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             450367                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1502312                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     477771                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1502312                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   477771                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1215                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      58.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1502312                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               477771                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  439854                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  353454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  207611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  138826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   82685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   61573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   49600                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   43399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   44309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   20472                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  16247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  13206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  10666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   9082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   6332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   3709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  13068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  17856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  20396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  22720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  24509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  27099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  28948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  31160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  32233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  31206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  29113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  27816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  27567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  27584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  27667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  27764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2743                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2616                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   2582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   2526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   2460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   2355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   2224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   2082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   1949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   1846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   1730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   1557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   1457                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   1342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                    959                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                    893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                    859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                    835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                    813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                    744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                    725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                    688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                    641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                    605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                    576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                    563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                    507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                    518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                   498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                   470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                   406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                   334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                   280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                   242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                   211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                   183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                   163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                   126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28871                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      51.954487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    743.224375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        28840     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           12      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            6      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::49152-50175            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64512-65535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28871                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28871                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.548578                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.495146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.548004                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            23540     81.54%     81.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              471      1.63%     83.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2745      9.51%     92.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              953      3.30%     95.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              419      1.45%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              186      0.64%     98.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              153      0.53%     98.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              116      0.40%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              133      0.46%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               83      0.29%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               50      0.17%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               10      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28871                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   77760                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                96147968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30577344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2402229966.12484312                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              763966348.63159752                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40024407000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      20213.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      2111168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        19840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     93938944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30577536                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 52746939.312579683959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 6396.088072583707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 495696.825625237252                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2347038122.146518707275                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 763971145.697651982307                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        32987                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1469011                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       477771                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   1352361888                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       249704                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11679048                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  63854140676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2284208324518                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     40996.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     62426.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37674.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     43467.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4780968.97                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      2111168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        19840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     94016768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       96148032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        19840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        19840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30577344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30577344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        32987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          310                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1469012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1502313                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       477771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         477771                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     52746939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         6396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         495697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2348982533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2402231565                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       495697                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        495697                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    763966349                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        763966349                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    763966349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     52746939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         6396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        495697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2348982533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3166197914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1501097                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              477774                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        46017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        48469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        47286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        44567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        42963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        41870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        47231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        52568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        51463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        45750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        49487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        49746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        49150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        50510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        49085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        49245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        51715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        49157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        48103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        48306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        44714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        43445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        44245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        43516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        47303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        43679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        44180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        45667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        45517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        43895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        13459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        14483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        17039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        16144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        17276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        17344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        16718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        15681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        16211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        16355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        15735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        14754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        14323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        13622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        14637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        13607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        14492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        13430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        13471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        13648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        12623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             38961242592                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5001655204                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        65218431316                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25955.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43447.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1142200                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             254681                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           53.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       581979                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   217.608292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   131.121507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   275.808366                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       289427     49.73%     49.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       157910     27.13%     76.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        41365      7.11%     83.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19595      3.37%     87.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12145      2.09%     89.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7389      1.27%     90.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5526      0.95%     91.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4684      0.80%     92.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        43938      7.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       581979                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              96070208                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           30577536                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2400.287154                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              763.971146                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   16.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               12.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.98                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    918513007.776001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1221142975.348801                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3193961504.160001                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  935079978.336001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7122226381.435574                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 32702513352.162819                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1000615081.804817                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  47094052281.024117                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1176.631664                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1366997084                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1799350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36858117416                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    896569468.704002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1191940297.094399                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3120128025.369606                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  860631689.568001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7122226381.435574                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 32521540258.367573                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1139667854.438423                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  46852703974.977440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1170.601645                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1582228784                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1799350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36642885716                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1212803                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        477771                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1020273                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             289504                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            289504                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1212808                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             23                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4502686                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4502686                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4502686                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    126724992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    126724992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                126724992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1502335                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1502335    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1502335                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          5603385500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         7822133564                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3000379                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1502808                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1670740                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1511730                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1025040                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            388543                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           388543                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            310                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1670436                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            26                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           26                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          620                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6078024                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        98961                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6177623                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    195836096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      2111168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               197967488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          477771                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30577344                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2537147                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001878                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.043301                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2532381     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    4766      0.19%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2537147                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2576404250                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            310000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2025993000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              6998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          33047379                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4118600                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2059224                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4766                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  40024464500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
