{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 11:14:05 2013 " "Info: Processing started: Thu Apr 11 11:14:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_jin -c counter_jin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_jin -c counter_jin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 264 288 456 280 "scan_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 80 -176 -8 96 "clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:inst\|clk_jinwei " "Info: Detected ripple clock \"counter:inst\|clk_jinwei\" as buffer" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "counter:inst\|clk_jinwei" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter:inst1\|clk_jinwei " "Info: Detected ripple clock \"counter:inst1\|clk_jinwei\" as buffer" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "counter:inst1\|clk_jinwei" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "scan_clk register register sel:inst3\|s\[1\] sel:inst3\|LED\[3\] 275.03 MHz Internal " "Info: Clock \"scan_clk\" Internal fmax is restricted to 275.03 MHz between source register \"sel:inst3\|s\[1\]\" and destination register \"sel:inst3\|LED\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.090 ns + Longest register register " "Info: + Longest register to register delay is 3.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sel:inst3\|s\[1\] 1 REG LC_X8_Y8_N0 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N0; Fanout = 12; REG Node = 'sel:inst3\|s\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { sel:inst3|s[1] } "NODE_NAME" } "" } } { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.292 ns) 1.245 ns sel:inst3\|Mux~740 2 COMB LC_X7_Y8_N7 1 " "Info: 2: + IC(0.953 ns) + CELL(0.292 ns) = 1.245 ns; Loc. = LC_X7_Y8_N7; Fanout = 1; COMB Node = 'sel:inst3\|Mux~740'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.245 ns" { sel:inst3|s[1] sel:inst3|Mux~740 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.738 ns) 3.090 ns sel:inst3\|LED\[3\] 3 REG LC_X11_Y8_N5 1 " "Info: 3: + IC(1.107 ns) + CELL(0.738 ns) = 3.090 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'sel:inst3\|LED\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.845 ns" { sel:inst3|Mux~740 sel:inst3|LED[3] } "NODE_NAME" } "" } } { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.030 ns ( 33.33 % ) " "Info: Total cell delay = 1.030 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 66.67 % ) " "Info: Total interconnect delay = 2.060 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "3.090 ns" { sel:inst3|s[1] sel:inst3|Mux~740 sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.090 ns" { sel:inst3|s[1] sel:inst3|Mux~740 sel:inst3|LED[3] } { 0.000ns 0.953ns 1.107ns } { 0.000ns 0.292ns 0.738ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 2.903 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { scan_clk } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 264 288 456 280 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.711 ns) 2.903 ns sel:inst3\|LED\[3\] 2 REG LC_X11_Y8_N5 1 " "Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'sel:inst3\|LED\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.434 ns" { scan_clk sel:inst3|LED[3] } "NODE_NAME" } "" } } { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.09 % ) " "Info: Total cell delay = 2.180 ns ( 75.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns ( 24.91 % ) " "Info: Total interconnect delay = 0.723 ns ( 24.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|LED[3] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 2.903 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scan_clk 1 CLK PIN_29 11 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 11; CLK Node = 'scan_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { scan_clk } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 264 288 456 280 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.711 ns) 2.903 ns sel:inst3\|s\[1\] 2 REG LC_X8_Y8_N0 12 " "Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X8_Y8_N0; Fanout = 12; REG Node = 'sel:inst3\|s\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.434 ns" { scan_clk sel:inst3|s[1] } "NODE_NAME" } "" } } { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.09 % ) " "Info: Total cell delay = 2.180 ns ( 75.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns ( 24.91 % ) " "Info: Total interconnect delay = 0.723 ns ( 24.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|s[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|s[1] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|LED[3] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|s[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|s[1] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "3.090 ns" { sel:inst3|s[1] sel:inst3|Mux~740 sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.090 ns" { sel:inst3|s[1] sel:inst3|Mux~740 sel:inst3|LED[3] } { 0.000ns 0.953ns 1.107ns } { 0.000ns 0.292ns 0.738ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|LED[3] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { scan_clk sel:inst3|s[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { scan_clk scan_clk~out0 sel:inst3|s[1] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { sel:inst3|LED[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { sel:inst3|LED[3] } {  } {  } } } { "sel.vhd" "" { Text "C:/altera/quartus51/counter_jin/sel.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter:inst\|n\[13\] register counter:inst\|n\[1\] 153.89 MHz 6.498 ns Internal " "Info: Clock \"clk\" has Internal fmax of 153.89 MHz between source register \"counter:inst\|n\[13\]\" and destination register \"counter:inst\|n\[1\]\" (period= 6.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.259 ns + Longest register register " "Info: + Longest register to register delay is 6.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst\|n\[13\] 1 REG LC_X12_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N2; Fanout = 4; REG Node = 'counter:inst\|n\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { counter:inst|n[13] } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.590 ns) 2.637 ns rtl~872 2 COMB LC_X10_Y8_N7 1 " "Info: 2: + IC(2.047 ns) + CELL(0.590 ns) = 2.637 ns; Loc. = LC_X10_Y8_N7; Fanout = 1; COMB Node = 'rtl~872'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.637 ns" { counter:inst|n[13] rtl~872 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 3.372 ns rtl~875 3 COMB LC_X10_Y8_N9 2 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 3.372 ns; Loc. = LC_X10_Y8_N9; Fanout = 2; COMB Node = 'rtl~875'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "0.735 ns" { rtl~872 rtl~875 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.442 ns) 5.325 ns rtl~2 4 COMB LC_X9_Y10_N2 2 " "Info: 4: + IC(1.511 ns) + CELL(0.442 ns) = 5.325 ns; Loc. = LC_X9_Y10_N2; Fanout = 2; COMB Node = 'rtl~2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.953 ns" { rtl~875 rtl~2 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.478 ns) 6.259 ns counter:inst\|n\[1\] 5 REG LC_X9_Y10_N3 12 " "Info: 5: + IC(0.456 ns) + CELL(0.478 ns) = 6.259 ns; Loc. = LC_X9_Y10_N3; Fanout = 12; REG Node = 'counter:inst\|n\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "0.934 ns" { rtl~2 counter:inst|n[1] } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.802 ns ( 28.79 % ) " "Info: Total cell delay = 1.802 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 71.21 % ) " "Info: Total interconnect delay = 4.457 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "6.259 ns" { counter:inst|n[13] rtl~872 rtl~875 rtl~2 counter:inst|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.259 ns" { counter:inst|n[13] rtl~872 rtl~875 rtl~2 counter:inst|n[1] } { 0.000ns 2.047ns 0.443ns 1.511ns 0.456ns } { 0.000ns 0.590ns 0.292ns 0.442ns 0.478ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.022 ns - Smallest " "Info: - Smallest clock skew is 0.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { clk } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 80 -176 -8 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns counter:inst\|n\[1\] 2 REG LC_X9_Y10_N3 12 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X9_Y10_N3; Fanout = 12; REG Node = 'counter:inst\|n\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.456 ns" { clk counter:inst|n[1] } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.925 ns" { clk counter:inst|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.925 ns" { clk clk~out0 counter:inst|n[1] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.903 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { clk } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 80 -176 -8 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.711 ns) 2.903 ns counter:inst\|n\[13\] 2 REG LC_X12_Y7_N2 4 " "Info: 2: + IC(0.723 ns) + CELL(0.711 ns) = 2.903 ns; Loc. = LC_X12_Y7_N2; Fanout = 4; REG Node = 'counter:inst\|n\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.434 ns" { clk counter:inst|n[13] } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.09 % ) " "Info: Total cell delay = 2.180 ns ( 75.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.723 ns ( 24.91 % ) " "Info: Total interconnect delay = 0.723 ns ( 24.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { clk counter:inst|n[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 counter:inst|n[13] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.925 ns" { clk counter:inst|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.925 ns" { clk clk~out0 counter:inst|n[1] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { clk counter:inst|n[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 counter:inst|n[13] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "6.259 ns" { counter:inst|n[13] rtl~872 rtl~875 rtl~2 counter:inst|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.259 ns" { counter:inst|n[13] rtl~872 rtl~875 rtl~2 counter:inst|n[1] } { 0.000ns 2.047ns 0.443ns 1.511ns 0.456ns } { 0.000ns 0.590ns 0.292ns 0.442ns 0.478ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.925 ns" { clk counter:inst|n[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.925 ns" { clk clk~out0 counter:inst|n[1] } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "2.903 ns" { clk counter:inst|n[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.903 ns" { clk clk~out0 counter:inst|n[13] } { 0.000ns 0.000ns 0.723ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk_jinwei counter:inst2\|clk_jinwei 18.652 ns register " "Info: tco from clock \"clk\" to destination pin \"clk_jinwei\" through register \"counter:inst2\|clk_jinwei\" is 18.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.028 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 33; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { clk } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 80 -176 -8 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns counter:inst\|clk_jinwei 2 REG LC_X9_Y10_N2 33 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X9_Y10_N2; Fanout = 33; REG Node = 'counter:inst\|clk_jinwei'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "1.680 ns" { clk counter:inst|clk_jinwei } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.935 ns) 7.942 ns counter:inst1\|clk_jinwei 3 REG LC_X12_Y12_N2 33 " "Info: 3: + IC(3.858 ns) + CELL(0.935 ns) = 7.942 ns; Loc. = LC_X12_Y12_N2; Fanout = 33; REG Node = 'counter:inst1\|clk_jinwei'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "4.793 ns" { counter:inst|clk_jinwei counter:inst1|clk_jinwei } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.375 ns) + CELL(0.711 ns) 13.028 ns counter:inst2\|clk_jinwei 4 REG LC_X19_Y11_N3 1 " "Info: 4: + IC(4.375 ns) + CELL(0.711 ns) = 13.028 ns; Loc. = LC_X19_Y11_N3; Fanout = 1; REG Node = 'counter:inst2\|clk_jinwei'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "5.086 ns" { counter:inst1|clk_jinwei counter:inst2|clk_jinwei } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 31.09 % ) " "Info: Total cell delay = 4.050 ns ( 31.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.978 ns ( 68.91 % ) " "Info: Total interconnect delay = 8.978 ns ( 68.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "13.028 ns" { clk counter:inst|clk_jinwei counter:inst1|clk_jinwei counter:inst2|clk_jinwei } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.028 ns" { clk clk~out0 counter:inst|clk_jinwei counter:inst1|clk_jinwei counter:inst2|clk_jinwei } { 0.000ns 0.000ns 0.745ns 3.858ns 4.375ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register pin " "Info: + Longest register to pin delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst2\|clk_jinwei 1 REG LC_X19_Y11_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y11_N3; Fanout = 1; REG Node = 'counter:inst2\|clk_jinwei'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "" { counter:inst2|clk_jinwei } "NODE_NAME" } "" } } { "../counter/counter.vhd" "" { Text "C:/altera/quartus51/counter/counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.276 ns) + CELL(2.124 ns) 5.400 ns clk_jinwei 2 PIN PIN_19 0 " "Info: 2: + IC(3.276 ns) + CELL(2.124 ns) = 5.400 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'clk_jinwei'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "5.400 ns" { counter:inst2|clk_jinwei clk_jinwei } "NODE_NAME" } "" } } { "counter_jin.bdf" "" { Schematic "C:/altera/quartus51/counter_jin/counter_jin.bdf" { { 80 512 688 96 "clk_jinwei" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 39.33 % ) " "Info: Total cell delay = 2.124 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.276 ns ( 60.67 % ) " "Info: Total interconnect delay = 3.276 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "5.400 ns" { counter:inst2|clk_jinwei clk_jinwei } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.400 ns" { counter:inst2|clk_jinwei clk_jinwei } { 0.000ns 3.276ns } { 0.000ns 2.124ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "13.028 ns" { clk counter:inst|clk_jinwei counter:inst1|clk_jinwei counter:inst2|clk_jinwei } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.028 ns" { clk clk~out0 counter:inst|clk_jinwei counter:inst1|clk_jinwei counter:inst2|clk_jinwei } { 0.000ns 0.000ns 0.745ns 3.858ns 4.375ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "counter_jin" "UNKNOWN" "V1" "C:/altera/quartus51/counter_jin/db/counter_jin.quartus_db" { Floorplan "C:/altera/quartus51/counter_jin/" "" "5.400 ns" { counter:inst2|clk_jinwei clk_jinwei } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.400 ns" { counter:inst2|clk_jinwei clk_jinwei } { 0.000ns 3.276ns } { 0.000ns 2.124ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 11:14:05 2013 " "Info: Processing ended: Thu Apr 11 11:14:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
