Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/New Processor/Stage/five_in_one/TB_five_in_one_isim_beh.exe -prj F:/New Processor/Stage/five_in_one/TB_five_in_one_beh.prj work.TB_five_in_one work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/ipcore_dir/INM.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/ipcore_dir/DME.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../seven_bit_reg/VII_bit_reg.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Register_File/Reg_file.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../PC/ProgramCounter.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../one-bit-register/one-bit-register.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../MUX4_1/MUX4_1.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../MUX2_1/MUX2.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Instruction_Memory/Instrction_Memory.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Decorder4_to_7/Decorder_4_to_7.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Alu/Alu.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Adder/Adder.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../writeback/WB.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../IF/IF.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../ID/ID.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../EXE/EXE.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../OUTPORT/outport.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/../../Data_Memory/Data_memory.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/Five_in_one.v" into library work
Analyzing Verilog file "F:/New Processor/Stage/five_in_one/TB_five_in_one.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/New Processor/Stage/five_in_one/../../Instruction_Memory/Instrction_Memory.v" Line 31: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module ProgramCounter
Compiling module Adder
Compiling module MUX4_1
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module INM
Compiling module Instrction_Memory
Compiling module IF
Compiling module Reg_file
Compiling module MUX2
Compiling module ID
Compiling module Alu
Compiling module one_bit_register
Compiling module EXE
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module DME
Compiling module Data_memory
Compiling module WB
Compiling module VII_bit_reg
Compiling module Decorder_4_to_7
Compiling module outport
Compiling module FIVE_IN_ONE
Compiling module TB_five_in_one
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable F:/New Processor/Stage/five_in_one/TB_five_in_one_isim_beh.exe
Fuse Memory Usage: 30744 KB
Fuse CPU Usage: 576 ms
