Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/Testbench_isim_beh.exe -prj /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/Testbench_beh.prj Testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v" into library work
ERROR:HDLCompiler:1660 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v" Line 18: Procedural assignment to a non-register A is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v" Line 19: Procedural assignment to a non-register B is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1660 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v" Line 20: Procedural assignment to a non-register Cin is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:598 - "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v" Line 5: Module <testbench> ignored due to previous errors.
Verilog file /mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/testbench/testbench.v ignored due to errors
