Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L xbip_pipe_v3_0_9 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_dsp48_addsub_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L dds_compiler_v6_0_25 -L xlslice_v1_0_4 -L sim_clk_gen_v1_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dds_wrapper_behav xil_defaultlib.dds_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/sim/dds.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package xbip_utils_v3_0_13.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_25.dds_compiler_v6_0_25_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_25.pkg_dds_compiler_v6_0_25
Compiling package dds_compiler_v6_0_25.dds_compiler_v6_0_25_hdl_comps
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_9.global_util_pkg
Compiling package axi_utils_v2_0_9.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_25.pkg_betas
Compiling package dds_compiler_v6_0_25.pkg_alphas
Compiling package xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_viv_co...
Compiling package xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_rdy [\dds_compiler_v6_0_25_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_25.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_9.xbip_dsp48_multadd_v3_0_9_viv [\xbip_dsp48_multadd_v3_0_9_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_eff [\dds_compiler_v6_0_25_eff(c_xdev...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_core [\dds_compiler_v6_0_25_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25_viv [\dds_compiler_v6_0_25_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_25.dds_compiler_v6_0_25 [\dds_compiler_v6_0_25(c_xdevicef...]
Compiling architecture dds_dds_compiler_0_0_arch of entity xil_defaultlib.dds_dds_compiler_0_0 [dds_dds_compiler_0_0_default]
Compiling module sim_clk_gen_v1_0_4.sim_clk_gen(CLOCK_PERIOD=15.4092...
Compiling module xil_defaultlib.dds_sim_clk_gen_0_0
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.dds_xlslice_0_0
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.dds_xlslice_0_1
Compiling module xil_defaultlib.dds
Compiling module xil_defaultlib.dds_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot dds_wrapper_behav
