###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:25:47 2024
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.103
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.051 | 
     | U0_ALU/FE_PHC15_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.040 | 0.103 |   0.103 |    0.052 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.040 | 0.000 |   0.103 |    0.052 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.051 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.051 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.704
  Slack Time                    0.664
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] ^    |           | 0.000 |       |   0.000 |   -0.664 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC2_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.350 |   0.350 |   -0.314 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC3_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.060 | 0.353 |   0.703 |    0.039 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI ^       | SDFFRQX2M | 0.060 | 0.000 |   0.704 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.664 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.664 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.664 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.664 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.712
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] ^    |           | 0.000 |       |   0.000 |   -0.674 | 
     | U0_RegFile/FE_PHC7_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.340 |   0.340 |   -0.334 | 
     | U0_RegFile/FE_PHC8_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.712 |    0.038 | 
     | U0_RegFile/\regArr_reg[6][4] | SI ^       | SDFFRQX2M | 0.086 | 0.000 |   0.712 |    0.038 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.674 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.674 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.674 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.674 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.888
  Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.862 | 
     | U4_mux2X1/FE_PHC9_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.346 |   0.346 |   -0.516 | 
     | U4_mux2X1/FE_PHC12_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.397 |   0.743 |   -0.119 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.150 | 0.144 |   0.887 |    0.025 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.150 | 0.001 |   0.888 |    0.026 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.862 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.862 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.862 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.888
  Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.862 | 
     | U4_mux2X1/FE_PHC9_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.346 |   0.346 |   -0.516 | 
     | U4_mux2X1/FE_PHC12_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.397 |   0.743 |   -0.120 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.150 | 0.144 |   0.887 |    0.024 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.150 | 0.002 |   0.888 |    0.026 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.862 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.862 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.026
  Arrival Time                  0.888
  Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.862 | 
     | U4_mux2X1/FE_PHC9_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.346 |   0.346 |   -0.516 | 
     | U4_mux2X1/FE_PHC12_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.397 |   0.743 |   -0.120 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.150 | 0.144 |   0.887 |    0.024 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.150 | 0.002 |   0.888 |    0.026 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.862 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.000 | 0.000 |   0.000 |    0.862 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    0.862 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.078
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.022
  Arrival Time                  0.888
  Slack Time                    0.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.866 | 
     | U4_mux2X1/FE_PHC9_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.054 | 0.346 |   0.346 |   -0.520 | 
     | U4_mux2X1/FE_PHC12_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.397 |   0.743 |   -0.123 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.150 | 0.144 |   0.887 |    0.021 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.150 | 0.001 |   0.888 |    0.022 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.866 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.866 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    0.866 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.147
  Arrival Time                  1.077
  Slack Time                    0.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.930 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.587 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.178 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.140 | 
     | U0_RegFile/\regArr_reg[2][7] | SN ^       | SDFFSQX1M | 0.474 | 0.007 |   1.077 |    0.147 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.930 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.930 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.930 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M  | 0.000 | 0.000 |   0.000 |    0.930 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][5] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.150
  Arrival Time                  1.095
  Slack Time                    0.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.945 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.602 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.194 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.125 | 
     | U0_RegFile/\regArr_reg[3][5] | SN ^       | SDFFSQX2M | 0.506 | 0.025 |   1.095 |    0.150 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.945 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.945 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.945 | 
     | U0_RegFile/\regArr_reg[3][5] | CK ^       | SDFFSQX2M  | 0.000 | 0.000 |   0.000 |    0.945 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.170
  Arrival Time                  1.132
  Slack Time                    0.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.962 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.618 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.210 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.542 | 0.062 |   1.132 |    0.170 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |    0.962 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.962 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |    0.962 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.167
  Arrival Time                  1.132
  Slack Time                    0.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.965 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.621 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.213 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.105 | 
     | U0_RegFile/\regArr_reg[1][0] | RN ^       | SDFFRHQX2M | 0.542 | 0.062 |   1.132 |    0.167 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.965 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.965 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | U0_RegFile/\regArr_reg[1][0] | CK ^       | SDFFRHQX2M | 0.000 | 0.000 |   0.000 |    0.965 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_RegFile/\regArr_reg[0][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.167
  Arrival Time                  1.132
  Slack Time                    0.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.965 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.622 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.214 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.104 | 
     | U0_RegFile/\regArr_reg[0][7] | RN ^       | SDFFRHQX2M | 0.542 | 0.063 |   1.132 |    0.167 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.965 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.965 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.965 | 
     | U0_RegFile/\regArr_reg[0][7] | CK ^       | SDFFRHQX2M | 0.000 | 0.000 |   0.000 |    0.965 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.167
  Arrival Time                  1.133
  Slack Time                    0.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.966 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.622 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.214 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.104 | 
     | U0_RegFile/\regArr_reg[1][6] | RN ^       | SDFFRHQX2M | 0.542 | 0.063 |   1.133 |    0.167 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.966 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.966 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.966 | 
     | U0_RegFile/\regArr_reg[1][6] | CK ^       | SDFFRHQX2M | 0.000 | 0.000 |   0.000 |    0.966 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.159
  Arrival Time                  1.133
  Slack Time                    0.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.973 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.630 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.222 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.096 | 
     | U0_RegFile/\regArr_reg[1][2] | RN ^       | SDFFRHQX4M | 0.542 | 0.063 |   1.133 |    0.159 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.973 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.973 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.973 | 
     | U0_RegFile/\regArr_reg[1][2] | CK ^       | SDFFRHQX4M | 0.000 | 0.000 |   0.000 |    0.973 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_RegFile/\regArr_reg[1][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[1][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.159
  Arrival Time                  1.133
  Slack Time                    0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.974 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.051 | 0.343 |   0.343 |   -0.630 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M    | 0.143 | 0.408 |   0.752 |   -0.222 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M     | 0.472 | 0.318 |   1.070 |    0.096 | 
     | U0_RegFile/\regArr_reg[1][7] | RN ^       | SDFFRHQX4M | 0.542 | 0.063 |   1.133 |    0.159 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.974 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.974 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.974 | 
     | U0_RegFile/\regArr_reg[1][7] | CK ^       | SDFFRHQX4M | 0.000 | 0.000 |   0.000 |    0.974 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.152
  Arrival Time                  1.132
  Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.981 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.637 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.229 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.089 | 
     | U0_RegFile/\regArr_reg[2][0] | SN ^       | SDFFSQX2M | 0.542 | 0.062 |   1.132 |    0.152 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.981 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    0.981 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    0.981 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M  | 0.000 | 0.000 |   0.000 |    0.981 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[1]                                (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  1.067
  Slack Time                    1.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | SI[1] ^    |          | 0.000 |       |   0.000 |   -1.033 | 
     | U0_SYS_CTRL/FE_PHC4_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.060 | 0.351 |   0.351 |   -0.683 | 
     | U0_SYS_CTRL/FE_PHC5_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.062 | 0.355 |   0.706 |   -0.328 | 
     | U0_SYS_CTRL/FE_PHC6_SI_1_        | A ^ -> Y ^ | DLY4X1M  | 0.070 | 0.361 |   1.067 |    0.033 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | SI ^       | SDFFRX1M | 0.070 | 0.000 |   1.067 |    0.033 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    1.033 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L2_I1                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L8_I0                  | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | scan_clk__L9_I0                  | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.033 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | REF_SCAN_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.033 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.000 | 0.000 |   0.000 |    1.033 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_RegFile/\regArr_reg[4][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.074
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.039 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.695 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.287 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.031 | 
     | U0_RegFile/\regArr_reg[4][3] | RN ^       | SDFFRQX2M | 0.473 | 0.004 |   1.074 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.039 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.039 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | U0_RegFile/\regArr_reg[4][3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.039 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_RegFile/\regArr_reg[4][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.074
  Slack Time                    1.039
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.039 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.696 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.287 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.031 | 
     | U0_RegFile/\regArr_reg[4][2] | RN ^       | SDFFRQX2M | 0.473 | 0.004 |   1.074 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.039 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.039 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.039 | 
     | U0_RegFile/\regArr_reg[4][2] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.039 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.075
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.040 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.697 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.289 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.030 | 
     | U0_RegFile/\regArr_reg[2][4] | RN ^       | SDFFRQX2M | 0.474 | 0.005 |   1.075 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.040 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.040 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.040 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.040 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.077
  Slack Time                    1.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.042 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.699 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.291 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.027 | 
     | U0_RegFile/\regArr_reg[2][5] | RN ^       | SDFFRQX2M | 0.474 | 0.007 |   1.077 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.042 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.042 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.042 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.042 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_RegFile/\regArr_reg[4][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.079
  Slack Time                    1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.044 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.700 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.292 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.026 | 
     | U0_RegFile/\regArr_reg[4][1] | RN ^       | SDFFRQX2M | 0.475 | 0.009 |   1.079 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.044 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.044 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.044 | 
     | U0_RegFile/\regArr_reg[4][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.044 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.082
  Slack Time                    1.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.047 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.704 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.295 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.023 | 
     | U0_RegFile/\regArr_reg[2][3] | RN ^       | SDFFRQX2M | 0.479 | 0.012 |   1.082 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.047 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.047 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.047 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.047 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  1.085
  Slack Time                    1.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.049 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.706 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.298 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.021 | 
     | U0_RegFile/\regArr_reg[2][6] | RN ^       | SDFFRQX2M | 0.485 | 0.015 |   1.085 |    0.035 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.049 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.049 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.049 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.049 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.087
  Slack Time                    1.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.052 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.709 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.300 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.018 | 
     | U0_RegFile/\regArr_reg[3][7] | RN ^       | SDFFRQX2M | 0.491 | 0.018 |   1.087 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.052 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.052 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.052 | 
     | U0_RegFile/\regArr_reg[3][7] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.052 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.090
  Slack Time                    1.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.055 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.711 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.303 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.015 | 
     | U0_RegFile/\regArr_reg[3][6] | RN ^       | SDFFRQX2M | 0.498 | 0.021 |   1.090 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.055 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.055 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.055 | 
     | U0_RegFile/\regArr_reg[3][6] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.055 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_RegFile/\regArr_reg[4][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[4][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.092
  Slack Time                    1.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.056 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.713 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.305 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.014 | 
     | U0_RegFile/\regArr_reg[4][0] | RN ^       | SDFFRQX2M | 0.500 | 0.022 |   1.092 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.056 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.056 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.056 | 
     | U0_RegFile/\regArr_reg[4][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.056 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.095
  Slack Time                    1.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.059 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.716 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.308 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.010 | 
     | U0_RegFile/\regArr_reg[3][4] | RN ^       | SDFFRQX2M | 0.506 | 0.025 |   1.095 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.059 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.059 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.059 | 
     | U0_RegFile/\regArr_reg[3][4] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.059 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.154
  Arrival Time                  1.214
  Slack Time                    1.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.060 | 
     | U6_mux2X1/FE_PHC10_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.148 | 0.407 |   0.407 |   -0.653 | 
     | U6_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.124 | 0.399 |   0.807 |   -0.253 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | CLKMX2X2M | 0.624 | 0.403 |   1.209 |    0.150 | 
     | U1_ClkDiv/odd_edge_tog_reg  | SN ^       | SDFFSQX1M | 0.624 | 0.005 |   1.214 |    0.154 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    1.060 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.000 | 0.000 |   0.000 |    1.060 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.000 | 0.000 |   0.000 |    1.060 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.099
  Slack Time                    1.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.063 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.719 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.311 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.007 | 
     | U0_RegFile/\regArr_reg[3][3] | RN ^       | SDFFRQX2M | 0.511 | 0.029 |   1.099 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.063 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.063 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | U0_RegFile/\regArr_reg[3][3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.099
  Slack Time                    1.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.063 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.720 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.312 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.007 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 0.512 | 0.030 |   1.099 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.063 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.063 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.063 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.103
  Slack Time                    1.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.066 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.723 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.315 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.004 | 
     | U0_RegFile/\regArr_reg[3][1] | RN ^       | SDFFRQX2M | 0.517 | 0.033 |   1.103 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.066 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.066 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.066 | 
     | U0_RegFile/\regArr_reg[3][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.066 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.105
  Slack Time                    1.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.069 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.725 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.317 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |    0.001 | 
     | U0_RegFile/\regArr_reg[3][2] | RN ^       | SDFFRQX2M | 0.520 | 0.035 |   1.105 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.069 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.069 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.069 | 
     | U0_RegFile/\regArr_reg[3][2] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.069 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.036
  Arrival Time                  1.109
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.072 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.729 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.321 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.003 | 
     | U0_RegFile/\regArr_reg[2][2] | RN ^       | SDFFRQX2M | 0.525 | 0.039 |   1.109 |    0.036 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.072 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.072 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.072 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.072 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.112
  Slack Time                    1.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.076 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.732 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.324 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.006 | 
     | U0_RegFile/\RdData_reg[1]   | RN ^       | SDFFRQX2M | 0.528 | 0.043 |   1.112 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.076 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.076 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.076 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.076 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.115
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.078 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.735 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.327 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.008 | 
     | U0_RegFile/\RdData_reg[2]   | RN ^       | SDFFRQX2M | 0.531 | 0.045 |   1.115 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.078 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.078 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.078 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.115
  Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.078 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.735 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.327 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.008 | 
     | U0_RegFile/\RdData_reg[3]   | RN ^       | SDFFRQX2M | 0.531 | 0.045 |   1.115 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.078 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.078 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.078 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.078 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.117
  Slack Time                    1.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.080 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.737 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.328 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.010 | 
     | U0_RegFile/\RdData_reg[0]   | RN ^       | SDFFRQX2M | 0.532 | 0.047 |   1.117 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.080 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.080 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.080 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.080 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.118
  Slack Time                    1.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.081 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.738 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.330 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.011 | 
     | U0_RegFile/RdData_VLD_reg   | RN ^       | SDFFRQX2M | 0.533 | 0.048 |   1.118 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.081 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.081 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.081 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.081 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.119
  Slack Time                    1.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.082 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.739 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.331 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.013 | 
     | U0_RegFile/\regArr_reg[2][1] | RN ^       | SDFFRQX2M | 0.534 | 0.049 |   1.119 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.082 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.082 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.082 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.082 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.123
  Slack Time                    1.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.086 | 
     | U5_mux2X1/FE_PHC11_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.743 | 
     | U5_mux2X1/FE_PHC14_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.335 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.016 | 
     | U0_SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.537 | 0.053 |   1.123 |    0.037 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    1.086 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L7_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | scan_clk__L9_I0                   | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.086 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | REF_SCAN_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.086 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.086 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.124
  Slack Time                    1.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.087 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.744 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.335 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.017 | 
     | U0_ref_sync/\sync_bus_reg[5] | RN ^       | SDFFRQX2M | 0.538 | 0.054 |   1.124 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.087 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.124
  Slack Time                    1.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.087 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.744 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.336 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.017 | 
     | U0_ref_sync/\sync_bus_reg[4] | RN ^       | SDFFRQX2M | 0.538 | 0.054 |   1.124 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.087 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[3] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.124
  Slack Time                    1.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.087 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.744 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.336 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.018 | 
     | U0_ref_sync/\sync_bus_reg[3] | RN ^       | SDFFRQX2M | 0.538 | 0.055 |   1.124 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.087 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.087 | 
     | U0_ref_sync/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.125
  Slack Time                    1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.088 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.745 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.337 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.018 | 
     | U0_ref_sync/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.538 | 0.055 |   1.125 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.088 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.088 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.125
  Slack Time                    1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.088 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.745 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.337 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.018 | 
     | U0_ref_sync/\sync_bus_reg[6] | RN ^       | SDFFRQX2M | 0.538 | 0.055 |   1.125 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.088 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.088 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.125
  Slack Time                    1.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.088 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.745 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.751 |   -0.337 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.018 | 
     | U0_ref_sync/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 0.538 | 0.055 |   1.125 |    0.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.088 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.088 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.088 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.029
  Arrival Time                  1.120
  Slack Time                    1.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   -1.091 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.051 | 0.343 |   0.343 |   -0.748 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.143 | 0.408 |   0.751 |   -0.340 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M   | 0.472 | 0.318 |   1.070 |   -0.021 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[2] | RN ^       | SDFFRX1M | 0.535 | 0.050 |   1.120 |    0.029 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    1.091 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L2_I1                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L4_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L5_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L6_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L7_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L8_I0                 | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | scan_clk__L9_I0                 | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.091 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.091 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[2] | CK ^       | SDFFRX1M   | 0.000 | 0.000 |   0.000 |    1.091 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.033
  Arrival Time                  1.125
  Slack Time                    1.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.092 | 
     | U5_mux2X1/FE_PHC11_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.749 | 
     | U5_mux2X1/FE_PHC14_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.341 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.022 | 
     | U0_ref_sync/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.538 | 0.055 |   1.125 |    0.033 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    1.092 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.092 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.092 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.000 | 0.000 |   0.000 |    1.092 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  1.131
  Slack Time                    1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -1.094 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.343 |   0.343 |   -0.750 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.143 | 0.408 |   0.752 |   -0.342 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.472 | 0.318 |   1.070 |   -0.024 | 
     | U0_RegFile/\RdData_reg[4]   | RN ^       | SDFFRQX2M | 0.541 | 0.061 |   1.131 |    0.037 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    1.094 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |    1.094 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.000 | 0.000 |   0.000 |    1.094 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |    1.094 | 
     +------------------------------------------------------------------------------------------+ 

