
// File generated by Go version U-2022.12#33f3808fcb#221128, Sat Mar 16 14:40:42 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



`timescale 1ns/1ps

// module lx2 : lx2
module lx2
  ( input                    ohe_selector_EX,
    input      signed [31:0] dmw_rd2_dp_in, // w32
    output reg signed [31:0] x_w7_out // w32
  );


`include "primitives.v"

  always @ (*)

  begin : p_lx2

    x_w7_out = 32'sh0;

    if (ohe_selector_EX) // (lxR2_copy0_dmw_rd2_lx2_EX)
    begin
      // [cnn.n:127]
      x_w7_out = dmw_rd2_dp_in;
    end

  end

endmodule
