#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  7 04:51:31 2024
# Process ID: 14880
# Current directory: D:/hdl/final proj/slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5820 D:\hdl\final proj\slave\slave.xpr
# Log file: D:/hdl/final proj/slave/vivado.log
# Journal file: D:/hdl/final proj/slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/hdl/final proj/slave/slave.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/hdl/final proj/slave/slave.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1014.969 ; gain = 0.000
update_compile_order -fileset sources_1
eexit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 04:58:58 2024...
eset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 04:58:44 2024...
ga/master_fpga.srcs/sources_1/chip2chip_master/counter.v} {D:/hdl/final proj/reduce_comunication_time/master_fpga/master_fpga.srcs/sources_1/chip2chip_master/master_control.v} {D:/hdl/final proj/reduce_comunication_time/master_fpga/master_fpga.srcs/sources_1/chip2chip_master/top.v}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/hdl/final proj/slave/slave.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun Jan  7 04:58:05 2024] Launched synth_1...
Run output will be captured here: D:/hdl/final proj/slave/slave.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 8
[Sun Jan  7 04:59:02 2024] Launched synth_1...
Run output will be captured here: D:/hdl/final proj/slave/slave.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1086.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/hdl/final proj/slave/slave.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [D:/hdl/final proj/slave/slave.srcs/constrs_1/new/constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1301.586 ; gain = 283.895
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property package_pin "" [get_ports [list  {data_to_slave_o[4]}]]
place_ports {data_to_slave_o[2]} A15
place_ports {data_to_slave_o[1]} A17
place_ports {data_to_slave_o[0]} C15
place_ports {data_to_slave_o[3]} B15
place_ports {data_to_slave_o[4]} A16
set_property SLEW {} [get_ports [list {data_to_slave_o[4]}]]
set_property SLEW (Multiple) [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
ERROR: [Common 17-69] Command failed: '(Multiple)' is not a valid value for slewtype
set_property SLEW (Multiple) [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
ERROR: [Common 17-69] Command failed: '(Multiple)' is not a valid value for slewtype
set_property SLEW {} [get_ports [list {data_to_slave_o[4]}]]
set_property SLEW {} [get_ports [list {data_to_slave_o[3]}]]
set_property SLEW {} [get_ports [list {data_to_slave_o[4]}]]
set_property SLEW (Multiple) [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
ERROR: [Common 17-69] Command failed: '(Multiple)' is not a valid value for slewtype
set_property SLEW FAST [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property SLEW FAST [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property package_pin "" [get_ports [list  {data_to_slave_o[4]}]]
place_ports {data_to_slave_o[4]} A16
set_property SLEW FAST [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property is_loc_fixed false [get_ports [list  {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
startgroup
reset_property DIFF_TERM [get_ports {data_to_slave_o[4]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {data_to_slave_o[4]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IBUF_LOW_PWR [get_ports {data_to_slave_o[4]}]
INFO: [Vivado 12-8283] Can not reset the IBUF_LOW_PWR property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {data_to_slave_o[4]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {data_to_slave_o[4]}]
reset_property IS_LOC_FIXED [get_ports {data_to_slave_o[4]}]
reset_property LOC [get_ports {data_to_slave_o[4]}]
reset_property OFFCHIP_TERM [get_ports {data_to_slave_o[4]}]
reset_property PULLTYPE [get_ports {data_to_slave_o[4]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {data_to_slave_o[4]}]
reset_property DIFF_TERM [get_ports {data_to_slave_o[3]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {data_to_slave_o[3]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IBUF_LOW_PWR [get_ports {data_to_slave_o[3]}]
INFO: [Vivado 12-8283] Can not reset the IBUF_LOW_PWR property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {data_to_slave_o[3]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {data_to_slave_o[3]}]
reset_property IS_LOC_FIXED [get_ports {data_to_slave_o[3]}]
reset_property LOC [get_ports {data_to_slave_o[3]}]
reset_property OFFCHIP_TERM [get_ports {data_to_slave_o[3]}]
reset_property PULLTYPE [get_ports {data_to_slave_o[3]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {data_to_slave_o[3]}]
reset_property DIFF_TERM [get_ports {data_to_slave_o[2]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {data_to_slave_o[2]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IBUF_LOW_PWR [get_ports {data_to_slave_o[2]}]
INFO: [Vivado 12-8283] Can not reset the IBUF_LOW_PWR property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {data_to_slave_o[2]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {data_to_slave_o[2]}]
reset_property IS_LOC_FIXED [get_ports {data_to_slave_o[2]}]
reset_property LOC [get_ports {data_to_slave_o[2]}]
reset_property OFFCHIP_TERM [get_ports {data_to_slave_o[2]}]
reset_property PULLTYPE [get_ports {data_to_slave_o[2]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {data_to_slave_o[2]}]
reset_property DIFF_TERM [get_ports {data_to_slave_o[1]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {data_to_slave_o[1]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IBUF_LOW_PWR [get_ports {data_to_slave_o[1]}]
INFO: [Vivado 12-8283] Can not reset the IBUF_LOW_PWR property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {data_to_slave_o[1]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {data_to_slave_o[1]}]
reset_property IS_LOC_FIXED [get_ports {data_to_slave_o[1]}]
reset_property LOC [get_ports {data_to_slave_o[1]}]
reset_property OFFCHIP_TERM [get_ports {data_to_slave_o[1]}]
reset_property PULLTYPE [get_ports {data_to_slave_o[1]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {data_to_slave_o[1]}]
reset_property DIFF_TERM [get_ports {data_to_slave_o[0]}]
INFO: [Vivado 12-1388] Can not reset the DIFF_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property DRIVE [get_ports {data_to_slave_o[0]}]
INFO: [Vivado 12-524] Can not reset the DRIVE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IBUF_LOW_PWR [get_ports {data_to_slave_o[0]}]
INFO: [Vivado 12-8283] Can not reset the IBUF_LOW_PWR property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IN_TERM [get_ports {data_to_slave_o[0]}]
INFO: [Vivado 12-525] Can not reset the IN_TERM property. It is not explicitly set as a constraint. The system is using the default value.
reset_property IOSTANDARD [get_ports {data_to_slave_o[0]}]
reset_property IS_LOC_FIXED [get_ports {data_to_slave_o[0]}]
reset_property LOC [get_ports {data_to_slave_o[0]}]
reset_property OFFCHIP_TERM [get_ports {data_to_slave_o[0]}]
reset_property PULLTYPE [get_ports {data_to_slave_o[0]}]
INFO: [Vivado 12-520] Can not reset the PULLTYPE property. It is not explicitly set as a constraint. The system is using the default value.
reset_property SLEW [get_ports {data_to_slave_o[0]}]
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list {data_to_slave_o[4]} {data_to_slave_o[3]} {data_to_slave_o[2]} {data_to_slave_o[1]} {data_to_slave_o[0]}]]
place_ports {data_to_slave_o[4]} A16
place_ports {data_to_slave_o[3]} B15
place_ports {data_to_slave_o[2]} A15
place_ports {data_to_slave_o[1]} A17
place_ports {data_to_slave_o[0]} C15
place_ports ack L17
place_ports notice_master U16
place_ports request2s M19
place_ports valid P17
set_property IOSTANDARD LVCMOS33 [get_ports [list ack]]
set_property IOSTANDARD LVCMOS33 [get_ports [list notice_master]]
set_property IOSTANDARD LVCMOS33 [get_ports [list request2s]]
set_property IOSTANDARD LVCMOS33 [get_ports [list valid]]
set_property PULLTYPE PULLDOWN [get_ports [list ack]]
set_property PULLTYPE NONE [get_ports [list clk]]
set_property PULLTYPE PULLDOWN [get_ports [list notice_master]]
set_property PULLTYPE PULLDOWN [get_ports [list request2s]]
set_property PULLTYPE NONE [get_ports [list notice_master]]
set_property PULLTYPE PULLDOWN [get_ports [list valid]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 8
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1838.426 ; gain = 0.172
[Sun Jan  7 05:14:24 2024] Launched impl_1...
Run output will be captured here: D:/hdl/final proj/slave/slave.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B035DDA
open_hw_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3235.746 ; gain = 1397.320
set_property PROGRAM.FILE {D:/hdl/final proj/slave/slave.runs/impl_1/keyboard_to_master_chip.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/hdl/final proj/slave/slave.runs/impl_1/keyboard_to_master_chip.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B035DDA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jan  7 06:05:01 2024] Launched synth_1...
Run output will be captured here: D:/hdl/final proj/slave/slave.runs/synth_1/runme.log
[Sun Jan  7 06:05:01 2024] Launched impl_1...
Run output will be captured here: D:/hdl/final proj/slave/slave.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B035DDA
set_property PROGRAM.FILE {D:/hdl/final proj/slave/slave.runs/impl_1/keyboard_to_master_chip.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/hdl/final proj/slave/slave.runs/impl_1/keyboard_to_master_chip.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B035DDA
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 14:08:04 2024...
