{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423947839319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423947839322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 16:03:59 2015 " "Processing started: Sat Feb 14 16:03:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423947839322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423947839322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit_test -c sockit_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423947839322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1423947839614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sockit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sockit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sockit_test " "Found entity 1: sockit_test" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423947847677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423947847677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423947847678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423947847678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_ctrl " "Found entity 1: delay_ctrl" {  } { { "delay_ctrl.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/delay_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423947847679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423947847679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/blinker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423947847680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423947847680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit_test " "Elaborating entity \"sockit_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423947847697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:os " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:os\"" {  } { { "sockit_test.v" "os" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423947847700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_ctrl delay_ctrl:dc " "Elaborating entity \"delay_ctrl\" for hierarchy \"delay_ctrl:dc\"" {  } { { "sockit_test.v" "dc" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423947847701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker blinker:b " "Elaborating entity \"blinker\" for hierarchy \"blinker:b\"" {  } { { "sockit_test.v" "b" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423947847702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423947848132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[0\] " "No output dependent on input pin \"LED\[0\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|LED[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[1\] " "No output dependent on input pin \"LED\[1\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|LED[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[2\] " "No output dependent on input pin \"LED\[2\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|LED[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[3\] " "No output dependent on input pin \"LED\[3\]\"" {  } { { "sockit_test.v" "" { Text "D:/Acer/Documents/Documents/GitHub/fpga/Cyclone V Series Tutorials/Part1/sockit_test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423947848160 "|sockit_test|LED[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1423947848160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423947848160 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423947848160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423947848160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423947848184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 16:04:08 2015 " "Processing ended: Sat Feb 14 16:04:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423947848184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423947848184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423947848184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423947848184 ""}
