
---------- Begin Simulation Statistics ----------
final_tick                                49086887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     67                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985576                       # Number of bytes of host memory used
host_op_rate                                       71                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9586.92                       # Real time elapsed on the host
host_tick_rate                                5104923                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      641538                       # Number of instructions simulated
sim_ops                                        677200                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048940                       # Number of seconds simulated
sim_ticks                                 48940483125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.823875                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   68018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74890                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                249                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2695                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75524                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              653                       # Number of indirect misses.
system.cpu.branchPred.lookups                   92225                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5927                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          588                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      564175                       # Number of instructions committed
system.cpu.committedOps                        582271                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.146476                       # CPI: cycles per instruction
system.cpu.discardedOps                          6520                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             344606                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             41357                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           120104                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          710724                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317816                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      180                       # number of quiesce instructions executed
system.cpu.numCycles                          1775163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       180                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  409817     70.38%     70.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                    404      0.07%     70.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                  43231      7.42%     77.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128819     22.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   582271                       # Class of committed instruction
system.cpu.quiesceCycles                     76529610                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1064439                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          583                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31785                       # Transaction distribution
system.membus.trans_dist::ReadResp              34382                       # Transaction distribution
system.membus.trans_dist::WriteReq              20283                       # Transaction distribution
system.membus.trans_dist::WriteResp             20283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           75                       # Transaction distribution
system.membus.trans_dist::WriteClean              201                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2334                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2535                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            63                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        50007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         50007                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3392478                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154738                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.061994                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154141     99.61%     99.61% # Request fanout histogram
system.membus.snoop_fanout::1                     597      0.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              154738                       # Request fanout histogram
system.membus.reqLayer6.occupancy           258139972                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             4195000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7029859                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              813375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2867300                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          202639385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13101250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       192276                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       192276                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         3282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       123120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       307200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         4746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11363406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          960936625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          910                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    881335069                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    687636000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4017288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3012966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4017288                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11047541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4017288                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3012966                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7030253                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4017288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7030253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7030253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18077795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3012966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7030253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10043219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3012966                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1035952                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4048918                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3012966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10043219                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1035952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14092137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        18432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        18432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]          120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        92160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       100014                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         3000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        52477                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        52477    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        52477                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    137196000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    176268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98435520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24178800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971158310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40172877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2011331187                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40172877                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40234176                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80407053                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2011331187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40234176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40172877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2091738239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6684672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1069056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36155589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     80345754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20086438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    136587781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40172877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     80345754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    120518630                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36155589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    120518630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    100432192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    257106412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       162240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       163904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       162240                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       162240                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2535                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2561                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3315047                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        34000                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3349047                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3315047                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3315047                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3315047                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        34000                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3349047                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2024900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1197312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40172877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1035952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            104617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41374745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         360928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20086438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4017288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24464654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         360928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        61299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     60259315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4017288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1035952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           104617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65839399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     45709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467948500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18911                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18708                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31655                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1002744785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1823871035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32056.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58306.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    905.308432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.635401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.667372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          149      4.22%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          110      3.11%      7.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      2.21%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      2.04%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      1.67%     13.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      1.92%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      2.52%     17.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      1.92%     19.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2841     80.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3534                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.898678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    357.469909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            435     95.81%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.66%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.44%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           14      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      41.213656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.001368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     87.965053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            394     86.78%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      6.17%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      3.08%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      2.64%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.44%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.22%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           454                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2001984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1197504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2024900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1197312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48940268125                       # Total gap between requests
system.mem_ctrls.avgGap                     971750.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1942336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       982080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61298.945340151869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39687716.098736405373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1035952.176248566597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 100693.734212089461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 384466.985173432506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20066822.746552113444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4017287.681812192779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           80                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2933000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1768243705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48028255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4666075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32203142250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 979225328500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 158619234000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48883.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57560.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60412.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58325.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116678051.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  63751648.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  51633865.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45513156160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2647470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    782195715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 360                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265728236.111111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    573851723.742830                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          180    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1255805000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  47831082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       257716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257716                       # number of overall hits
system.cpu.icache.overall_hits::total          257716                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2535                       # number of overall misses
system.cpu.icache.overall_misses::total          2535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110778125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110778125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110778125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110778125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       260251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43699.457594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43699.457594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43699.457594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43699.457594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106802250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106802250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106802250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106802250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009741                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009741                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42131.065089                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42131.065089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42131.065089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42131.065089                       # average overall mshr miss latency
system.cpu.icache.replacements                   2319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       257716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257716                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110778125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110778125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43699.457594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43699.457594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106802250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106802250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009741                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42131.065089                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42131.065089                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.186895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               53404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.028892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.186895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523036                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523036                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        70396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            70396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        70396                       # number of overall hits
system.cpu.dcache.overall_hits::total           70396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          137                       # number of overall misses
system.cpu.dcache.overall_misses::total           137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11005250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11005250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11005250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11005250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        70533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        70533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        70533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        70533                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80330.291971                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80330.291971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80330.291971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80330.291971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           31                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8363750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8363750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8363750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8363750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      4555125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4555125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78903.301887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78903.301887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78903.301887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78903.301887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.152838                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.152838                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     90                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        43606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           43606                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5008125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5008125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        43669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        43669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79494.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79494.047619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           63                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4911250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4911250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      4555125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      4555125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77956.349206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77956.349206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.071429                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.071429                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5997125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5997125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81042.229730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81042.229730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3452500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3452500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80290.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80290.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    522747250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    522747250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.481513                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.481513                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         7373                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         7373                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        42634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        42634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    503348472                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    503348472                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11806.268987                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11806.268987                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           332.401269                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.594502                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   332.401269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.649221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.649221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            682294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           682294                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49086887500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                49087098125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     67                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985576                       # Number of bytes of host memory used
host_op_rate                                       71                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9587.00                       # Real time elapsed on the host
host_tick_rate                                5104901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      641547                       # Number of instructions simulated
sim_ops                                        677215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048941                       # Number of seconds simulated
sim_ticks                                 48940693750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.821695                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   68020                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                74894                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                250                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2697                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75524                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              653                       # Number of indirect misses.
system.cpu.branchPred.lookups                   92232                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          588                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      564184                       # Number of instructions committed
system.cpu.committedOps                        582286                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147023                       # CPI: cycles per instruction
system.cpu.discardedOps                          6527                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             344625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             41357                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           120107                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          711003                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317761                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      180                       # number of quiesce instructions executed
system.cpu.numCycles                          1775500                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       180                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  409825     70.38%     70.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                    404      0.07%     70.45% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.45% # Class of committed instruction
system.cpu.op_class_0::MemRead                  43237      7.43%     77.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128819     22.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   582286                       # Class of committed instruction
system.cpu.quiesceCycles                     76529610                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1064497                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          583                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105079                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31785                       # Transaction distribution
system.membus.trans_dist::ReadResp              34386                       # Transaction distribution
system.membus.trans_dist::WriteReq              20283                       # Transaction distribution
system.membus.trans_dist::WriteResp             20283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           75                       # Transaction distribution
system.membus.trans_dist::WriteClean              201                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2338                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            64                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        50007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         50007                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         7396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       162368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       162368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30938                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3392734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154741                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003858                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.061994                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  154144     99.61%     99.61% # Request fanout histogram
system.membus.snoop_fanout::1                     597      0.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              154741                       # Request fanout histogram
system.membus.reqLayer6.occupancy           258142472                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             4195000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             7036984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              813375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2873050                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          202639385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           13116250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       192276                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       192276                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         3282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       123120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       307200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         4746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11363406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          960936625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          910                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    881335069                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    687636000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4017270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3012953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4017270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11047494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4017270                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3012953                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7030223                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4017270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7030223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7030223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18077717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3012953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7030223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10043176                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3012953                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1035948                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4048901                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3012953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10043176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1035948                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14092076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        18432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        18432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]          120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        92160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       100014                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         3000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        52477                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        52477    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        52477                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    137196000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    176268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98435520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24178800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971149827                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40172704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2011322531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40172704                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40234003                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80406707                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2011322531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40234003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40172704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2091729237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6684672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1069056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36155434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     80345408                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20086352                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    136587193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40172704                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     80345408                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    120518112                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36155434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    120518112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    100431760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    257105305                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       162368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       164032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       162368                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       162368                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2537                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2563                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3317648                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        34000                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3351648                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3317648                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3317648                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3317648                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        34000                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3351648                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2024964                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1197312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40172704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1035948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            105924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41375874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         360927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20086352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4017270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24464549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         360927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        61299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     60259056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4017270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1035948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           105924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65840423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     45709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467948500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76120                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18911                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18708                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    374                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1002744785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1823897285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32055.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58305.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29114                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    905.308432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.635401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.667372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          149      4.22%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          110      3.11%      7.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      2.21%      9.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      2.04%     11.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      1.67%     13.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      1.92%     15.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      2.52%     17.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      1.92%     19.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2841     80.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3534                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.898678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    357.469909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            435     95.81%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.66%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.44%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           14      3.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      41.213656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.001368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     87.965053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            394     86.78%     86.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            28      6.17%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      3.08%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      2.64%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.44%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.22%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           454                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2002048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1197504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2024964                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1197312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48940602500                       # Total gap between requests
system.mem_ctrls.avgGap                     971737.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1942336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       982080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61298.681529213100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39687545.295575216413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1035947.717843701364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 102001.006064610599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 384465.330551224586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20066736.385403200984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4017270.392698509619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           81                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      2933000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1768243705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48028255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4692325                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32203142250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 979225328500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 158619234000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48883.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57560.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60412.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57929.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116678051.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  63751648.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  51633865.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45513156160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2647470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    782406340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 360                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265728236.111111                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    573851723.742830                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          180    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1323750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1256015625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  47831082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       257727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257727                       # number of overall hits
system.cpu.icache.overall_hits::total          257727                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2537                       # number of overall misses
system.cpu.icache.overall_misses::total          2537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    110908750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    110908750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    110908750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    110908750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       260264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009748                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009748                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009748                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009748                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43716.495861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43716.495861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43716.495861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43716.495861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106927875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106927875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106927875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106927875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009748                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009748                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009748                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009748                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42147.368940                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42147.368940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42147.368940                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42147.368940                       # average overall mshr miss latency
system.cpu.icache.replacements                   2322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       257727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257727                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    110908750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    110908750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009748                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009748                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43716.495861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43716.495861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106927875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106927875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42147.368940                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42147.368940                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.186911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              296591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2692                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            110.174963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.186911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.715209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            523065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           523065                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        70401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            70401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        70401                       # number of overall hits
system.cpu.dcache.overall_hits::total           70401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          138                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            138                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          138                       # number of overall misses
system.cpu.dcache.overall_misses::total           138                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11065250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11065250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11065250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11065250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        70539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        70539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        70539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        70539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001956                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001956                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001956                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001956                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80182.971014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80182.971014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80182.971014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80182.971014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           75                       # number of writebacks
system.cpu.dcache.writebacks::total                75                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           31                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8422125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8422125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8422125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8422125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      4555125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4555125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001517                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001517                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78711.448598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78711.448598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78711.448598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78711.448598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.152838                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.152838                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     91                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        43611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           43611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5068125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5068125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        43675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        43675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79189.453125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79189.453125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           64                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4969625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4969625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      4555125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      4555125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77650.390625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77650.390625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21691.071429                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21691.071429                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5997125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5997125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26864                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81042.229730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81042.229730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3452500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3452500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80290.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80290.697674                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    522747250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    522747250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.481513                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.481513                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         7373                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         7373                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        42634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        42634                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    503348472                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    503348472                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11806.268987                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11806.268987                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           332.401246                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               78823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.339257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   332.401246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.649221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.649221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            682319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           682319                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49087098125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
