{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662475627683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662475627683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 17:47:07 2022 " "Processing started: Tue Sep 06 17:47:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662475627683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475627683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalExam -c FinalExam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475627683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662475627964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662475627964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-one " "Found design unit 1: Q1-one" {  } { { "Q1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-one " "Found design unit 1: Q2-one" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-one " "Found design unit 1: decoder-one" {  } { { "decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-one " "Found design unit 1: shiftreg-one" {  } { { "shiftreg.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/shiftreg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635530 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/shiftreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritychecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritychecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Paritychecker-one " "Found design unit 1: Paritychecker-one" {  } { { "Paritychecker.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Paritychecker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635530 ""} { "Info" "ISGN_ENTITY_NAME" "1 Paritychecker " "Found entity 1: Paritychecker" {  } { { "Paritychecker.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Paritychecker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662475635530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475635530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Q2 " "Elaborating entity \"Q2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662475635546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rdy Q2.vhd(8) " "VHDL Signal Declaration warning at Q2.vhd(8): used implicit default value for signal \"rdy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662475635546 "|Q2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fe Q2.vhd(8) " "VHDL Signal Declaration warning at Q2.vhd(8): used implicit default value for signal \"fe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662475635546 "|Q2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:U1 " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:U1\"" {  } { { "Q2.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662475635546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U2 " "Elaborating entity \"counter\" for hierarchy \"counter:U2\"" {  } { { "Q2.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662475635546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paritychecker Paritychecker:U3 " "Elaborating entity \"Paritychecker\" for hierarchy \"Paritychecker:U3\"" {  } { { "Q2.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662475635546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rdy GND " "Pin \"rdy\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662475635820 "|Q2|rdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "fe GND " "Pin \"fe\" is stuck at GND" {  } { { "Q2.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/FinalExam/Q2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662475635820 "|Q2|fe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662475635820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662475635867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662475636131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662475636131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662475636160 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662475636160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662475636160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662475636160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662475636168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 17:47:16 2022 " "Processing ended: Tue Sep 06 17:47:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662475636168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662475636168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662475636168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662475636168 ""}
