# vsim -c -do "run.do" work.mpsoc_msi_testbench 
# Start time: 00:11:35 on Feb 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.mpsoc_pkg
# Loading work.mpsoc_msi_pkg
# Loading work.mpsoc_msi_testbench(rtl)
# Loading work.mpsoc_msi_interface(rtl)
# Loading work.mpsoc_msi_master_port(rtl)
# Loading work.mpsoc_msi_slave_port(rtl)
# Loading work.mpsoc_misd_memory_interface(rtl)
# Loading work.mpsoc_misd_memory_master_port(rtl)
# Loading work.mpsoc_misd_memory_slave_port(rtl)
# Loading work.mpsoc_simd_memory_interface(rtl)
# Loading work.mpsoc_simd_memory_master_port(rtl)
# Loading work.mpsoc_simd_memory_slave_port(rtl)
# Loading work.mpsoc_peripheral_bridge(rtl)
# Loading work.mpsoc_gpio(rtl)
# ** Fatal: (vsim-3348) Port length (64) does not match actual length (12) for port "/mpsoc_msi_testbench/uart_bridge/PADDR".
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_msi_testbench/uart_bridge File: ../../../../rtl/vhdl/gpio/mpsoc_peripheral_bridge.vhd Line: 87
# FATAL ERROR while loading design
# Error loading design
# End time: 00:11:35 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
