// Seed: 2209298534
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output uwire id_2
    , id_4
);
  always id_4['b0] <= 1'b0;
  bit id_5;
  ;
  assign id_5 = id_0;
  integer id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge id_4) 1)
    if (1)
      #1
        if (1) begin : LABEL_0
          id_6 = 1 ? -1 : id_0;
          id_8 = id_6 == -1'b0;
        end else for (id_6 = 1'b0; -1; id_5 = -1) id_8 <= id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2
    , id_19,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    output wand id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14
    , id_20,
    input supply0 id_15,
    output uwire id_16,
    output tri id_17
);
  logic id_21 = id_4;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7
  );
  assign modCall_1.id_8 = 0;
endmodule
