Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 20 23:05:14 2021
| Host         : DESKTOP-O8KMG5M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: risc_v_inst/instruction_latch_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.048      -14.205                     20                 1073        0.099        0.000                      0                 1073        2.916        0.000                       0                   336  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 41.660}       83.330          12.000          
  clkfb      {0.000 41.665}       83.330          12.000          
  core_clk   {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  clkfb                                                                                                                                                        16.670        0.000                       0                     2  
  core_clk         -1.048      -14.205                     20                 1072        0.099        0.000                      0                 1072        2.916        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  core_clk           core_clk                 5.816        0.000                      0                    1        0.868        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sys_clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk
  To Clock:  core_clk

Setup :           20  Failing Endpoints,  Worst Slack       -1.048ns,  Total Violation      -14.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 3.226ns (34.512%)  route 6.121ns (65.488%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 14.271 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.706    15.522    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X24Y111        LUT6 (Prop_lut6_I1_O)        0.124    15.646 r  rom_dp_inst/PC[5]_i_1/O
                         net (fo=1, routed)           0.000    15.646    risc_v_inst/PC_reg[14]_2[4]
    SLICE_X24Y111        FDRE                                         r  risc_v_inst/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.609    14.271    risc_v_inst/core_clk_BUFG
    SLICE_X24Y111        FDRE                                         r  risc_v_inst/PC_reg[5]/C
                         clock pessimism              0.332    14.603    
                         clock uncertainty           -0.036    14.567    
    SLICE_X24Y111        FDRE (Setup_fdre_C_D)        0.031    14.598    risc_v_inst/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -15.646    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -0.977ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 3.226ns (34.792%)  route 6.046ns (65.207%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 14.269 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.631    15.447    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X25Y113        LUT6 (Prop_lut6_I1_O)        0.124    15.571 r  rom_dp_inst/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    15.571    risc_v_inst/PC_reg[14]_2[2]
    SLICE_X25Y113        FDRE                                         r  risc_v_inst/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.607    14.269    risc_v_inst/core_clk_BUFG
    SLICE_X25Y113        FDRE                                         r  risc_v_inst/PC_reg[3]/C
                         clock pessimism              0.332    14.601    
                         clock uncertainty           -0.036    14.565    
    SLICE_X25Y113        FDRE (Setup_fdre_C_D)        0.029    14.594    risc_v_inst/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                 -0.977    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 3.226ns (34.833%)  route 6.035ns (65.167%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.621    15.436    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X26Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.560 r  rom_dp_inst/PC[14]_i_1/O
                         net (fo=1, routed)           0.000    15.560    risc_v_inst/PC_reg[14]_2[13]
    SLICE_X26Y112        FDRE                                         r  risc_v_inst/PC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X26Y112        FDRE                                         r  risc_v_inst/PC_reg[14]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X26Y112        FDRE (Setup_fdre_C_D)        0.031    14.597    risc_v_inst/PC_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 3.226ns (34.843%)  route 6.033ns (65.157%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.618    15.434    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.558 r  rom_dp_inst/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    15.558    risc_v_inst/PC_reg[14]_2[8]
    SLICE_X25Y112        FDRE                                         r  risc_v_inst/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X25Y112        FDRE                                         r  risc_v_inst/PC_reg[9]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X25Y112        FDRE (Setup_fdre_C_D)        0.031    14.597    risc_v_inst/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.226ns (34.903%)  route 6.017ns (65.097%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.602    15.418    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X27Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.542 r  rom_dp_inst/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    15.542    risc_v_inst/PC_reg[14]_2[12]
    SLICE_X27Y112        FDRE                                         r  risc_v_inst/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X27Y112        FDRE                                         r  risc_v_inst/PC_reg[13]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X27Y112        FDRE (Setup_fdre_C_D)        0.029    14.595    risc_v_inst/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 3.226ns (35.252%)  route 5.925ns (64.748%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 r  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.347    14.546    rom_dp_inst/PC_reg[14]_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I2_O)        0.124    14.670 r  rom_dp_inst/PC[15]_i_11/O
                         net (fo=2, routed)           0.657    15.326    risc_v_inst/PC_reg[2]_3
    SLICE_X26Y112        LUT6 (Prop_lut6_I2_O)        0.124    15.450 r  risc_v_inst/PC[15]_i_2_comp/O
                         net (fo=1, routed)           0.000    15.450    risc_v_inst/PC[15]_i_2_n_1
    SLICE_X26Y112        FDSE                                         r  risc_v_inst/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X26Y112        FDSE                                         r  risc_v_inst/PC_reg[15]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X26Y112        FDSE (Setup_fdse_C_D)        0.029    14.595    risc_v_inst/PC_reg[15]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.226ns (35.313%)  route 5.909ns (64.687%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.495    15.310    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X24Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.434 r  rom_dp_inst/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    15.434    risc_v_inst/PC_reg[14]_2[5]
    SLICE_X24Y112        FDRE                                         r  risc_v_inst/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X24Y112        FDRE                                         r  risc_v_inst/PC_reg[6]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X24Y112        FDRE (Setup_fdre_C_D)        0.031    14.597    risc_v_inst/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.835ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 3.226ns (35.328%)  route 5.905ns (64.671%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 14.270 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.491    15.306    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X24Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.430 r  rom_dp_inst/PC[0]_i_1/O
                         net (fo=1, routed)           0.000    15.430    risc_v_inst/PC_reg[14]_2[0]
    SLICE_X24Y112        FDRE                                         r  risc_v_inst/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.608    14.270    risc_v_inst/core_clk_BUFG
    SLICE_X24Y112        FDRE                                         r  risc_v_inst/PC_reg[0]/C
                         clock pessimism              0.332    14.602    
                         clock uncertainty           -0.036    14.566    
    SLICE_X24Y112        FDRE (Setup_fdre_C_D)        0.029    14.595    risc_v_inst/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -15.430    
  -------------------------------------------------------------------
                         slack                                 -0.835    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 3.226ns (35.332%)  route 5.905ns (64.668%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 14.271 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.490    15.306    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X24Y111        LUT6 (Prop_lut6_I1_O)        0.124    15.430 r  rom_dp_inst/PC[4]_i_1/O
                         net (fo=1, routed)           0.000    15.430    risc_v_inst/PC_reg[14]_2[3]
    SLICE_X24Y111        FDRE                                         r  risc_v_inst/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.609    14.271    risc_v_inst/core_clk_BUFG
    SLICE_X24Y111        FDRE                                         r  risc_v_inst/PC_reg[4]/C
                         clock pessimism              0.332    14.603    
                         clock uncertainty           -0.036    14.567    
    SLICE_X24Y111        FDRE (Setup_fdre_C_D)        0.032    14.599    risc_v_inst/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -15.430    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.807ns  (required time - arrival time)
  Source:                 risc_v_inst/regs_inst/rda_del_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.226ns (35.435%)  route 5.878ns (64.565%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 14.269 - 8.333 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.739     6.299    risc_v_inst/regs_inst/core_clk_BUFG
    SLICE_X24Y102        FDRE                                         r  risc_v_inst/regs_inst/rda_del_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  risc_v_inst/regs_inst/rda_del_reg[4]/Q
                         net (fo=2, routed)           0.685     7.440    risc_v_inst/regs_inst/rda_del[4]
    SLICE_X22Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.564 f  risc_v_inst/regs_inst/mem_b0_reg_i_13/O
                         net (fo=10, routed)          0.706     8.270    risc_v_inst/regs_inst/mem_b0_reg_i_13_n_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.394 f  risc_v_inst/regs_inst/mem_b0_reg_i_11/O
                         net (fo=71, routed)          0.791     9.185    risc_v_inst/regs_inst/mem_b0_reg_i_11_n_1
    SLICE_X23Y103        LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  risc_v_inst/regs_inst/rd_reg[19]_i_15/O
                         net (fo=1, routed)           0.336     9.645    risc_v_inst/regs_inst/risc_v_alu_lite_inst/p_0_in[0]
    SLICE_X22Y104        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    10.229 f  risc_v_inst/regs_inst/rd_reg[19]_i_9/O[2]
                         net (fo=1, routed)           0.341    10.570    risc_v_inst/regs_inst/risc_v_alu_lite_inst/data0[3]
    SLICE_X23Y104        LUT5 (Prop_lut5_I1_O)        0.302    10.872 f  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_13/O
                         net (fo=38, routed)          0.487    11.359    risc_v_inst/regs_inst/risc_v_alu_lite_inst/TMP__78[3]
    SLICE_X23Y104        LUT6 (Prop_lut6_I5_O)        0.124    11.483 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17/O
                         net (fo=21, routed)          0.824    12.307    risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_17_n_1
    SLICE_X26Y106        LUT6 (Prop_lut6_I0_O)        0.124    12.431 r  risc_v_inst/regs_inst/rs1_lt_rs2_carry_i_7/O
                         net (fo=1, routed)           0.000    12.431    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_1[1]
    SLICE_X26Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.981 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry/CO[3]
                         net (fo=1, routed)           0.000    12.981    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry_n_1
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.095    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__0_n_1
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.209    risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__1_n_1
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  risc_v_inst/risc_v_alu_lite_inst/rs1_lt_rs2_carry__2/CO[3]
                         net (fo=3, routed)           0.751    14.075    risc_v_inst/regs_inst/PC[15]_i_12_2[0]
    SLICE_X26Y110        LUT6 (Prop_lut6_I4_O)        0.124    14.199 f  risc_v_inst/regs_inst/PC[15]_i_16/O
                         net (fo=8, routed)           0.493    14.692    rom_dp_inst/PC_reg[14]_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I2_O)        0.124    14.816 r  rom_dp_inst/PC[14]_i_3/O
                         net (fo=11, routed)          0.463    15.279    rom_dp_inst/PC[14]_i_3_n_1
    SLICE_X25Y113        LUT6 (Prop_lut6_I1_O)        0.124    15.403 r  rom_dp_inst/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    15.403    risc_v_inst/PC_reg[14]_2[1]
    SLICE_X25Y113        FDRE                                         r  risc_v_inst/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.607    14.269    risc_v_inst/core_clk_BUFG
    SLICE_X25Y113        FDRE                                         r  risc_v_inst/PC_reg[1]/C
                         clock pessimism              0.332    14.601    
                         clock uncertainty           -0.036    14.565    
    SLICE_X25Y113        FDRE (Setup_fdre_C_D)        0.031    14.596    risc_v_inst/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -15.403    
  -------------------------------------------------------------------
                         slack                                 -0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMS32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMS32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.275%)  route 0.283ns (66.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.283     2.319    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/ADDRD1
    SLICE_X14Y103        RAMS32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y103        RAMS32                                       r  risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.536     1.911    
    SLICE_X14Y103        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.220    risc_v_inst/regs_inst/REG_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.302     2.338    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/ADDRD1
    SLICE_X12Y104        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y104        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.539     1.908    
    SLICE_X12Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.217    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 risc_v_inst/instruction_latch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             core_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.856%)  route 0.302ns (68.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.646     1.895    risc_v_inst/core_clk_BUFG
    SLICE_X13Y104        FDRE                                         r  risc_v_inst/instruction_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  risc_v_inst/instruction_latch_reg[8]/Q
                         net (fo=99, routed)          0.302     2.338    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/ADDRD1
    SLICE_X12Y104        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.920     2.448    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/WCLK
    SLICE_X12Y104        RAMD32                                       r  risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.539     1.908    
    SLICE_X12Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.217    risc_v_inst/regs_inst/REG_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y41     ram_inst/mem_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y44     ram_inst/mem_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y45     ram_inst/mem_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y40     ram_inst/mem_b1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y21     rom_dp_inst/TMP_reg__0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0    core_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X8Y107     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X8Y107     LED_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X9Y109     RGB0_Blue_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.166       2.916      SLICE_X14Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y112    risc_v_inst/regs_inst/REG_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y108    risc_v_inst/regs_inst/REG_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y108    risc_v_inst/regs_inst/REG_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y108    risc_v_inst/regs_inst/REG_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y108    risc_v_inst/regs_inst/REG_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.166       2.916      SLICE_X12Y107    risc_v_inst/regs_inst/REG_reg_r2_0_31_12_17/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clk
  To Clock:  core_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rtc_inst/int_rst_int_n_reg/CLR
                            (recovery check against rising-edge clock core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (core_clk rise@8.333ns - core_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.580ns (29.457%)  route 1.389ns (70.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 14.275 - 8.333 ) 
    Source Clock Delay      (SCD):    6.367ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.807     6.367    core_clk_BUFG
    SLICE_X4Y107         FDRE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     6.823 r  sys_rst_reg/Q
                         net (fo=3, routed)           0.541     7.364    risc_v_inst/sys_rst
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.124     7.488 f  risc_v_inst/skip_execution_i_1/O
                         net (fo=62, routed)          0.848     8.336    rtc_inst/SR[0]
    SLICE_X9Y110         FDCE                                         f  rtc_inst/int_rst_int_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      8.333     8.333 r  
    L17                                               0.000     8.333 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     8.333    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         1.406     9.739 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           1.162    10.900    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.983 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.571    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.662 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         1.613    14.275    rtc_inst/core_clk_BUFG
    SLICE_X9Y110         FDCE                                         r  rtc_inst/int_rst_int_n_reg/C
                         clock pessimism              0.318    14.593    
                         clock uncertainty           -0.036    14.557    
    SLICE_X9Y110         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    rtc_inst/int_rst_int_n_reg
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  5.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            rtc_inst/int_rst_int_n_reg/CLR
                            (removal check against rising-edge clock core_clk  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk rise@0.000ns - core_clk rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.725%)  route 0.598ns (76.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.673     1.922    core_clk_BUFG
    SLICE_X4Y107         FDRE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     2.063 r  sys_rst_reg/Q
                         net (fo=3, routed)           0.257     2.320    risc_v_inst/sys_rst
    SLICE_X8Y107         LUT2 (Prop_lut2_I1_O)        0.045     2.365 f  risc_v_inst/skip_execution_i_1/O
                         net (fo=62, routed)          0.341     2.706    rtc_inst/SR[0]
    SLICE_X9Y110         FDCE                                         f  rtc_inst/int_rst_int_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk_pin (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_pin
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sys_clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    sys_clk_pin_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    core_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  core_clk_BUFG_inst/O
                         net (fo=331, routed)         0.919     2.447    rtc_inst/core_clk_BUFG
    SLICE_X9Y110         FDCE                                         r  rtc_inst/int_rst_int_n_reg/C
                         clock pessimism             -0.516     1.930    
    SLICE_X9Y110         FDCE (Remov_fdce_C_CLR)     -0.092     1.838    rtc_inst/int_rst_int_n_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.868    





