Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: serial.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : serial
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Wendy\Documents\ISEWork\test2\async.v" into library work
Parsing module <async_transmitter>.
Parsing module <async_receiver>.
Parsing module <ASSERTION_ERROR>.
Parsing module <BaudTickGen>.
Parsing VHDL file "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd" into library work
Parsing entity <serial>.
Parsing architecture <Behavioral> of entity <serial>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <serial> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd" Line 89: Assignment to clk_div4 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd" Line 90: Assignment to clk_div8 ignored, since the identifier is never used
Going to verilog side to elaborate module async_receiver

Elaborating module <async_receiver(ClkFrequency=25000000,Baud=115200,Oversampling=8)>.

Elaborating module <BaudTickGen(ClkFrequency=25000000,Baud=115200,Oversampling=8)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module async_transmitter

Elaborating module <async_transmitter(ClkFrequency=25000000,Baud=115200)>.

Elaborating module <BaudTickGen(ClkFrequency=25000000,Baud=115200)>.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial>.
    Related source file is "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd".
WARNING:Xst:647 - Input <TxD_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd" line 94: Output port <RxD_idle> of the instance <u3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Wendy\Documents\ISEWork\test2\serial.vhd" line 94: Output port <RxD_endofpacket> of the instance <u3> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <indicator>.
    Found 1-bit register for signal <TxD_start>.
    Found 8-bit register for signal <TxD_data_buffer>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_4_o_add_1_OUT> created at line 83.
    Found 8-bit adder for signal <RxD_data_buffer[7]_GND_4_o_add_7_OUT> created at line 1241.
    Found 2-bit 4-to-1 multiplexer for signal <state[1]_GND_4_o_wide_mux_11_OUT> created at line 105.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <serial> synthesized.

Synthesizing Unit <async_receiver>.
    Related source file is "C:\Users\Wendy\Documents\ISEWork\test2\async.v".
        ClkFrequency = 25000000
        Baud = 115200
        Oversampling = 8
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 3-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 6-bit register for signal <GapCnt>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_2> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_6_o_sub_10_OUT> created at line 123.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_6_o_add_6_OUT> created at line 121.
    Found 3-bit adder for signal <OversamplingCnt[2]_GND_6_o_add_18_OUT> created at line 134.
    Found 6-bit adder for signal <GapCnt[5]_GND_6_o_add_44_OUT> created at line 166.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <async_receiver> synthesized.

Synthesizing Unit <BaudTickGen_1>.
    Related source file is "C:\Users\Wendy\Documents\ISEWork\test2\async.v".
        ClkFrequency = 25000000
        Baud = 115200
        Oversampling = 8
    Found 17-bit register for signal <Acc>.
    Found 17-bit adder for signal <GND_7_o_BUS_0793_mux_2_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <BaudTickGen_1> synthesized.

Synthesizing Unit <async_transmitter>.
    Related source file is "C:\Users\Wendy\Documents\ISEWork\test2\async.v".
        ClkFrequency = 25000000
        Baud = 115200
    Found 4-bit register for signal <TxD_state>.
    Found 8-bit register for signal <TxD_shift>.
    Found finite state machine <FSM_3> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <async_transmitter> synthesized.

Synthesizing Unit <BaudTickGen_2>.
    Related source file is "C:\Users\Wendy\Documents\ISEWork\test2\async.v".
        ClkFrequency = 25000000
        Baud = 115200
        Oversampling = 1
    Found 17-bit register for signal <Acc>.
    Found 17-bit adder for signal <n0007> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 17-bit adder                                          : 2
 2-bit addsub                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 4
 17-bit register                                       : 2
 2-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 3
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <async_receiver>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
The following registers are absorbed into counter <GapCnt>: 1 register on signal <GapCnt>.
Unit <async_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <serial>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <serial> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit adder                                          : 2
 8-bit adder                                           : 1
# Counters                                             : 4
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Multiplexers                                         : 3
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/FSM_2> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u4/FSM_3> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_1> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_2> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_3> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_2>.

Optimizing unit <BaudTickGen_1> ...

Optimizing unit <serial> ...

Optimizing unit <async_receiver> ...

Optimizing unit <async_transmitter> ...

Optimizing unit <BaudTickGen_2> ...
WARNING:Xst:2677 - Node <u3/GapCnt_5> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/GapCnt_4> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/GapCnt_3> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/GapCnt_2> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/GapCnt_1> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/GapCnt_0> of sequential type is unconnected in block <serial>.
WARNING:Xst:2677 - Node <u3/RxD_endofpacket> of sequential type is unconnected in block <serial>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial, actual ratio is 0.
FlipFlop count_0 has been replicated 1 time(s)
FlipFlop u4/TxD_state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop u4/TxD_state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop u4/TxD_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <serial> :
	Found 2-bit shift register for signal <u3/RxD_sync_1>.
Unit <serial> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serial.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 148
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 17
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 27
#      LUT5                        : 15
#      LUT6                        : 12
#      MUXCY                       : 28
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 82
#      FD                          : 53
#      FDE                         : 27
#      FDR                         : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  126576     0%  
 Number of Slice LUTs:                   92  out of  63288     0%  
    Number used as Logic:                91  out of  63288     0%  
    Number used as Memory:                1  out of  15616     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    104
   Number with an unused Flip Flop:      22  out of    104    21%  
   Number with an unused LUT:            12  out of    104    11%  
   Number of fully used LUT-FF pairs:    70  out of    104    67%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  14  out of    480     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
count_0                            | BUFG                   | 78    |
clk                                | BUFGP                  | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.769ns (Maximum Frequency: 361.167MHz)
   Minimum input arrival time before clock: 2.248ns
   Maximum output required time after clock: 5.379ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_0'
  Clock period: 2.769ns (frequency: 361.167MHz)
  Total number of paths / destination ports: 604 / 105
-------------------------------------------------------------------------
Delay:               2.769ns (Levels of Logic = 1)
  Source:            u3/OversamplingCnt_2 (FF)
  Destination:       u3/RxD_data_7 (FF)
  Source Clock:      count_0 rising
  Destination Clock: count_0 rising

  Data Path: u3/OversamplingCnt_2 to u3/RxD_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  u3/OversamplingCnt_2 (u3/OversamplingCnt_2)
     LUT5:I0->O            8   0.203   0.802  u3/sampleNow_RxD_state[3]_AND_4_o1 (u3/sampleNow_RxD_state[3]_AND_4_o)
     FDE:CE                    0.322          u3/RxD_data_0
    ----------------------------------------
    Total                      2.769ns (0.972ns logic, 1.797ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.627ns (frequency: 380.691MHz)
  Total number of paths / destination ports: 25 / 7
-------------------------------------------------------------------------
Delay:               2.627ns (Levels of Logic = 1)
  Source:            count_3 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_3 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.931  count_3 (count_3)
     LUT4:I0->O            2   0.203   0.616  PWR_4_o_count[3]_equal_1_o1 (PWR_4_o_count[3]_equal_1_o)
     FDR:R                     0.430          count_0
    ----------------------------------------
    Total                      2.627ns (1.080ns logic, 1.547ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count_0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.248ns (Levels of Logic = 2)
  Source:            RxD (PAD)
  Destination:       state_0 (FF)
  Destination Clock: count_0 rising

  Data Path: RxD to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  RxD_IBUF (RxD_IBUF)
     LUT4:I2->O            1   0.203   0.000  Mmux_state[1]_GND_4_o_wide_mux_11_OUT11 (state[1]_GND_4_o_wide_mux_11_OUT<0>)
     FD:D                      0.102          state_0
    ----------------------------------------
    Total                      2.248ns (1.527ns logic, 0.721ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count_0'
  Total number of paths / destination ports: 15 / 11
-------------------------------------------------------------------------
Offset:              5.379ns (Levels of Logic = 2)
  Source:            u4/TxD_state_FSM_FFd1 (FF)
  Destination:       TxD (PAD)
  Source Clock:      count_0 rising

  Data Path: u4/TxD_state_FSM_FFd1 to TxD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.579  u4/TxD_state_FSM_FFd1 (u4/TxD_state_FSM_FFd1)
     LUT5:I0->O            1   0.203   0.579  u4/TxD1 (TxD_OBUF)
     OBUF:I->O                 2.571          TxD_OBUF (TxD)
    ----------------------------------------
    Total                      5.379ns (3.221ns logic, 2.158ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.627|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock count_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
count_0        |    2.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.06 secs
 
--> 

Total memory usage is 186920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    2 (   0 filtered)

