Version 4
SHEET 1 880 680
WIRE 288 80 256 80
WIRE 256 96 256 80
WIRE 256 96 208 96
WIRE 256 128 208 128
WIRE 256 144 256 128
WIRE 288 144 256 144
WIRE 272 160 208 160
WIRE 304 192 208 192
WIRE 240 224 208 224
WIRE 240 256 240 224
FLAG 304 272 0
FLAG 240 256 0
FLAG 272 160 PHI
IOPIN 272 160 BiDir
SYMBOL masterclock_generator 160 160 R0
SYMATTR InstName X1
SYMBOL voltage 304 176 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 3
SYMBOL cap 272 80 R0
SYMATTR InstName C1
SYMATTR Value 100n
TEXT 126 296 Left 2 !.tran 1
TEXT -32 8 Left 2 !.include cmos2017_models.txt
