m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/simulation/modelsim
vEN_GEN
Z1 !s110 1613366104
!i10b 1
!s100 ?2_IMf5kbJ;gazSnnNPj_3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I]4[<lV:?J^SEE7Ab5:^i72
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1613297660
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE/EN_GEN.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE/EN_GEN.v
!i122 1
L0 4 23
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1613366104.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE/EN_GEN.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE/EN_GEN.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/ENABLE
Z7 tCvgOpt 0
n@e@n_@g@e@n
vHVSYNC_GEN
!s110 1613383380
!i10b 1
!s100 JcRffWC8Fh?Sk@z4YE_NW1
R2
Ie[?3PB<Ved_`CHP>BSKz70
R3
R0
Z8 w1613383338
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/HVSYNC_GEN.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/HVSYNC_GEN.v
!i122 40
L0 1 71
R4
r1
!s85 0
31
!s108 1613383380.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/HVSYNC_GEN.v|
!s90 -reportprogress|300|-work|work|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/HVSYNC_GEN.v|
!i113 1
Z9 o-work work
R7
n@h@v@s@y@n@c_@g@e@n
vLED_DEMO
R1
!i10b 1
!s100 ezIV6gFb^ZDQM7IV;]U>80
R2
I286ZnJ7;V9g3GSKQ3N8W=2
R3
R0
w1613298145
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR/LED_DEMO.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR/LED_DEMO.v
!i122 0
L0 1 13
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR/LED_DEMO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR/LED_DEMO.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Include/LEDR
R7
n@l@e@d_@d@e@m@o
vTEST
!s110 1613383177
!i10b 1
!s100 X5Wi>80hZz@AiNaa:ZZlG3
R2
I^HgPdS;86Q9bDCO`a>jzW0
R3
R0
w1613381106
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/TEST.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/TEST.v
!i122 39
L0 2 38
R4
r1
!s85 0
31
!s108 1613383177.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/TEST.v|
!s90 -reportprogress|300|-work|work|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/TEST.v|
!i113 1
R9
R7
n@t@e@s@t
vVGA_DEMO
!s110 1613383383
!i10b 1
!s100 MZWGHJ`[3G8jZfLT^O6dN2
R2
IUb3]UB06Jae]Yca[XT8]z1
R3
R0
R8
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/VGA_DEMO.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/VGA_DEMO.v
!i122 41
L0 6 36
R4
r1
!s85 0
31
!s108 1613383383.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/VGA_DEMO.v|
!s90 -reportprogress|300|-work|work|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/VGA/VGA_DEMO/VGA_DEMO.v|
!i113 1
R9
R7
n@v@g@a_@d@e@m@o
