#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  8 17:48:33 2022
# Process ID: 16912
# Current directory: C:/Users/37529/Desktop/project_dop/project_dop.runs/synth_1
# Command line: vivado.exe -log main_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_unit.tcl
# Log file: C:/Users/37529/Desktop/project_dop/project_dop.runs/synth_1/main_unit.vds
# Journal file: C:/Users/37529/Desktop/project_dop/project_dop.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_unit.tcl -notrace
Command: synth_design -top main_unit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 437.852 ; gain = 95.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_unit' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/main_unit.vhd:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/debouncer.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/debouncer.vhd:10]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/I2C_Controller.vhd:22]
	Parameter input_frequency bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_Master' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/I2C_Master.vhd:26]
	Parameter input_frequency bound to: 100000000 - type: integer 
	Parameter output_frequency bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_Master' (2#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/I2C_Master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (3#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/I2C_Controller.vhd:22]
INFO: [Synth 8-638] synthesizing module 'baud_rate_generator' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/baud_rate_generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'baud_rate_generator' (4#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/baud_rate_generator.vhd:12]
INFO: [Synth 8-638] synthesizing module 'TX_FSM' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/TX_FSM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'TX_FSM' (5#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/TX_FSM.vhd:19]
INFO: [Synth 8-638] synthesizing module 'RX_FSM' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/rx_fsm.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RX_FSM' (6#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/rx_fsm.vhd:18]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/Desktop/displ7seg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (7#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/Desktop/displ7seg.vhd:15]
WARNING: [Synth 8-3848] Net led in module/entity main_unit does not have driver. [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/main_unit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'main_unit' (8#1) [C:/Users/37529/Desktop/project_dop/project_dop.srcs/sources_1/imports/new/main_unit.vhd:23]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[9]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[8]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[7]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[6]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[5]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[4]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[3]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[2]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[1]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 493.414 ; gain = 150.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 493.414 ; gain = 150.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 493.414 ; gain = 150.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/37529/Desktop/project_dop/project_dop.srcs/constrs_1/new/Nexys4.xdc]
Finished Parsing XDC File [C:/Users/37529/Desktop/project_dop/project_dop.srcs/constrs_1/new/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/37529/Desktop/project_dop/project_dop.srcs/constrs_1/new/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 852.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Master'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Rdy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Controller'
INFO: [Synth 8-5544] ROM "I2C_RW" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "TX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TX_FSM'
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "TX_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RX_FSM'
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "RX_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main_unit'
INFO: [Synth 8-5545] ROM "start_connection" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                   00000100000000 |                             0000
               start_bit |                   00100000000000 |                             0001
                 command |                   00001000000000 |                             0010
                slv_ack1 |                   00000000000001 |                             0011
                      wr |                   00000000000100 |                             0101
                slv_ack2 |                   10000000000000 |                             0110
                      rd |                   00000000001000 |                             0100
             mstr_ack_rd |                   00000000010000 |                             0111
        mstr_ack_restart |                   00000000100000 |                             1000
               sda1_scl0 |                   01000000000000 |                             1010
               sda1_scl1 |                   00010000000000 |                             1011
               mstr_nack |                   00000001000000 |                             1001
                   stop1 |                   00000000000010 |                             1100
                   stop2 |                   00000010000000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'I2C_Master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0100 |                             0000
             begin_state |                             0101 |                             0001
                    init |                             0011 |                             0010
                 restart |                             0000 |                             0011
                   wait1 |                             0001 |                             0100
                   data1 |                             0010 |                             0101
                   wait2 |                             0111 |                             0110
                   data2 |                             0110 |                             0111
               ack_error |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TX_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   start |                              001 |                              001
                    data |                              010 |                              010
                    stop |                              011 |                              011
                 waiting |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RX_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
                   byte1 |                              101 |                              001
               waitbyte1 |                              100 |                              010
             waitbetween |                              011 |                              011
                   byte2 |                              010 |                              100
               waitbyte2 |                              000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	  14 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module I2C_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 7     
	  14 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 7     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
Module baud_rate_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module RX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "I2C/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "TX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RX_baud_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RX_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "baud_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "An0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_connection" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main_unit has unconnected port led[9]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[8]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[7]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[6]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[5]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[4]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[3]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[2]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[1]
WARNING: [Synth 8-3331] design main_unit has unconnected port led[0]
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[6]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[5]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[4]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[3]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[2]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[1]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[0]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Reg_reg_reg[7]' (FDE) to 'temp_sensor/Slv_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[6]' (FDE) to 'temp_sensor/Slv_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[0]' (FDE) to 'temp_sensor/Slv_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[1]' (FDE) to 'temp_sensor/Slv_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[2]' (FDE) to 'temp_sensor/Slv_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\temp_sensor/Slv_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'temp_sensor/Slv_reg_reg[4]' (FDE) to 'temp_sensor/Slv_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_sensor/Slv_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[6]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[5]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[4]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[3]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[2]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[1]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Data_reg_reg[0]' (FDE) to 'temp_sensor/I2C/Data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_sensor/I2C/Data_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[7]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[1]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[2]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[3]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'temp_sensor/I2C/Addr_RW_reg_reg[5]' (FDE) to 'temp_sensor/I2C/Addr_RW_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\temp_sensor/I2C/Addr_RW_reg_reg[6] )
WARNING: [Synth 8-3332] Sequential element (temp_sensor/I2C/Addr_RW_reg_reg[6]) is unused and will be removed from module main_unit.
WARNING: [Synth 8-3332] Sequential element (temp_sensor/I2C/Data_reg_reg[7]) is unused and will be removed from module main_unit.
WARNING: [Synth 8-3332] Sequential element (temp_sensor/Slv_reg_reg[3]) is unused and will be removed from module main_unit.
WARNING: [Synth 8-3332] Sequential element (temp_sensor/Slv_reg_reg[5]) is unused and will be removed from module main_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 852.766 ; gain = 510.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 874.500 ; gain = 532.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    88|
|3     |LUT1   |    39|
|4     |LUT2   |    79|
|5     |LUT3   |   106|
|6     |LUT4   |    47|
|7     |LUT5   |    45|
|8     |LUT6   |    78|
|9     |FDCE   |    70|
|10    |FDPE   |     2|
|11    |FDRE   |   230|
|12    |FDSE   |     5|
|13    |IBUF   |     3|
|14    |IOBUF  |     1|
|15    |OBUF   |    21|
|16    |OBUFT  |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |   826|
|2     |  baud_rate      |baud_rate_generator |    49|
|3     |  debounce_reset |debouncer           |    10|
|4     |  rx_fsm         |RX_FSM              |   161|
|5     |  ssd            |displ7seg           |    68|
|6     |  temp_sensor    |I2C_Controller      |   345|
|7     |    I2C          |I2C_Master          |   319|
|8     |  tx_fsm         |TX_FSM              |   100|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 878.637 ; gain = 176.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 878.637 ; gain = 536.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 878.637 ; gain = 548.641
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/37529/Desktop/project_dop/project_dop.runs/synth_1/main_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_unit_utilization_synth.rpt -pb main_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 878.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 17:49:40 2022...
