# ğŸ‘‹ Hello, I'm Brahma Ganesh Katrapalli

ğŸ“ Electronics & Communication Engineering (ECE) Graduate | ASIC Verification Enthusiast  
ğŸ’» Passionate about building reliable digital systems & real-world applications using modern hardware and software technologies.  
ğŸš€ Actively seeking **entry-level roles or internships** in **ASIC Verification**, **VLSI**, or **Embedded Software** domains.

---

## ğŸ” About Me

- ğŸ‘¨â€ğŸ“ Recently graduated in **ECE**, with a growing passion for **ASIC Design & Verification**.
- ğŸ’¡ Hands-on experience with **SystemVerilog**, **UVM**, and simulation tools like **ModelSim**, **Vivado**, and **QuestaSim**.
- ğŸŒ Also skilled in **web development** with full-stack projects using **React, Flask, Django**, and more.
- ğŸ’¼ Looking for **fresh graduate roles**, **internships**, or **remote opportunities** in **VLSI/Verification**.

---

## ğŸ› ï¸ Technical Skills

**Digital & Verification:**  
`SystemVerilog` `UVM` `Verilog` `VHDL` `Assertions` `Covergroups`

**Tools & Platforms:**  
`ModelSim` `QuestaSim` `Vivado` `Git` `GitHub` `VS Code`

**Scripting & Software:**  
`Python` `C` `Shell` `Makefile`

**Full Stack (Secondary Skill):**  
Frontend: `HTML` `CSS` `JavaScript` `React.js`  
Backend: `Python` `Flask` `Django` `Node.js`  
Database: `MySQL` `MongoDB`

---

## ğŸ“‚ Featured Projects

### âœ… [SystemVerilog Counter Verification](https://github.com/BrahmaGanesh/counter-verification) *(ASIC Project)*  
A parameterized up-counter verified using SystemVerilog Assertions and basic UVM environment.

### ğŸ§ª [UVM Environment Practice Projects (Coming Soon)]()  
End-to-end testbench setup including **driver**, **monitor**, **scoreboard**, and **agent** modules.

### ğŸ§® [Calculator Web App](https://github.com/BrahmaGanesh/calcut) *(Web Project)*  
A basic calculator built with HTML, CSS, and JavaScript.

---

## ğŸ“« Let's Connect

- ğŸ”— [LinkedIn](https://www.linkedin.com/in/katrapallibrahmaganesh)
- ğŸ™ [GitHub](https://github.com/BrahmaGanesh)
- ğŸ“§ Email: katrapallibrahmaganesh@gmail.com

---

## âš¡ My Goals

- ğŸ” Land my first **ASIC Verification** or **VLSI Design** role  
- ğŸ“š Master **UVM**, **Assertions**, and **FPGA Design**  
- ğŸ¤ Contribute to open-source verification IPs and real-world digital designs

---

## ğŸ§­ Resume & Certifications

- ğŸ§¾ **[Download Resume (ATS-Optimized)](link-to-resume)** <!-- Replace with actual link -->
- ğŸ“œ **Coursework:** Digital Electronics, VLSI Design, HDL, Computer Architecture  
- ğŸ… **Certifications:** *Currently pursuing ASIC Verification certification from ChipEdge*
