{
  "name": "ostd::<arch::kernel::apic::xapic::XApic as arch::kernel::apic::ApicTimer>::set_lvt_timer",
  "span": "ostd/src/arch/x86/kernel/apic/xapic.rs:123:5: 123:40",
  "mir": "fn ostd::<arch::kernel::apic::xapic::XApic as arch::kernel::apic::ApicTimer>::set_lvt_timer(_1: &arch::kernel::apic::xapic::XApic, _2: u64) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _5: usize;\n    let  _6: &u32;\n    let  _7: u32;\n    debug self => _1;\n    debug value => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_5);\n        _5 = x86::apic::xapic::XAPIC_LVT_TIMER as usize;\n        StorageLive(_7);\n        _7 = _2 as u32;\n        _6 = &_7;\n        _3 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _4, move _5, _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_7);\n        StorageDead(_5);\n        StorageDead(_4);\n        return;\n    }\n}\n"
}