###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed Jun 12 19:35:05 2024
#  Design:            ORCA_TOP
#  Command:           report_timing -clock_from SDRAM_CLK -clock_to SDRAM_CLK -early > ../reports/HCTS_4x4_sink_grid_box_hold.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 
Endpoint:   I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] (v) checked with  leading edge of 'SDRAM_CLK'
Beginpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q           (v) triggered by  leading edge of 'SDRAM_CLK'
Path Groups: {reg2reg}
Analysis View: func_best_scenario
Other End Arrival Time          0.301
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.001
= Required Time                 0.345
  Arrival Time                  0.345
  Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.284
     = Beginpoint Arrival Time       0.284
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.284      0.023                       I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK
      0.065     0.349      0.024     SDFFX1_LVT        I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q
      -0.004    0.345      0.030     SRAM2RW64x32      I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9]
      ---------------------------------------------------------------------------------

