INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/m4_1x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/m2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/CountUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab4/Lab4.srcs/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v:246]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v:273]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v:274]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/Lab6/lab6_clks.v:290]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/CountUDL8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountUDL8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/imports/CMPE100/Lab3/Lab3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/Top.v:40]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/Top.v:42]
INFO: [VRFC 10-2458] undeclared symbol digsel, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sources_1/new/Top.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.srcs/sim_1/new/lab6_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
