Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 505438211 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[1]/TChk153_3009 at time 611558234 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 611558234 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1651270258 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[0]/TChk153_3009 at time 1757390281 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 1757390281 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[1]/TChk153_3009 at time 1882390141 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /Testbench/UUT/I2S_Transmitter/FSM_sequential_I2SState_reg[2]/TChk150_3006 at time 1882390141 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
