;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT3_PC0
LED__0__PORT EQU 3
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT3_AG
LED__AMUX EQU CYREG_PRT3_AMUX
LED__BIE EQU CYREG_PRT3_BIE
LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED__BYP EQU CYREG_PRT3_BYP
LED__CTL EQU CYREG_PRT3_CTL
LED__DM0 EQU CYREG_PRT3_DM0
LED__DM1 EQU CYREG_PRT3_DM1
LED__DM2 EQU CYREG_PRT3_DM2
LED__DR EQU CYREG_PRT3_DR
LED__INP_DIS EQU CYREG_PRT3_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT3_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 3
LED__PRT EQU CYREG_PRT3_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED__PS EQU CYREG_PRT3_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT3_SLW
LED_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_1__0__MASK EQU 0x02
LED_1__0__PC EQU CYREG_PRT2_PC1
LED_1__0__PORT EQU 2
LED_1__0__SHIFT EQU 1
LED_1__AG EQU CYREG_PRT2_AG
LED_1__AMUX EQU CYREG_PRT2_AMUX
LED_1__BIE EQU CYREG_PRT2_BIE
LED_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_1__BYP EQU CYREG_PRT2_BYP
LED_1__CTL EQU CYREG_PRT2_CTL
LED_1__DM0 EQU CYREG_PRT2_DM0
LED_1__DM1 EQU CYREG_PRT2_DM1
LED_1__DM2 EQU CYREG_PRT2_DM2
LED_1__DR EQU CYREG_PRT2_DR
LED_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_1__MASK EQU 0x02
LED_1__PORT EQU 2
LED_1__PRT EQU CYREG_PRT2_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_1__PS EQU CYREG_PRT2_PS
LED_1__SHIFT EQU 1
LED_1__SLW EQU CYREG_PRT2_SLW

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; P2_3
P2_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2_3__0__MASK EQU 0x08
P2_3__0__PC EQU CYREG_PRT2_PC3
P2_3__0__PORT EQU 2
P2_3__0__SHIFT EQU 3
P2_3__AG EQU CYREG_PRT2_AG
P2_3__AMUX EQU CYREG_PRT2_AMUX
P2_3__BIE EQU CYREG_PRT2_BIE
P2_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_3__BYP EQU CYREG_PRT2_BYP
P2_3__CTL EQU CYREG_PRT2_CTL
P2_3__DM0 EQU CYREG_PRT2_DM0
P2_3__DM1 EQU CYREG_PRT2_DM1
P2_3__DM2 EQU CYREG_PRT2_DM2
P2_3__DR EQU CYREG_PRT2_DR
P2_3__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_3__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_3__MASK EQU 0x08
P2_3__PORT EQU 2
P2_3__PRT EQU CYREG_PRT2_PRT
P2_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_3__PS EQU CYREG_PRT2_PS
P2_3__SHIFT EQU 3
P2_3__SLW EQU CYREG_PRT2_SLW

; P2_4
P2_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2_4__0__MASK EQU 0x10
P2_4__0__PC EQU CYREG_PRT2_PC4
P2_4__0__PORT EQU 2
P2_4__0__SHIFT EQU 4
P2_4__AG EQU CYREG_PRT2_AG
P2_4__AMUX EQU CYREG_PRT2_AMUX
P2_4__BIE EQU CYREG_PRT2_BIE
P2_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_4__BYP EQU CYREG_PRT2_BYP
P2_4__CTL EQU CYREG_PRT2_CTL
P2_4__DM0 EQU CYREG_PRT2_DM0
P2_4__DM1 EQU CYREG_PRT2_DM1
P2_4__DM2 EQU CYREG_PRT2_DM2
P2_4__DR EQU CYREG_PRT2_DR
P2_4__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_4__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_4__MASK EQU 0x10
P2_4__PORT EQU 2
P2_4__PRT EQU CYREG_PRT2_PRT
P2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_4__PS EQU CYREG_PRT2_PS
P2_4__SHIFT EQU 4
P2_4__SLW EQU CYREG_PRT2_SLW

; P2_5
P2_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2_5__0__MASK EQU 0x20
P2_5__0__PC EQU CYREG_PRT2_PC5
P2_5__0__PORT EQU 2
P2_5__0__SHIFT EQU 5
P2_5__AG EQU CYREG_PRT2_AG
P2_5__AMUX EQU CYREG_PRT2_AMUX
P2_5__BIE EQU CYREG_PRT2_BIE
P2_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_5__BYP EQU CYREG_PRT2_BYP
P2_5__CTL EQU CYREG_PRT2_CTL
P2_5__DM0 EQU CYREG_PRT2_DM0
P2_5__DM1 EQU CYREG_PRT2_DM1
P2_5__DM2 EQU CYREG_PRT2_DM2
P2_5__DR EQU CYREG_PRT2_DR
P2_5__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_5__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_5__MASK EQU 0x20
P2_5__PORT EQU 2
P2_5__PRT EQU CYREG_PRT2_PRT
P2_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_5__PS EQU CYREG_PRT2_PS
P2_5__SHIFT EQU 5
P2_5__SLW EQU CYREG_PRT2_SLW

; P2_6
P2_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2_6__0__MASK EQU 0x40
P2_6__0__PC EQU CYREG_PRT2_PC6
P2_6__0__PORT EQU 2
P2_6__0__SHIFT EQU 6
P2_6__AG EQU CYREG_PRT2_AG
P2_6__AMUX EQU CYREG_PRT2_AMUX
P2_6__BIE EQU CYREG_PRT2_BIE
P2_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_6__BYP EQU CYREG_PRT2_BYP
P2_6__CTL EQU CYREG_PRT2_CTL
P2_6__DM0 EQU CYREG_PRT2_DM0
P2_6__DM1 EQU CYREG_PRT2_DM1
P2_6__DM2 EQU CYREG_PRT2_DM2
P2_6__DR EQU CYREG_PRT2_DR
P2_6__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_6__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_6__MASK EQU 0x40
P2_6__PORT EQU 2
P2_6__PRT EQU CYREG_PRT2_PRT
P2_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_6__PS EQU CYREG_PRT2_PS
P2_6__SHIFT EQU 6
P2_6__SLW EQU CYREG_PRT2_SLW

; P3_3
P3_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P3_3__0__MASK EQU 0x08
P3_3__0__PC EQU CYREG_PRT3_PC3
P3_3__0__PORT EQU 3
P3_3__0__SHIFT EQU 3
P3_3__AG EQU CYREG_PRT3_AG
P3_3__AMUX EQU CYREG_PRT3_AMUX
P3_3__BIE EQU CYREG_PRT3_BIE
P3_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_3__BYP EQU CYREG_PRT3_BYP
P3_3__CTL EQU CYREG_PRT3_CTL
P3_3__DM0 EQU CYREG_PRT3_DM0
P3_3__DM1 EQU CYREG_PRT3_DM1
P3_3__DM2 EQU CYREG_PRT3_DM2
P3_3__DR EQU CYREG_PRT3_DR
P3_3__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_3__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_3__MASK EQU 0x08
P3_3__PORT EQU 3
P3_3__PRT EQU CYREG_PRT3_PRT
P3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_3__PS EQU CYREG_PRT3_PS
P3_3__SHIFT EQU 3
P3_3__SLW EQU CYREG_PRT3_SLW

; P3_4
P3_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P3_4__0__MASK EQU 0x10
P3_4__0__PC EQU CYREG_PRT3_PC4
P3_4__0__PORT EQU 3
P3_4__0__SHIFT EQU 4
P3_4__AG EQU CYREG_PRT3_AG
P3_4__AMUX EQU CYREG_PRT3_AMUX
P3_4__BIE EQU CYREG_PRT3_BIE
P3_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_4__BYP EQU CYREG_PRT3_BYP
P3_4__CTL EQU CYREG_PRT3_CTL
P3_4__DM0 EQU CYREG_PRT3_DM0
P3_4__DM1 EQU CYREG_PRT3_DM1
P3_4__DM2 EQU CYREG_PRT3_DM2
P3_4__DR EQU CYREG_PRT3_DR
P3_4__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_4__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_4__MASK EQU 0x10
P3_4__PORT EQU 3
P3_4__PRT EQU CYREG_PRT3_PRT
P3_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_4__PS EQU CYREG_PRT3_PS
P3_4__SHIFT EQU 4
P3_4__SLW EQU CYREG_PRT3_SLW

; P3_5
P3_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
P3_5__0__MASK EQU 0x20
P3_5__0__PC EQU CYREG_PRT3_PC5
P3_5__0__PORT EQU 3
P3_5__0__SHIFT EQU 5
P3_5__AG EQU CYREG_PRT3_AG
P3_5__AMUX EQU CYREG_PRT3_AMUX
P3_5__BIE EQU CYREG_PRT3_BIE
P3_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_5__BYP EQU CYREG_PRT3_BYP
P3_5__CTL EQU CYREG_PRT3_CTL
P3_5__DM0 EQU CYREG_PRT3_DM0
P3_5__DM1 EQU CYREG_PRT3_DM1
P3_5__DM2 EQU CYREG_PRT3_DM2
P3_5__DR EQU CYREG_PRT3_DR
P3_5__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_5__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_5__MASK EQU 0x20
P3_5__PORT EQU 3
P3_5__PRT EQU CYREG_PRT3_PRT
P3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_5__PS EQU CYREG_PRT3_PS
P3_5__SHIFT EQU 5
P3_5__SLW EQU CYREG_PRT3_SLW

; P3_6
P3_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
P3_6__0__MASK EQU 0x40
P3_6__0__PC EQU CYREG_PRT3_PC6
P3_6__0__PORT EQU 3
P3_6__0__SHIFT EQU 6
P3_6__AG EQU CYREG_PRT3_AG
P3_6__AMUX EQU CYREG_PRT3_AMUX
P3_6__BIE EQU CYREG_PRT3_BIE
P3_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_6__BYP EQU CYREG_PRT3_BYP
P3_6__CTL EQU CYREG_PRT3_CTL
P3_6__DM0 EQU CYREG_PRT3_DM0
P3_6__DM1 EQU CYREG_PRT3_DM1
P3_6__DM2 EQU CYREG_PRT3_DM2
P3_6__DR EQU CYREG_PRT3_DR
P3_6__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_6__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_6__MASK EQU 0x40
P3_6__PORT EQU 3
P3_6__PRT EQU CYREG_PRT3_PRT
P3_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_6__PS EQU CYREG_PRT3_PS
P3_6__SHIFT EQU 6
P3_6__SLW EQU CYREG_PRT3_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04
UART_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_1_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; isr_PWM
isr_PWM__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PWM__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PWM__INTC_MASK EQU 0x04
isr_PWM__INTC_NUMBER EQU 2
isr_PWM__INTC_PRIOR_NUM EQU 6
isr_PWM__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_PWM__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PWM__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ServoClk
ServoClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ServoClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ServoClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ServoClk__CFG2_SRC_SEL_MASK EQU 0x07
ServoClk__INDEX EQU 0x01
ServoClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ServoClk__PM_ACT_MSK EQU 0x02
ServoClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ServoClk__PM_STBY_MSK EQU 0x02

; ServoPWM
ServoPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
ServoPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
ServoPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ServoPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
ServoPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ServoPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
ServoPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ServoPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
ServoPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ServoPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ServoPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
ServoPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
ServoPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
ServoPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
ServoPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
ServoPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
ServoPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
ServoPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
ServoPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
ServoPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
ServoPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
ServoPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
ServoPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
ServoPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
ServoPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ServoPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; sensorClk
sensorClk__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
sensorClk__0__MASK EQU 0x20
sensorClk__0__PC EQU CYREG_PRT0_PC5
sensorClk__0__PORT EQU 0
sensorClk__0__SHIFT EQU 5
sensorClk__AG EQU CYREG_PRT0_AG
sensorClk__AMUX EQU CYREG_PRT0_AMUX
sensorClk__BIE EQU CYREG_PRT0_BIE
sensorClk__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensorClk__BYP EQU CYREG_PRT0_BYP
sensorClk__CTL EQU CYREG_PRT0_CTL
sensorClk__DM0 EQU CYREG_PRT0_DM0
sensorClk__DM1 EQU CYREG_PRT0_DM1
sensorClk__DM2 EQU CYREG_PRT0_DM2
sensorClk__DR EQU CYREG_PRT0_DR
sensorClk__INP_DIS EQU CYREG_PRT0_INP_DIS
sensorClk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensorClk__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensorClk__LCD_EN EQU CYREG_PRT0_LCD_EN
sensorClk__MASK EQU 0x20
sensorClk__PORT EQU 0
sensorClk__PRT EQU CYREG_PRT0_PRT
sensorClk__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensorClk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensorClk__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensorClk__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensorClk__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensorClk__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensorClk__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensorClk__PS EQU CYREG_PRT0_PS
sensorClk__SHIFT EQU 5
sensorClk__SLW EQU CYREG_PRT0_SLW

; isr_uart_rx
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x08
isr_uart_rx__INTC_NUMBER EQU 3
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; sensorReset
sensorReset__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
sensorReset__0__MASK EQU 0x80
sensorReset__0__PC EQU CYREG_PRT0_PC7
sensorReset__0__PORT EQU 0
sensorReset__0__SHIFT EQU 7
sensorReset__AG EQU CYREG_PRT0_AG
sensorReset__AMUX EQU CYREG_PRT0_AMUX
sensorReset__BIE EQU CYREG_PRT0_BIE
sensorReset__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensorReset__BYP EQU CYREG_PRT0_BYP
sensorReset__CTL EQU CYREG_PRT0_CTL
sensorReset__DM0 EQU CYREG_PRT0_DM0
sensorReset__DM1 EQU CYREG_PRT0_DM1
sensorReset__DM2 EQU CYREG_PRT0_DM2
sensorReset__DR EQU CYREG_PRT0_DR
sensorReset__INP_DIS EQU CYREG_PRT0_INP_DIS
sensorReset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensorReset__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensorReset__LCD_EN EQU CYREG_PRT0_LCD_EN
sensorReset__MASK EQU 0x80
sensorReset__PORT EQU 0
sensorReset__PRT EQU CYREG_PRT0_PRT
sensorReset__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensorReset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensorReset__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensorReset__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensorReset__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensorReset__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensorReset__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensorReset__PS EQU CYREG_PRT0_PS
sensorReset__SHIFT EQU 7
sensorReset__SLW EQU CYREG_PRT0_SLW

; sensorSignal
sensorSignal__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
sensorSignal__0__MASK EQU 0x40
sensorSignal__0__PC EQU CYREG_PRT0_PC6
sensorSignal__0__PORT EQU 0
sensorSignal__0__SHIFT EQU 6
sensorSignal__AG EQU CYREG_PRT0_AG
sensorSignal__AMUX EQU CYREG_PRT0_AMUX
sensorSignal__BIE EQU CYREG_PRT0_BIE
sensorSignal__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sensorSignal__BYP EQU CYREG_PRT0_BYP
sensorSignal__CTL EQU CYREG_PRT0_CTL
sensorSignal__DM0 EQU CYREG_PRT0_DM0
sensorSignal__DM1 EQU CYREG_PRT0_DM1
sensorSignal__DM2 EQU CYREG_PRT0_DM2
sensorSignal__DR EQU CYREG_PRT0_DR
sensorSignal__INP_DIS EQU CYREG_PRT0_INP_DIS
sensorSignal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sensorSignal__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sensorSignal__LCD_EN EQU CYREG_PRT0_LCD_EN
sensorSignal__MASK EQU 0x40
sensorSignal__PORT EQU 0
sensorSignal__PRT EQU CYREG_PRT0_PRT
sensorSignal__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sensorSignal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sensorSignal__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sensorSignal__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sensorSignal__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sensorSignal__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sensorSignal__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sensorSignal__PS EQU CYREG_PRT0_PS
sensorSignal__SHIFT EQU 6
sensorSignal__SLW EQU CYREG_PRT0_SLW

; servoControl
servoControl__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
servoControl__0__MASK EQU 0x80
servoControl__0__PC EQU CYREG_PRT1_PC7
servoControl__0__PORT EQU 1
servoControl__0__SHIFT EQU 7
servoControl__AG EQU CYREG_PRT1_AG
servoControl__AMUX EQU CYREG_PRT1_AMUX
servoControl__BIE EQU CYREG_PRT1_BIE
servoControl__BIT_MASK EQU CYREG_PRT1_BIT_MASK
servoControl__BYP EQU CYREG_PRT1_BYP
servoControl__CTL EQU CYREG_PRT1_CTL
servoControl__DM0 EQU CYREG_PRT1_DM0
servoControl__DM1 EQU CYREG_PRT1_DM1
servoControl__DM2 EQU CYREG_PRT1_DM2
servoControl__DR EQU CYREG_PRT1_DR
servoControl__INP_DIS EQU CYREG_PRT1_INP_DIS
servoControl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
servoControl__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
servoControl__LCD_EN EQU CYREG_PRT1_LCD_EN
servoControl__MASK EQU 0x80
servoControl__PORT EQU 1
servoControl__PRT EQU CYREG_PRT1_PRT
servoControl__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
servoControl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
servoControl__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
servoControl__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
servoControl__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
servoControl__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
servoControl__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
servoControl__PS EQU CYREG_PRT1_PS
servoControl__SHIFT EQU 7
servoControl__SLW EQU CYREG_PRT1_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; magnetControl
magnetControl__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
magnetControl__0__MASK EQU 0x02
magnetControl__0__PC EQU CYREG_PRT3_PC1
magnetControl__0__PORT EQU 3
magnetControl__0__SHIFT EQU 1
magnetControl__AG EQU CYREG_PRT3_AG
magnetControl__AMUX EQU CYREG_PRT3_AMUX
magnetControl__BIE EQU CYREG_PRT3_BIE
magnetControl__BIT_MASK EQU CYREG_PRT3_BIT_MASK
magnetControl__BYP EQU CYREG_PRT3_BYP
magnetControl__CTL EQU CYREG_PRT3_CTL
magnetControl__DM0 EQU CYREG_PRT3_DM0
magnetControl__DM1 EQU CYREG_PRT3_DM1
magnetControl__DM2 EQU CYREG_PRT3_DM2
magnetControl__DR EQU CYREG_PRT3_DR
magnetControl__INP_DIS EQU CYREG_PRT3_INP_DIS
magnetControl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
magnetControl__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
magnetControl__LCD_EN EQU CYREG_PRT3_LCD_EN
magnetControl__MASK EQU 0x02
magnetControl__PORT EQU 3
magnetControl__PRT EQU CYREG_PRT3_PRT
magnetControl__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
magnetControl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
magnetControl__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
magnetControl__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
magnetControl__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
magnetControl__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
magnetControl__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
magnetControl__PS EQU CYREG_PRT3_PS
magnetControl__SHIFT EQU 1
magnetControl__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 70000000
BCLK__BUS_CLK__KHZ EQU 70000
BCLK__BUS_CLK__MHZ EQU 70
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
