/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [2:0] _01_;
  reg [2:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_14z[16:14];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_1z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 8'h00;
    else _03_ <= in_data[145:138];
  assign celloutsig_1_10z = celloutsig_1_6z[9:5] / { 1'h1, _03_[5:2] };
  assign celloutsig_0_18z = { in_data[82:78], celloutsig_0_12z, celloutsig_0_12z } / { 1'h1, in_data[35:30] };
  assign celloutsig_1_8z = { celloutsig_1_6z[4], _03_ } === { celloutsig_1_6z[12:5], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } === { in_data[64:56], _01_, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[24:13], celloutsig_0_9z } === { in_data[84:74], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_7z[5:0] === { celloutsig_0_4z[2:1], _01_, celloutsig_0_9z };
  assign celloutsig_0_23z = _02_ % { 1'h1, celloutsig_0_4z[0], celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_4z[5:2], _01_ } % { 1'h1, in_data[71:69], celloutsig_0_23z };
  assign celloutsig_1_18z = { celloutsig_1_12z[8:2], celloutsig_1_5z } * in_data[104:97];
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z } * { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_31z = { celloutsig_0_7z[4:2], celloutsig_0_9z } * celloutsig_0_4z[6:3];
  assign celloutsig_1_2z = { _03_[7:1], _03_, celloutsig_1_0z } * { _03_, _03_ };
  assign celloutsig_1_15z = celloutsig_1_13z[2:0] != celloutsig_1_11z[4:2];
  assign celloutsig_0_20z = celloutsig_0_18z[5:1] != { _01_[1], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_21z = { in_data[86:67], celloutsig_0_19z } != { in_data[56:39], _02_ };
  assign celloutsig_0_25z = { in_data[25:19], celloutsig_0_7z, celloutsig_0_10z } != { in_data[15:9], celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_1_6z = { celloutsig_1_2z[9:5], _00_ } | { _00_[5:1], _00_ };
  assign celloutsig_1_11z = celloutsig_1_2z[15:11] | celloutsig_1_6z[10:6];
  assign celloutsig_1_19z = { _03_[7:5], celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_16z } | { celloutsig_1_11z[4], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_30z = { celloutsig_0_29z[4:3], celloutsig_0_18z, celloutsig_0_19z } | { celloutsig_0_22z[15:9], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_17z = | celloutsig_1_13z[4:2];
  assign celloutsig_0_8z = | { celloutsig_0_4z[5:2], celloutsig_0_6z };
  assign celloutsig_0_17z = | { _02_, _01_, celloutsig_0_12z };
  assign celloutsig_1_9z = | celloutsig_1_6z[11:1];
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_6z, _01_[1:0] };
  assign celloutsig_0_11z = | in_data[92:74];
  assign celloutsig_1_0z = | in_data[178:174];
  assign celloutsig_0_0z = ~^ in_data[33:21];
  assign celloutsig_1_16z = ~^ celloutsig_1_6z[7:3];
  assign celloutsig_0_15z = ~^ { in_data[82:69], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, _01_, celloutsig_0_6z, _01_, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_13z[3], celloutsig_0_13z, _01_ };
  assign celloutsig_1_5z = ^ celloutsig_1_2z[10:5];
  assign celloutsig_0_6z = ^ { _01_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = ^ { in_data[62:58], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_2z = ^ in_data[95:93];
  assign celloutsig_1_3z = celloutsig_1_2z[4:1] - _03_[3:0];
  assign celloutsig_1_7z = { in_data[121:119], celloutsig_1_0z } - celloutsig_1_6z[6:3];
  assign celloutsig_1_12z = celloutsig_1_2z[13:5] - { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, _01_ } - { in_data[38:35], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_10z - { celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_7z = { _01_, _01_, celloutsig_0_0z } - { in_data[10], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[50:48] - in_data[36:34];
  assign celloutsig_0_22z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_10z } - { celloutsig_0_7z[0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_21z, _02_, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_14z = { _01_[1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, _01_ } ^ { celloutsig_0_13z[2:1], _01_, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z };
  assign { out_data[135:128], out_data[109:96], out_data[41:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
