Timing Analyzer report for debouncer
Wed Nov 28 14:37:29 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Board'
 13. Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Hold: 'Board'
 15. Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst|inst10'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Board'
 24. Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'
 25. Slow 1200mV 0C Model Hold: 'Board'
 26. Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Board'
 34. Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'
 35. Fast 1200mV 0C Model Hold: 'Board'
 36. Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; debouncer                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Board                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Board }                           ;
; clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:inst1|inst10 } ;
; clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:inst|inst10 }  ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                            ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 299.85 MHz ; 250.0 MHz       ; Board                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 308.55 MHz ; 308.55 MHz      ; clock_divider_1024:inst|inst10 ;                                                               ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -2.335 ; -6.990        ;
; clock_divider_1024:inst|inst10 ; -2.241 ; -7.128        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; Board                          ; 0.401 ; 0.000         ;
; clock_divider_1024:inst|inst10 ; 0.405 ; 0.000         ;
+--------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Board                           ; -3.000 ; -15.850       ;
; clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Board'                                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.335 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 3.251      ;
; -2.297 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 3.213      ;
; -2.204 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 3.120      ;
; -2.040 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.956      ;
; -1.937 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.853      ;
; -1.915 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.831      ;
; -1.796 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.712      ;
; -1.544 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.460      ;
; -1.440 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 2.988      ; 5.148      ;
; -1.375 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.082     ; 2.291      ;
; -0.960 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 2.988      ; 5.168      ;
; -0.957 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.873      ;
; -0.919 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.835      ;
; -0.854 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.770      ;
; -0.826 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.742      ;
; -0.669 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.585      ;
; -0.662 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.578      ;
; -0.596 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.512      ;
; -0.596 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.512      ;
; -0.594 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.510      ;
; -0.593 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.509      ;
; -0.586 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.502      ;
; -0.559 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.475      ;
; -0.558 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.474      ;
; -0.558 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.474      ;
; -0.556 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.472      ;
; -0.555 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.471      ;
; -0.537 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.453      ;
; -0.465 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.381      ;
; -0.465 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.381      ;
; -0.463 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.379      ;
; -0.462 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.378      ;
; -0.418 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.334      ;
; -0.323 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.239      ;
; -0.301 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.217      ;
; -0.301 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.217      ;
; -0.299 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.215      ;
; -0.298 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.214      ;
; -0.264 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.180      ;
; -0.211 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.127      ;
; -0.197 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.113      ;
; -0.195 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.111      ;
; -0.187 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.103      ;
; -0.172 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.088      ;
; -0.145 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 1.061      ;
; -0.061 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.977      ;
; -0.059 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.975      ;
; 0.151  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.082     ; 0.765      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -2.241 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.161      ;
; -2.231 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.151      ;
; -2.104 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 3.024      ;
; -1.963 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.883      ;
; -1.847 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.767      ;
; -1.833 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.753      ;
; -1.730 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.650      ;
; -1.457 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.377      ;
; -1.448 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 2.368      ;
; -1.187 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 2.798      ; 4.725      ;
; -0.940 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.860      ;
; -0.938 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.858      ;
; -0.930 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.850      ;
; -0.928 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.848      ;
; -0.803 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.723      ;
; -0.801 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.721      ;
; -0.662 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.582      ;
; -0.660 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.580      ;
; -0.566 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 2.798      ; 4.604      ;
; -0.565 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.485      ;
; -0.561 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.481      ;
; -0.560 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.480      ;
; -0.555 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.475      ;
; -0.551 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.471      ;
; -0.550 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.470      ;
; -0.546 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.466      ;
; -0.544 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.464      ;
; -0.532 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.452      ;
; -0.532 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.452      ;
; -0.532 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.452      ;
; -0.530 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.450      ;
; -0.512 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.432      ;
; -0.429 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.349      ;
; -0.428 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.348      ;
; -0.427 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.347      ;
; -0.424 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.344      ;
; -0.423 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.343      ;
; -0.311 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.231      ;
; -0.287 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.207      ;
; -0.283 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.203      ;
; -0.282 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.202      ;
; -0.259 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.179      ;
; -0.186 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.106      ;
; -0.185 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.105      ;
; -0.164 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 1.084      ;
; 0.098  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.822      ;
; 0.101  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.819      ;
; 0.155  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.078     ; 0.765      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Board'                                                                                                                             ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.401 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.674      ;
; 0.609 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.877      ;
; 0.611 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.879      ;
; 0.644 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.912      ;
; 0.654 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.922      ;
; 0.657 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.925      ;
; 0.660 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.928      ;
; 0.662 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.930      ;
; 0.674 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.942      ;
; 0.676 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.082      ; 0.944      ;
; 0.814 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.082      ;
; 0.815 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.083      ;
; 0.816 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.084      ;
; 0.816 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.084      ;
; 0.817 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.085      ;
; 0.900 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.168      ;
; 0.939 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.207      ;
; 0.940 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.208      ;
; 0.941 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.209      ;
; 0.942 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.210      ;
; 0.999 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.267      ;
; 1.002 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.270      ;
; 1.002 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.270      ;
; 1.003 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.271      ;
; 1.004 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.272      ;
; 1.005 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.273      ;
; 1.043 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.311      ;
; 1.044 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.312      ;
; 1.045 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.313      ;
; 1.046 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.314      ;
; 1.109 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.377      ;
; 1.160 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.428      ;
; 1.167 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.435      ;
; 1.276 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.544      ;
; 1.292 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.560      ;
; 1.310 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 3.102      ; 4.860      ;
; 1.355 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.623      ;
; 1.396 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.082      ; 1.664      ;
; 1.761 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 3.102      ; 4.811      ;
; 1.794 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.062      ;
; 1.938 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.206      ;
; 2.150 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.418      ;
; 2.249 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.517      ;
; 2.252 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.520      ;
; 2.417 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.685      ;
; 2.542 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.810      ;
; 2.605 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.873      ;
; 2.646 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.082      ; 2.914      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.405 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.674      ;
; 0.436 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.700      ;
; 0.438 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.702      ;
; 0.646 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.910      ;
; 0.659 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 0.924      ;
; 0.810 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.074      ;
; 0.811 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.075      ;
; 0.814 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.078      ;
; 0.815 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.079      ;
; 0.834 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.098      ;
; 0.913 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.177      ;
; 0.913 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.177      ;
; 0.914 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.178      ;
; 0.915 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.179      ;
; 0.917 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.181      ;
; 0.948 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 2.934      ; 4.310      ;
; 0.991 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.255      ;
; 0.993 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.257      ;
; 1.009 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.273      ;
; 1.011 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.275      ;
; 1.013 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.277      ;
; 1.014 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.278      ;
; 1.017 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.281      ;
; 1.022 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.286      ;
; 1.023 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.287      ;
; 1.026 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.290      ;
; 1.034 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.298      ;
; 1.050 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.314      ;
; 1.050 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.314      ;
; 1.173 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.437      ;
; 1.175 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.439      ;
; 1.276 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.540      ;
; 1.278 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.542      ;
; 1.376 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.640      ;
; 1.378 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.642      ;
; 1.385 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.649      ;
; 1.387 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 1.651      ;
; 1.549 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 2.934      ; 4.411      ;
; 1.862 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.126      ;
; 1.890 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.154      ;
; 2.086 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.350      ;
; 2.164 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.428      ;
; 2.182 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.446      ;
; 2.346 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.610      ;
; 2.449 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.713      ;
; 2.549 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.813      ;
; 2.558 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.078      ; 2.822      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 326.69 MHz ; 250.0 MHz       ; Board                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 335.8 MHz  ; 335.8 MHz       ; clock_divider_1024:inst|inst10 ;                                                               ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -2.061 ; -5.479        ;
; clock_divider_1024:inst|inst10 ; -1.978 ; -5.652        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; Board                          ; 0.352 ; 0.000         ;
; clock_divider_1024:inst|inst10 ; 0.356 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Board                           ; -3.000 ; -15.850       ;
; clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Board'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -2.061 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.986      ;
; -2.029 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.954      ;
; -1.951 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.876      ;
; -1.801 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.726      ;
; -1.706 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.631      ;
; -1.685 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.610      ;
; -1.586 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.511      ;
; -1.353 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.278      ;
; -1.279 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 2.717      ; 4.698      ;
; -1.209 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.074     ; 2.134      ;
; -0.907 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 2.717      ; 4.826      ;
; -0.760 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.685      ;
; -0.728 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.653      ;
; -0.671 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.596      ;
; -0.650 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.575      ;
; -0.516 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.441      ;
; -0.500 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.425      ;
; -0.461 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.386      ;
; -0.436 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.361      ;
; -0.436 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.361      ;
; -0.434 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.359      ;
; -0.433 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.358      ;
; -0.405 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.330      ;
; -0.404 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.329      ;
; -0.404 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.329      ;
; -0.402 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.327      ;
; -0.401 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.326      ;
; -0.384 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.309      ;
; -0.326 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.251      ;
; -0.326 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.251      ;
; -0.324 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.249      ;
; -0.323 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.248      ;
; -0.285 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.210      ;
; -0.190 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.115      ;
; -0.176 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.101      ;
; -0.176 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.101      ;
; -0.174 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.099      ;
; -0.173 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.098      ;
; -0.133 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.058      ;
; -0.090 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.015      ;
; -0.080 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.005      ;
; -0.077 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 1.002      ;
; -0.070 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.995      ;
; -0.057 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.982      ;
; -0.032 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.957      ;
; 0.043  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.882      ;
; 0.045  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.880      ;
; 0.242  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.074     ; 0.683      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -1.978 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.907      ;
; -1.969 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.898      ;
; -1.861 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.790      ;
; -1.732 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.661      ;
; -1.622 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.551      ;
; -1.612 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.541      ;
; -1.526 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.455      ;
; -1.273 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.202      ;
; -1.267 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 2.196      ;
; -1.067 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 2.511      ; 4.300      ;
; -0.747 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.676      ;
; -0.745 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.674      ;
; -0.738 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.667      ;
; -0.736 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.665      ;
; -0.630 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.559      ;
; -0.628 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.557      ;
; -0.572 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 2.511      ; 4.305      ;
; -0.501 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.430      ;
; -0.499 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.428      ;
; -0.409 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.338      ;
; -0.406 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.335      ;
; -0.405 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.334      ;
; -0.401 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.330      ;
; -0.401 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.330      ;
; -0.400 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.329      ;
; -0.397 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.326      ;
; -0.396 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.325      ;
; -0.391 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.320      ;
; -0.389 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.318      ;
; -0.384 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.313      ;
; -0.381 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.310      ;
; -0.379 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.308      ;
; -0.295 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.224      ;
; -0.293 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.222      ;
; -0.292 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.221      ;
; -0.289 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.218      ;
; -0.288 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.217      ;
; -0.174 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.103      ;
; -0.163 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.092      ;
; -0.160 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.089      ;
; -0.160 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.089      ;
; -0.159 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 1.088      ;
; -0.068 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.997      ;
; -0.067 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.996      ;
; -0.048 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.977      ;
; 0.182  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.747      ;
; 0.185  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.744      ;
; 0.246  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
; 0.246  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.070     ; 0.683      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Board'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.352 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.608      ;
; 0.565 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.810      ;
; 0.567 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.812      ;
; 0.588 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.833      ;
; 0.597 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.842      ;
; 0.601 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.846      ;
; 0.603 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.848      ;
; 0.607 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.852      ;
; 0.615 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.860      ;
; 0.617 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.862      ;
; 0.743 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.988      ;
; 0.744 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.989      ;
; 0.746 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.991      ;
; 0.746 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 0.991      ;
; 0.758 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.003      ;
; 0.821 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.066      ;
; 0.855 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.100      ;
; 0.856 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.101      ;
; 0.858 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.103      ;
; 0.858 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.103      ;
; 0.908 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.153      ;
; 0.910 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.155      ;
; 0.911 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.156      ;
; 0.911 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.156      ;
; 0.913 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.158      ;
; 0.913 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.158      ;
; 0.947 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.192      ;
; 0.948 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.193      ;
; 0.950 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.195      ;
; 0.950 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.195      ;
; 1.016 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.261      ;
; 1.045 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.290      ;
; 1.070 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.315      ;
; 1.152 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.397      ;
; 1.182 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.427      ;
; 1.230 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 2.819      ; 4.463      ;
; 1.237 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.482      ;
; 1.274 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.519      ;
; 1.583 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 2.819      ; 4.316      ;
; 1.603 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.848      ;
; 1.736 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 1.981      ;
; 1.932 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.177      ;
; 2.019 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.264      ;
; 2.022 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.267      ;
; 2.181 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.426      ;
; 2.293 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.538      ;
; 2.348 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.593      ;
; 2.385 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.074      ; 2.630      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.356 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.608      ;
; 0.395 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.636      ;
; 0.397 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.638      ;
; 0.589 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.830      ;
; 0.602 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.844      ;
; 0.740 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.981      ;
; 0.741 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.982      ;
; 0.744 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.985      ;
; 0.751 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.992      ;
; 0.756 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 0.997      ;
; 0.832 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.073      ;
; 0.833 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.074      ;
; 0.834 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.075      ;
; 0.836 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.077      ;
; 0.836 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.077      ;
; 0.901 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.142      ;
; 0.903 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.144      ;
; 0.918 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.159      ;
; 0.920 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.161      ;
; 0.920 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.161      ;
; 0.921 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.162      ;
; 0.924 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.165      ;
; 0.930 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 2.634      ; 3.958      ;
; 0.930 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.171      ;
; 0.931 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.172      ;
; 0.934 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.175      ;
; 0.961 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.202      ;
; 0.966 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.207      ;
; 0.983 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.224      ;
; 1.076 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.317      ;
; 1.078 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.319      ;
; 1.168 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.409      ;
; 1.170 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.411      ;
; 1.256 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.497      ;
; 1.258 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.499      ;
; 1.266 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.507      ;
; 1.268 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.509      ;
; 1.413 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 2.634      ; 3.941      ;
; 1.672 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.913      ;
; 1.708 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 1.949      ;
; 1.880 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.121      ;
; 1.947 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.188      ;
; 1.964 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.205      ;
; 2.122 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.363      ;
; 2.214 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.455      ;
; 2.302 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.543      ;
; 2.312 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.070      ; 2.553      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -0.624 ; -0.624        ;
; clock_divider_1024:inst|inst10 ; -0.592 ; -0.592        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; Board                          ; 0.180 ; 0.000         ;
; clock_divider_1024:inst|inst10 ; 0.183 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Board                           ; -3.000 ; -13.600       ;
; clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Board'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.624 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.568      ;
; -0.600 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.544      ;
; -0.561 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 1.601      ; 2.744      ;
; -0.549 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.493      ;
; -0.473 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.417      ;
; -0.430 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.374      ;
; -0.418 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.362      ;
; -0.347 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.291      ;
; -0.218 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.162      ;
; -0.166 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.043     ; 1.110      ;
; 0.040  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.904      ;
; 0.064  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.880      ;
; 0.104  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.840      ;
; 0.115  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.829      ;
; 0.191  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.753      ;
; 0.199  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 1.601      ; 2.484      ;
; 0.205  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.739      ;
; 0.208  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.736      ;
; 0.212  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.732      ;
; 0.213  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.731      ;
; 0.216  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.728      ;
; 0.216  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.728      ;
; 0.234  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.710      ;
; 0.236  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.708      ;
; 0.237  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.707      ;
; 0.240  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.704      ;
; 0.240  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.704      ;
; 0.246  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.698      ;
; 0.287  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.657      ;
; 0.288  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.656      ;
; 0.291  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.653      ;
; 0.291  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.653      ;
; 0.317  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.627      ;
; 0.345  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.599      ;
; 0.363  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.581      ;
; 0.364  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.580      ;
; 0.367  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.577      ;
; 0.367  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.577      ;
; 0.379  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.565      ;
; 0.405  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.539      ;
; 0.407  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.537      ;
; 0.410  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.534      ;
; 0.418  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.526      ;
; 0.425  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.519      ;
; 0.439  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.505      ;
; 0.475  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.469      ;
; 0.477  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.467      ;
; 0.585  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.043     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; -0.592 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.539      ;
; -0.587 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.534      ;
; -0.515 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.462      ;
; -0.468 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 1.434      ; 2.504      ;
; -0.452 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.399      ;
; -0.400 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.347      ;
; -0.389 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.336      ;
; -0.333 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.280      ;
; -0.222 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.169      ;
; -0.184 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 1.131      ;
; 0.048  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.899      ;
; 0.050  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.897      ;
; 0.053  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.894      ;
; 0.055  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.892      ;
; 0.125  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.822      ;
; 0.127  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.820      ;
; 0.188  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.759      ;
; 0.190  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.757      ;
; 0.231  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.716      ;
; 0.234  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.713      ;
; 0.234  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.713      ;
; 0.236  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.711      ;
; 0.236  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.711      ;
; 0.236  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.711      ;
; 0.240  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.707      ;
; 0.241  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.706      ;
; 0.241  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.706      ;
; 0.242  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.705      ;
; 0.249  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.698      ;
; 0.251  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.696      ;
; 0.253  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.694      ;
; 0.290  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 1.434      ; 2.246      ;
; 0.307  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.640      ;
; 0.308  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.639      ;
; 0.309  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.638      ;
; 0.313  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.634      ;
; 0.313  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.634      ;
; 0.351  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.596      ;
; 0.370  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.577      ;
; 0.371  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.576      ;
; 0.376  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.571      ;
; 0.376  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.571      ;
; 0.417  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.530      ;
; 0.418  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.529      ;
; 0.430  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.517      ;
; 0.559  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.388      ;
; 0.562  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.385      ;
; 0.588  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
; 0.588  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.040     ; 0.359      ;
+--------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Board'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.180 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.314      ;
; 0.268 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.395      ;
; 0.270 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.397      ;
; 0.293 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.420      ;
; 0.299 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.427      ;
; 0.302 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.429      ;
; 0.305 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.432      ;
; 0.308 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.435      ;
; 0.310 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.437      ;
; 0.364 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.491      ;
; 0.364 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.491      ;
; 0.365 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.492      ;
; 0.367 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.494      ;
; 0.367 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.494      ;
; 0.406 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.533      ;
; 0.416 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 1.664      ; 2.299      ;
; 0.425 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.552      ;
; 0.426 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.553      ;
; 0.428 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.555      ;
; 0.428 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.555      ;
; 0.455 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.582      ;
; 0.456 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.583      ;
; 0.458 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.586      ;
; 0.477 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.604      ;
; 0.478 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.605      ;
; 0.480 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.607      ;
; 0.480 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.607      ;
; 0.488 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.615      ;
; 0.521 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.648      ;
; 0.554 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.681      ;
; 0.582 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.709      ;
; 0.605 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.732      ;
; 0.612 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.739      ;
; 0.634 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.761      ;
; 0.830 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 0.957      ;
; 0.881 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.008      ;
; 0.989 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.116      ;
; 1.038 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.165      ;
; 1.042 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.169      ;
; 1.104 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.231      ;
; 1.165 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.292      ;
; 1.171 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 1.664      ; 2.554      ;
; 1.195 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.322      ;
; 1.217 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.043      ; 1.344      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                           ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+
; 0.183 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.314      ;
; 0.198 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.324      ;
; 0.294 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.418      ;
; 0.303 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.428      ;
; 0.354 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 1.505      ; 2.058      ;
; 0.363 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.487      ;
; 0.364 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.488      ;
; 0.365 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.489      ;
; 0.367 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.491      ;
; 0.372 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.496      ;
; 0.412 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.536      ;
; 0.413 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.537      ;
; 0.414 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.538      ;
; 0.416 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.540      ;
; 0.417 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.541      ;
; 0.450 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.574      ;
; 0.453 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.577      ;
; 0.456 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.580      ;
; 0.461 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.590      ;
; 0.467 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.591      ;
; 0.469 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.593      ;
; 0.472 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.596      ;
; 0.472 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.596      ;
; 0.525 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.649      ;
; 0.528 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.652      ;
; 0.574 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.698      ;
; 0.577 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.701      ;
; 0.625 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.749      ;
; 0.627 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.751      ;
; 0.628 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.752      ;
; 0.630 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.754      ;
; 0.850 ; clock_divider_1024:inst1|inst9  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.974      ;
; 0.871 ; clock_divider_1024:inst1|inst8  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 0.995      ;
; 0.967 ; clock_divider_1024:inst1|inst6  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.091      ;
; 1.003 ; clock_divider_1024:inst1|inst7  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.127      ;
; 1.014 ; clock_divider_1024:inst1|inst5  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.138      ;
; 1.078 ; clock_divider_1024:inst1|inst3  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.202      ;
; 1.106 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 1.505      ; 2.310      ;
; 1.127 ; clock_divider_1024:inst1|inst4  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.251      ;
; 1.178 ; clock_divider_1024:inst1|inst2  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.302      ;
; 1.180 ; clock_divider_1024:inst1|inst1  ; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.040      ; 1.304      ;
+-------+---------------------------------+---------------------------------+---------------------------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -2.335  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  Board                           ; -2.335  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider_1024:inst|inst10  ; -2.241  ; 0.183 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                  ; -14.118 ; 0.0   ; 0.0      ; 0.0     ; -29.985             ;
;  Board                           ; -6.990  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider_1024:inst|inst10  ; -7.128  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
+----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; smooth        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Board                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                              ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
; Board                           ; Board                          ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10  ; Board                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                               ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
; Board                           ; Board                          ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10  ; Board                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
+---------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; Board                           ; Board                           ; Base ; Constrained ;
; clock_divider_1024:inst1|inst10 ; clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; clock_divider_1024:inst|inst10  ; clock_divider_1024:inst|inst10  ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Manual     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; smooth      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Manual     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; smooth      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Nov 28 14:37:22 2018
Info: Command: quartus_sta debouncer -c debouncer
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'debouncer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:inst1|inst10 clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:inst|inst10 clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Board Board
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.335              -6.990 Board 
    Info (332119):    -2.241              -7.128 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Board 
    Info (332119):     0.405               0.000 clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board 
    Info (332119):    -1.285             -12.850 clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 clock_divider_1024:inst1|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.061              -5.479 Board 
    Info (332119):    -1.978              -5.652 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 Board 
    Info (332119):     0.356               0.000 clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Board 
    Info (332119):    -1.285             -12.850 clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -1.285 clock_divider_1024:inst1|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.624              -0.624 Board 
    Info (332119):    -0.592              -0.592 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 Board 
    Info (332119):     0.183               0.000 clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.600 Board 
    Info (332119):    -1.000             -10.000 clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 clock_divider_1024:inst1|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Wed Nov 28 14:37:29 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


