{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713136679790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713136679794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 01:17:59 2024 " "Processing started: Mon Apr 15 01:17:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713136679794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136679794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_decoders -c real_time_clock_decoders " "Command: quartus_map --read_settings_files=on --write_settings_files=off real_time_clock_decoders -c real_time_clock_decoders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136679794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713136680192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713136680192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 1/decoder_hex_10/decoder_hex_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_10 " "Found entity 1: decoder_hex_10" {  } { { "../../../LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 4/Zadanie 1/decoder_hex_10/decoder_hex_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713136686330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modulo_k_with_data_load " "Found entity 1: counter_modulo_k_with_data_load" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713136686333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/delay_10_ms/delay_10_ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/delay_10_ms/delay_10_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_10_ms " "Found entity 1: delay_10_ms" {  } { { "../delay_10_ms/delay_10_ms.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/delay_10_ms/delay_10_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713136686336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/real_time_clock/real_time_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 7/zadanie 3/real_time_clock/real_time_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time_clock " "Found entity 1: real_time_clock" {  } { { "../real_time_clock/real_time_clock.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713136686339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_time_clock_decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file real_time_clock_decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_time_clock_decoders " "Found entity 1: real_time_clock_decoders" {  } { { "real_time_clock_decoders.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock_decoders/real_time_clock_decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713136686342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "real_time_clock_decoders " "Elaborating entity \"real_time_clock_decoders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713136686362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "real_time_clock real_time_clock:rtc " "Elaborating entity \"real_time_clock\" for hierarchy \"real_time_clock:rtc\"" {  } { { "real_time_clock_decoders.v" "rtc" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock_decoders/real_time_clock_decoders.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_10_ms real_time_clock:rtc\|delay_10_ms:fast_clock_delay " "Elaborating entity \"delay_10_ms\" for hierarchy \"real_time_clock:rtc\|delay_10_ms:fast_clock_delay\"" {  } { { "../real_time_clock/real_time_clock.v" "fast_clock_delay" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load real_time_clock:rtc\|delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"real_time_clock:rtc\|delay_10_ms:fast_clock_delay\|counter_modulo_k_with_data_load:fast_counter\"" {  } { { "../delay_10_ms/delay_10_ms.v" "fast_counter" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/delay_10_ms/delay_10_ms.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0 " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\"" {  } { { "../real_time_clock/real_time_clock.v" "counter_centisec0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modulo_k_with_data_load real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1 " "Elaborating entity \"counter_modulo_k_with_data_load\" for hierarchy \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\"" {  } { { "../real_time_clock/real_time_clock.v" "counter_sec1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock/real_time_clock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_10 decoder_hex_10:dec_enable_csec0 " "Elaborating entity \"decoder_hex_10\" for hierarchy \"decoder_hex_10:dec_enable_csec0\"" {  } { { "real_time_clock_decoders.v" "dec_enable_csec0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/real_time_clock_decoders/real_time_clock_decoders.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686401 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713136686690 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[1\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[0\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~13 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_min0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_min0|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[1\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[0\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~13 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_sec0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_sec0|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~13 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec1\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec1|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~1 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[0\]~1\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec0|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~5 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[1\]~5\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec0|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~9 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[2\]~9\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec0|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\] real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~_emulated real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~13 " "Register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]\" is converted into an equivalent circuit using register \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~_emulated\" and latch \"real_time_clock:rtc\|counter_modulo_k_with_data_load:counter_centisec0\|Q\[3\]~13\"" {  } { { "../counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 7/Zadanie 3/counter_modulo_k_with_data_load/counter_modulo_k_with_data_load.v" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713136686694 "|real_time_clock_decoders|real_time_clock:rtc|counter_modulo_k_with_data_load:counter_centisec0|Q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713136686694 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713136686767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713136686969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713136686969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713136686991 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713136686991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713136686991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713136686991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713136686999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 01:18:06 2024 " "Processing ended: Mon Apr 15 01:18:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713136686999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713136686999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713136686999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713136686999 ""}
