#! /home/user/open_tools/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-60-gdb82380ce)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/user/open_tools/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/user/open_tools/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/user/open_tools/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/user/open_tools/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/user/open_tools/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555925f8e0 .scope module, "wdg_tb" "wdg_tb" 2 3;
 .timescale 0 0;
P_0x55555929c100 .param/l "WB_ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x55555929c140 .param/l "WB_DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x55555929c180 .param/l "WB_WDG_BASE" 0 2 9, +C4<00000000000000000000000000000000>;
P_0x55555929c1c0 .param/l "WDG_TICK_BIT" 0 2 14, +C4<00000000000000000000000000000010>;
L_0x5555594b4860 .functor AND 1, v0x5555594fcbb0_0, L_0x55555951bc10, C4<1>, C4<1>;
L_0x5555594bda00 .functor NOT 1, v0x5555594fca30_0, C4<0>, C4<0>, C4<0>;
L_0x55555949d3b0 .functor AND 1, L_0x55555951bb70, L_0x5555594bda00, C4<1>, C4<1>;
L_0x5555594fd690 .functor AND 1, v0x5555594fcbb0_0, L_0x55555949d3b0, C4<1>, C4<1>;
v0x5555594fc620_0 .net *"_ivl_2", 0 0, L_0x5555594bda00;  1 drivers
v0x5555594fc720_0 .net *"_ivl_4", 0 0, L_0x55555949d3b0;  1 drivers
v0x5555594fc800_0 .var "clk_tb", 0 0;
v0x5555594fc8a0_0 .net "core_res_en_n", 0 0, L_0x55555951bb70;  1 drivers
v0x5555594fc940_0 .net "core_res_n", 0 0, L_0x5555594fd690;  1 drivers
v0x5555594fca30_0 .var "gpo", 0 0;
v0x5555594fcad0_0 .var "rd_data", 31 0;
v0x5555594fcbb0_0 .var "res_n_tb", 0 0;
v0x5555594fcc50_0 .var/i "timeout", 31 0;
v0x5555594fcd10_0 .net "wb_ack_tb", 0 0, L_0x5555595179a0;  1 drivers
v0x5555594fcdb0_0 .var "wb_adr_tb", 31 0;
v0x5555594fce70_0 .var "wb_cyc_tb", 0 0;
v0x5555594fcf10_0 .net "wb_dat_r_tb", 31 0, L_0x555559517ba0;  1 drivers
v0x5555594fcfd0_0 .var "wb_dat_w_tb", 31 0;
v0x5555594fd090_0 .var "wb_sel_tb", 3 0;
v0x5555594fd150_0 .net "wb_stall_tb", 0 0, L_0x555559517840;  1 drivers
v0x5555594fd1f0_0 .var "wb_stb_tb", 0 0;
v0x5555594fd290_0 .var "wb_we_tb", 0 0;
v0x5555594fd330_0 .net "wdg_res_en_n", 0 0, L_0x55555951bc10;  1 drivers
v0x5555594fd3d0_0 .net "wdg_res_n", 0 0, L_0x5555594b4860;  1 drivers
v0x5555594fd470_0 .net "wdg_to", 0 0, L_0x55555951b9d0;  1 drivers
S_0x555559405d10 .scope module, "reset_ctrl_inst" "reset_ctrl" 2 86, 3 12 0, S_0x55555925f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_res_n";
    .port_info 2 /INPUT 1 "wdg_to";
    .port_info 3 /OUTPUT 1 "wdg_res_n";
    .port_info 4 /OUTPUT 1 "core_res_n";
P_0x55555925bb00 .param/l "CORE_RST_CYCLES" 0 3 13, +C4<00000000000000000000000000111100>;
P_0x55555925bb40 .param/l "MAX_COUNT_CYCLES" 1 3 25, +C4<0000000000000000000000000000111110>;
P_0x55555925bb80 .param/l "PADDING_CYCLES" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x55555925bbc0 .param/l "S_CORE_RST" 1 3 40, C4<011>;
P_0x55555925bc00 .param/l "S_IDLE" 1 3 39, C4<110>;
P_0x55555925bc40 .param/l "S_PADDING" 1 3 41, C4<111>;
P_0x55555925bc80 .param/l "S_WDG_RST" 1 3 42, C4<101>;
P_0x55555925bcc0 .param/l "WDG_RST_CYCLES" 0 3 15, +C4<00000000000000000000000000000001>;
L_0x7f7a706d1f98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555949d060_0 .net *"_ivl_11", 25 0, L_0x7f7a706d1f98;  1 drivers
L_0x7f7a706d1fe0 .functor BUFT 1, C4<00000000000000000000000000111011>, C4<0>, C4<0>, C4<0>;
v0x5555592e9330_0 .net/2u *"_ivl_12", 31 0, L_0x7f7a706d1fe0;  1 drivers
v0x555559217c50_0 .net *"_ivl_14", 0 0, L_0x55555951bf20;  1 drivers
L_0x7f7a706d2028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555559153cf0_0 .net/2u *"_ivl_16", 0 0, L_0x7f7a706d2028;  1 drivers
L_0x7f7a706d2070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555559152c50_0 .net/2u *"_ivl_18", 0 0, L_0x7f7a706d2070;  1 drivers
v0x5555592afb10_0 .net *"_ivl_22", 31 0, L_0x55555951c2b0;  1 drivers
L_0x7f7a706d20b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555559220f40_0 .net *"_ivl_25", 25 0, L_0x7f7a706d20b8;  1 drivers
L_0x7f7a706d2100 .functor BUFT 1, C4<00000000000000000000000000111101>, C4<0>, C4<0>, C4<0>;
v0x555559438580_0 .net/2u *"_ivl_26", 31 0, L_0x7f7a706d2100;  1 drivers
v0x555559171860_0 .net *"_ivl_28", 0 0, L_0x55555951c440;  1 drivers
L_0x7f7a706d2148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555916fbc0_0 .net/2u *"_ivl_30", 0 0, L_0x7f7a706d2148;  1 drivers
L_0x7f7a706d2190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555593f6890_0 .net/2u *"_ivl_32", 0 0, L_0x7f7a706d2190;  1 drivers
v0x55555949ffb0_0 .net *"_ivl_36", 31 0, L_0x55555951c770;  1 drivers
L_0x7f7a706d21d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594adbe0_0 .net *"_ivl_39", 25 0, L_0x7f7a706d21d8;  1 drivers
L_0x7f7a706d2220 .functor BUFT 1, C4<00000000000000000000000000111110>, C4<0>, C4<0>, C4<0>;
v0x5555594aca80_0 .net/2u *"_ivl_40", 31 0, L_0x7f7a706d2220;  1 drivers
v0x55555944ac40_0 .net *"_ivl_42", 0 0, L_0x55555951c860;  1 drivers
L_0x7f7a706d2268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555559469090_0 .net/2u *"_ivl_44", 0 0, L_0x7f7a706d2268;  1 drivers
L_0x7f7a706d22b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555559497c70_0 .net/2u *"_ivl_46", 0 0, L_0x7f7a706d22b0;  1 drivers
v0x555559432e40_0 .net *"_ivl_7", 2 0, v0x55555931ba70_0;  1 drivers
v0x55555947b510_0 .net *"_ivl_8", 31 0, L_0x55555951be80;  1 drivers
v0x555559479f30_0 .net "clk", 0 0, v0x5555594fc800_0;  1 drivers
v0x555559445560_0 .var "cnt", 5 0;
v0x555559457c20_0 .net "core_res_n", 0 0, L_0x55555951bb70;  alias, 1 drivers
v0x555559422900_0 .net "do_cnt", 0 0, L_0x55555951bcb0;  1 drivers
v0x55555931aee0_0 .net "done_padding", 0 0, L_0x55555951c580;  1 drivers
v0x5555593045b0_0 .net "done_reset_core", 0 0, L_0x55555951c0d0;  1 drivers
v0x5555593042d0_0 .net "done_reset_wdg", 0 0, L_0x55555951ca10;  1 drivers
v0x555559304440_0 .net "inp", 3 0, L_0x55555951ba40;  1 drivers
v0x555559304160_0 .var "next_state", 2 0;
v0x55555931ba70_0 .var "state", 2 0;
v0x55555931b900_0 .net "sys_res_n", 0 0, v0x5555594fcbb0_0;  1 drivers
v0x55555931b460_0 .net "wdg_res_n", 0 0, L_0x55555951bc10;  alias, 1 drivers
v0x555559303ff0_0 .net "wdg_to", 0 0, L_0x55555951b9d0;  alias, 1 drivers
E_0x55555933fad0 .event posedge, v0x555559479f30_0;
E_0x555559340210 .event anyedge, v0x555559304440_0, v0x55555931ba70_0;
L_0x55555951ba40 .concat [ 1 1 1 1], L_0x55555951ca10, L_0x55555951c580, L_0x55555951c0d0, L_0x55555951b9d0;
L_0x55555951bb70 .part v0x55555931ba70_0, 2, 1;
L_0x55555951bc10 .part v0x55555931ba70_0, 1, 1;
L_0x55555951bcb0 .part v0x55555931ba70_0, 0, 1;
L_0x55555951be80 .concat [ 6 26 0 0], v0x555559445560_0, L_0x7f7a706d1f98;
L_0x55555951bf20 .cmp/eq 32, L_0x55555951be80, L_0x7f7a706d1fe0;
L_0x55555951c0d0 .functor MUXZ 1, L_0x7f7a706d2070, L_0x7f7a706d2028, L_0x55555951bf20, C4<>;
L_0x55555951c2b0 .concat [ 6 26 0 0], v0x555559445560_0, L_0x7f7a706d20b8;
L_0x55555951c440 .cmp/eq 32, L_0x55555951c2b0, L_0x7f7a706d2100;
L_0x55555951c580 .functor MUXZ 1, L_0x7f7a706d2190, L_0x7f7a706d2148, L_0x55555951c440, C4<>;
L_0x55555951c770 .concat [ 6 26 0 0], v0x555559445560_0, L_0x7f7a706d21d8;
L_0x55555951c860 .cmp/eq 32, L_0x55555951c770, L_0x7f7a706d2220;
L_0x55555951ca10 .functor MUXZ 1, L_0x7f7a706d22b0, L_0x7f7a706d2268, L_0x55555951c860, C4<>;
S_0x555559469f60 .scope module, "wdg_rv_inst" "wdg_top" 2 61, 4 8 0, S_0x55555925f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res_n";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /OUTPUT 1 "o_wb_stall";
    .port_info 5 /INPUT 32 "i_wb_adr";
    .port_info 6 /INPUT 1 "i_wb_we";
    .port_info 7 /INPUT 32 "i_wb_dat";
    .port_info 8 /INPUT 4 "i_wb_sel";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 1 "o_wb_err";
    .port_info 11 /OUTPUT 1 "o_wb_rty";
    .port_info 12 /OUTPUT 32 "o_wb_dat";
    .port_info 13 /OUTPUT 1 "o_irq1";
    .port_info 14 /OUTPUT 1 "o_irq2";
P_0x5555593ff1a0 .param/l "REG_ADDRESS_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x5555593ff1e0 .param/l "REG_BASE_ADDRESS" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x5555593ff220 .param/l "REG_DEFAULT_READ" 0 4 14, +C4<00000000000000000000000000000000>;
P_0x5555593ff260 .param/l "REG_ERROR_STATUS" 0 4 13, +C4<00000000000000000000000000000000>;
P_0x5555593ff2a0 .param/l "REG_INSERT_SLICER" 0 4 15, +C4<00000000000000000000000000000000>;
P_0x5555593ff2e0 .param/l "REG_PRE_DECODE" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x5555593ff320 .param/l "REG_USE_STALLS" 0 4 16, +C4<00000000000000000000000000000000>;
P_0x5555593ff360 .param/l "WB_DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000100000>;
P_0x5555593ff3a0 .param/l "WDG_PRECLKDIV_WIDTH" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x5555593ff3e0 .param/l "WDG_TICK_BIT" 0 4 20, +C4<00000000000000000000000000000010>;
L_0x55555951b670 .functor AND 1, L_0x5555594b4860, L_0x55555951b480, C4<1>, C4<1>;
L_0x55555951b960 .functor BUFZ 1, L_0x55555951b390, C4<0>, C4<0>, C4<0>;
L_0x55555951b9d0 .functor BUFZ 1, L_0x55555951b2f0, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d1ec0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594f9df0_0 .net/2u *"_ivl_0", 21 0, L_0x7f7a706d1ec0;  1 drivers
L_0x7f7a706d1f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594f9ef0_0 .net/2u *"_ivl_10", 0 0, L_0x7f7a706d1f50;  1 drivers
v0x5555594f9fd0_0 .net *"_ivl_6", 0 0, L_0x55555951b780;  1 drivers
L_0x7f7a706d1f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594fa070_0 .net/2u *"_ivl_8", 0 0, L_0x7f7a706d1f08;  1 drivers
v0x5555594fa150_0 .net "clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594fa240_0 .net "cnt", 9 0, v0x5555592f1710_0;  1 drivers
v0x5555594fa300_0 .net "cnt0", 0 0, L_0x55555951b820;  1 drivers
v0x5555594fa3a0_0 .net "do_cnt", 0 0, L_0x55555951b480;  1 drivers
v0x5555594fa440_0 .net "i_wb_adr", 31 0, v0x5555594fcdb0_0;  1 drivers
v0x5555594fa4e0_0 .net "i_wb_cyc", 0 0, v0x5555594fce70_0;  1 drivers
v0x5555594fa5d0_0 .net "i_wb_dat", 31 0, v0x5555594fcfd0_0;  1 drivers
v0x5555594fa6c0_0 .net "i_wb_sel", 3 0, v0x5555594fd090_0;  1 drivers
v0x5555594fa7b0_0 .net "i_wb_stb", 0 0, v0x5555594fd1f0_0;  1 drivers
v0x5555594fa8a0_0 .net "i_wb_we", 0 0, v0x5555594fd290_0;  1 drivers
v0x5555594fa990_0 .net "o_irq1", 0 0, L_0x55555951b960;  1 drivers
v0x5555594faa50_0 .net "o_irq2", 0 0, L_0x55555951b9d0;  alias, 1 drivers
v0x5555594faaf0_0 .net "o_wb_ack", 0 0, L_0x5555595179a0;  alias, 1 drivers
v0x5555594fabe0_0 .net "o_wb_dat", 31 0, L_0x555559517ba0;  alias, 1 drivers
v0x5555594facd0_0 .net "o_wb_err", 0 0, L_0x555559517b00;  1 drivers
L_0x7f7a706d1c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594fadc0_0 .net "o_wb_rty", 0 0, L_0x7f7a706d1c80;  1 drivers
v0x5555594faeb0_0 .net "o_wb_stall", 0 0, L_0x555559517840;  alias, 1 drivers
v0x5555594fafa0_0 .net "res_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594fb250_0 .net "sw_trg_s1wto", 0 0, L_0x555559511240;  1 drivers
v0x5555594fb2f0_0 .net "sw_trg_s2wto", 0 0, L_0x555559512280;  1 drivers
v0x5555594fb390_0 .net "wdcsr_s1wto", 0 0, L_0x55555951b390;  1 drivers
v0x5555594fb430_0 .net "wdcsr_s2wto", 0 0, L_0x55555951b2f0;  1 drivers
v0x5555594fb4d0_0 .net "wdcsr_wden", 0 0, L_0x55555950f390;  1 drivers
v0x5555594fb570_0 .net "wdcsr_wtocnt", 9 0, L_0x555559513380;  1 drivers
v0x5555594fb630_0 .net "wdg_tick", 0 0, L_0x55555951b6e0;  1 drivers
L_0x55555951b080 .concat [ 10 22 0 0], v0x5555592f1710_0, L_0x7f7a706d1ec0;
L_0x55555951b780 .cmp/eq 10, v0x5555592f1710_0, L_0x555559513380;
L_0x55555951b820 .functor MUXZ 1, L_0x7f7a706d1f50, L_0x7f7a706d1f08, L_0x55555951b780, C4<>;
S_0x555559469840 .scope module, "clk_div_inst" "clkdiv" 4 129, 5 1 0, S_0x555559469f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res_n";
    .port_info 2 /OUTPUT 1 "wdg_tick";
P_0x555559482170 .param/l "WDG_TICK_BIT" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5555594821b0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000010100>;
v0x5555592bf310_0 .net "clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555592bfe30_0 .var "cnt", 19 0;
v0x5555592bee80_0 .net "res_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555592f7920_0 .net "wdg_tick", 0 0, L_0x55555951b6e0;  alias, 1 drivers
L_0x55555951b6e0 .part v0x5555592bfe30_0, 2, 1;
S_0x5555594230b0 .scope module, "cntr_inst" "cntr" 4 117, 6 2 0, S_0x555559469f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mtick_clk";
    .port_info 1 /INPUT 1 "res_n";
    .port_info 2 /INPUT 10 "cnt_thrhd";
    .port_info 3 /OUTPUT 10 "count_wdg";
P_0x5555593128b0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001010>;
v0x5555592f4080_0 .net "cnt_thrhd", 9 0, L_0x555559513380;  alias, 1 drivers
v0x5555592f1710_0 .var "count_wdg", 9 0;
v0x555559304b60_0 .net "mtick_clk", 0 0, L_0x55555951b6e0;  alias, 1 drivers
v0x555559253a30_0 .net "res_n", 0 0, L_0x55555951b670;  1 drivers
E_0x555559165c60/0 .event negedge, v0x555559253a30_0;
E_0x555559165c60/1 .event posedge, v0x5555592f7920_0;
E_0x555559165c60 .event/or E_0x555559165c60/0, E_0x555559165c60/1;
S_0x5555594971f0 .scope module, "fsm_inst" "fsm" 4 101, 7 4 0, S_0x555559469f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "count0";
    .port_info 4 /OUTPUT 1 "s2wto";
    .port_info 5 /OUTPUT 1 "s1wto";
    .port_info 6 /OUTPUT 1 "do_cnt";
    .port_info 7 /INPUT 1 "sw_trg_s1wto";
    .port_info 8 /INPUT 1 "sw_trg_s2wto";
P_0x555559404de0 .param/l "S_CNT0" 0 7 19, C4<001>;
P_0x555559404e20 .param/l "S_CNT1" 0 7 21, C4<011>;
P_0x555559404e60 .param/l "S_IDLE" 0 7 18, C4<000>;
P_0x555559404ea0 .param/l "S_RAISE_S1" 0 7 20, C4<010>;
P_0x555559404ee0 .param/l "S_RAISE_S2" 0 7 22, C4<110>;
v0x5555592e3050_0 .net *"_ivl_7", 2 0, v0x5555591fa9c0_0;  1 drivers
v0x5555592e2c70_0 .net "clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555592e29d0_0 .net "count0", 0 0, L_0x55555951b820;  alias, 1 drivers
v0x5555591eb680_0 .net "do_cnt", 0 0, L_0x55555951b480;  alias, 1 drivers
v0x5555591e5ca0_0 .net "en", 0 0, L_0x55555950f390;  alias, 1 drivers
v0x555559262c50_0 .net "inp", 3 0, L_0x55555951b200;  1 drivers
v0x555559253760_0 .var "next_state", 2 0;
v0x5555592e2ee0_0 .net "res_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x555559195930_0 .net "s1wto", 0 0, L_0x55555951b390;  alias, 1 drivers
v0x5555591d2c90_0 .net "s2wto", 0 0, L_0x55555951b2f0;  alias, 1 drivers
v0x5555591fa9c0_0 .var "state", 2 0;
v0x555559209240_0 .net "sw_trg_s1wto", 0 0, L_0x555559511240;  alias, 1 drivers
v0x555559190180_0 .net "sw_trg_s2wto", 0 0, L_0x555559512280;  alias, 1 drivers
E_0x5555594c1a90/0 .event negedge, v0x5555592bee80_0;
E_0x5555594c1a90/1 .event posedge, v0x555559479f30_0;
E_0x5555594c1a90 .event/or E_0x5555594c1a90/0, E_0x5555594c1a90/1;
E_0x555559311490 .event anyedge, v0x555559262c50_0, v0x5555591fa9c0_0;
L_0x55555951b200 .concat [ 1 1 1 1], L_0x555559512280, L_0x555559511240, L_0x55555951b820, L_0x55555950f390;
L_0x55555951b2f0 .part v0x5555591fa9c0_0, 2, 1;
L_0x55555951b390 .part v0x5555591fa9c0_0, 1, 1;
L_0x55555951b480 .part v0x5555591fa9c0_0, 0, 1;
S_0x555559433d10 .scope module, "wdgrv_regs_inst" "wdgrv_regs" 4 69, 8 2 0, S_0x555559469f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /OUTPUT 1 "o_wb_stall";
    .port_info 5 /INPUT 32 "i_wb_adr";
    .port_info 6 /INPUT 1 "i_wb_we";
    .port_info 7 /INPUT 32 "i_wb_dat";
    .port_info 8 /INPUT 4 "i_wb_sel";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 1 "o_wb_err";
    .port_info 11 /OUTPUT 1 "o_wb_rty";
    .port_info 12 /OUTPUT 32 "o_wb_dat";
    .port_info 13 /OUTPUT 1 "o_wdcsr_wden";
    .port_info 14 /INPUT 1 "i_wdcsr_rvd1";
    .port_info 15 /OUTPUT 1 "o_wdcsr_s1wto";
    .port_info 16 /INPUT 1 "i_wdcsr_s1wto_hw_set";
    .port_info 17 /OUTPUT 1 "o_wdcsr_s1wto_write_trigger";
    .port_info 18 /OUTPUT 1 "o_wdcsr_s2wto";
    .port_info 19 /INPUT 1 "i_wdcsr_s2wto_hw_set";
    .port_info 20 /OUTPUT 1 "o_wdcsr_s2wto_write_trigger";
    .port_info 21 /OUTPUT 10 "o_wdcsr_wtocnt";
    .port_info 22 /INPUT 18 "i_wdcsr_rvd2";
    .port_info 23 /INPUT 32 "i_wdcnt_cnt";
P_0x55555940a870 .param/l "ADDRESS_WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
P_0x55555940a8b0 .param/l "BASE_ADDRESS" 0 8 5, C4<00000000000000000000000000000000>;
P_0x55555940a8f0 .param/l "DEFAULT_READ_DATA" 0 8 7, C4<00000000000000000000000000000000>;
P_0x55555940a930 .param/l "ERROR_STATUS" 0 8 6, +C4<00000000000000000000000000000000>;
P_0x55555940a970 .param/l "INSERT_SLICER" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x55555940a9b0 .param/l "PRE_DECODE" 0 8 4, +C4<00000000000000000000000000000000>;
P_0x55555940a9f0 .param/l "USE_STALL" 0 8 9, +C4<00000000000000000000000000000000>;
v0x5555594f7bc0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594f7e90_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594f7f50_0 .net "i_wb_adr", 31 0, v0x5555594fcdb0_0;  alias, 1 drivers
v0x5555594f8050_0 .net "i_wb_cyc", 0 0, v0x5555594fce70_0;  alias, 1 drivers
v0x5555594f8120_0 .net "i_wb_dat", 31 0, v0x5555594fcfd0_0;  alias, 1 drivers
v0x5555594f81c0_0 .net "i_wb_sel", 3 0, v0x5555594fd090_0;  alias, 1 drivers
v0x5555594f8290_0 .net "i_wb_stb", 0 0, v0x5555594fd1f0_0;  alias, 1 drivers
v0x5555594f8360_0 .net "i_wb_we", 0 0, v0x5555594fd290_0;  alias, 1 drivers
v0x5555594f8430_0 .net "i_wdcnt_cnt", 31 0, L_0x55555951b080;  1 drivers
o0x7f7a70b43618 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555594f8500_0 .net "i_wdcsr_rvd1", 0 0, o0x7f7a70b43618;  0 drivers
o0x7f7a70b443f8 .functor BUFZ 18, c4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555594f85d0_0 .net "i_wdcsr_rvd2", 17 0, o0x7f7a70b443f8;  0 drivers
v0x5555594f86a0_0 .net "i_wdcsr_s1wto_hw_set", 0 0, L_0x55555951b390;  alias, 1 drivers
v0x5555594f8740_0 .net "i_wdcsr_s2wto_hw_set", 0 0, L_0x55555951b2f0;  alias, 1 drivers
v0x5555594f87e0_0 .net "o_wb_ack", 0 0, L_0x5555595179a0;  alias, 1 drivers
v0x5555594f8880_0 .net "o_wb_dat", 31 0, L_0x555559517ba0;  alias, 1 drivers
v0x5555594f8920_0 .net "o_wb_err", 0 0, L_0x555559517b00;  alias, 1 drivers
v0x5555594f89f0_0 .net "o_wb_rty", 0 0, L_0x7f7a706d1c80;  alias, 1 drivers
v0x5555594f8ac0_0 .net "o_wb_stall", 0 0, L_0x555559517840;  alias, 1 drivers
v0x5555594f8b90_0 .net "o_wdcsr_s1wto", 0 0, L_0x555559511440;  1 drivers
v0x5555594f8c60_0 .net "o_wdcsr_s1wto_write_trigger", 0 0, L_0x555559511240;  alias, 1 drivers
v0x5555594f8d50_0 .net "o_wdcsr_s2wto", 0 0, L_0x555559512480;  1 drivers
v0x5555594f8df0_0 .net "o_wdcsr_s2wto_write_trigger", 0 0, L_0x555559512280;  alias, 1 drivers
v0x5555594f8ee0_0 .net "o_wdcsr_wden", 0 0, L_0x55555950f390;  alias, 1 drivers
v0x5555594f8fd0_0 .net "o_wdcsr_wtocnt", 9 0, L_0x555559513380;  alias, 1 drivers
v0x5555594f90c0_0 .net "w_register_access", 1 0, L_0x555559519080;  1 drivers
v0x5555594f9160_0 .net "w_register_active", 1 0, L_0x555559516a70;  1 drivers
v0x5555594f9200_0 .net "w_register_address", 2 0, L_0x5555595190f0;  1 drivers
v0x5555594f93b0_0 .net "w_register_read_data", 63 0, L_0x555559516c50;  1 drivers
v0x5555594f94a0_0 .net "w_register_ready", 1 0, L_0x555559516b10;  1 drivers
v0x5555594f9590_0 .net "w_register_status", 3 0, L_0x555559516bb0;  1 drivers
v0x5555594f9680_0 .net "w_register_strobe", 31 0, L_0x555559519200;  1 drivers
v0x5555594f9720_0 .net "w_register_valid", 0 0, L_0x555559519010;  1 drivers
v0x5555594f97c0_0 .net "w_register_value", 63 0, L_0x555559516cf0;  1 drivers
v0x5555594f9a70_0 .net "w_register_write_data", 31 0, L_0x555559519190;  1 drivers
L_0x555559516a70 .concat8 [ 1 1 0 0], L_0x5555594fe7a0, L_0x555559516610;
L_0x555559516b10 .concat8 [ 1 1 0 0], L_0x5555594fe810, L_0x555559516680;
L_0x7f7a706d00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d15c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x555559516bb0 .concat8 [ 2 2 0 0], L_0x7f7a706d00f0, L_0x7f7a706d15c0;
L_0x555559516c50 .concat8 [ 32 32 0 0], L_0x5555594fe950, L_0x5555595167c0;
L_0x555559516cf0 .concat8 [ 32 32 0 0], L_0x5555594fead0, L_0x555559516940;
S_0x555559446430 .scope generate, "g_wdcnt" "g_wdcnt" 8 296, 8 296 0, S_0x555559433d10;
 .timescale 0 0;
v0x5555592eb8f0_0 .net "w_bit_field_mask", 31 0, L_0x55555951cd80;  1 drivers
v0x55555946d8a0_0 .net "w_bit_field_read_data", 31 0, L_0x5555595172d0;  1 drivers
v0x55555946d960_0 .net "w_bit_field_read_valid", 0 0, L_0x555559515e70;  1 drivers
v0x555559433390_0 .net "w_bit_field_value", 31 0, L_0x555559517390;  1 drivers
v0x555559433430_0 .net "w_bit_field_write_data", 31 0, L_0x5555595168d0;  1 drivers
v0x555559433040_0 .net "w_bit_field_write_valid", 0 0, L_0x5555595157a0;  1 drivers
S_0x555559458af0 .scope generate, "__g_tie_off" "__g_tie_off" 8 304, 8 304 0, S_0x555559446430;
 .timescale 0 0;
S_0x5555594237d0 .scope generate, "g[0]" "g[0]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559271950 .param/l "__i" 1 8 306, +C4<00>;
S_0x5555594583d0 .scope generate, "g[1]" "g[1]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559271f20 .param/l "__i" 1 8 306, +C4<01>;
S_0x55555947cfc0 .scope generate, "g[2]" "g[2]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592bcba0 .param/l "__i" 1 8 306, +C4<010>;
S_0x55555947c4d0 .scope generate, "g[3]" "g[3]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592a9a40 .param/l "__i" 1 8 306, +C4<011>;
S_0x5555594836b0 .scope generate, "g[4]" "g[4]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555923b900 .param/l "__i" 1 8 306, +C4<0100>;
S_0x555559408330 .scope generate, "g[5]" "g[5]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559244770 .param/l "__i" 1 8 306, +C4<0101>;
S_0x55555940ee10 .scope generate, "g[6]" "g[6]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555921a5f0 .param/l "__i" 1 8 306, +C4<0110>;
S_0x5555594335f0 .scope generate, "g[7]" "g[7]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555921ac40 .param/l "__i" 1 8 306, +C4<0111>;
S_0x555559445d10 .scope generate, "g[8]" "g[8]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555924f620 .param/l "__i" 1 8 306, +C4<01000>;
S_0x5555594b5ee0 .scope generate, "g[9]" "g[9]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559342290 .param/l "__i" 1 8 306, +C4<01001>;
S_0x55555949a6c0 .scope generate, "g[10]" "g[10]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555593121d0 .param/l "__i" 1 8 306, +C4<01010>;
S_0x55555949b2c0 .scope generate, "g[11]" "g[11]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559312060 .param/l "__i" 1 8 306, +C4<01011>;
S_0x5555594a8940 .scope generate, "g[12]" "g[12]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559312d10 .param/l "__i" 1 8 306, +C4<01100>;
S_0x5555594a0ed0 .scope generate, "g[13]" "g[13]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555593048d0 .param/l "__i" 1 8 306, +C4<01101>;
S_0x5555594a1d00 .scope generate, "g[14]" "g[14]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592d8b70 .param/l "__i" 1 8 306, +C4<01110>;
S_0x555559410870 .scope generate, "g[15]" "g[15]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592bf1d0 .param/l "__i" 1 8 306, +C4<01111>;
S_0x5555594104b0 .scope generate, "g[16]" "g[16]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555591e5680 .param/l "__i" 1 8 306, +C4<010000>;
S_0x555559410c90 .scope generate, "g[17]" "g[17]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592e3620 .param/l "__i" 1 8 306, +C4<010001>;
S_0x555559468720 .scope generate, "g[18]" "g[18]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555591fa370 .param/l "__i" 1 8 306, +C4<010010>;
S_0x5555594675e0 .scope generate, "g[19]" "g[19]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559195030 .param/l "__i" 1 8 306, +C4<010011>;
S_0x555559421f90 .scope generate, "g[20]" "g[20]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559271de0 .param/l "__i" 1 8 306, +C4<010100>;
S_0x5555594572b0 .scope generate, "g[21]" "g[21]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592b8210 .param/l "__i" 1 8 306, +C4<010101>;
S_0x555559456170 .scope generate, "g[22]" "g[22]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555592a98d0 .param/l "__i" 1 8 306, +C4<010110>;
S_0x555559444bf0 .scope generate, "g[23]" "g[23]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555923bbf0 .param/l "__i" 1 8 306, +C4<010111>;
S_0x555559443ab0 .scope generate, "g[24]" "g[24]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555591d65c0 .param/l "__i" 1 8 306, +C4<011000>;
S_0x555559479560 .scope generate, "g[25]" "g[25]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555921b190 .param/l "__i" 1 8 306, +C4<011001>;
S_0x55555946ea20 .scope generate, "g[26]" "g[26]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555594acb50 .param/l "__i" 1 8 306, +C4<011010>;
S_0x555559432470 .scope generate, "g[27]" "g[27]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555944c690 .param/l "__i" 1 8 306, +C4<011011>;
S_0x555559427b10 .scope generate, "g[28]" "g[28]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555943a020 .param/l "__i" 1 8 306, +C4<011100>;
S_0x555559485110 .scope generate, "g[29]" "g[29]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x55555948acb0 .param/l "__i" 1 8 306, +C4<011101>;
S_0x555559484d50 .scope generate, "g[30]" "g[30]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x555559488b60 .param/l "__i" 1 8 306, +C4<011110>;
S_0x555559485530 .scope generate, "g[31]" "g[31]" 8 306, 8 306 0, S_0x555559458af0;
 .timescale 0 0;
P_0x5555594982b0 .param/l "__i" 1 8 306, +C4<011111>;
S_0x555559496680 .scope generate, "g_cnt" "g_cnt" 8 331, 8 331 0, S_0x555559446430;
 .timescale 0 0;
S_0x55555940a320 .scope module, "u_bit_field" "rggen_bit_field" 8 337, 9 2 0, S_0x555559496680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 32 "i_sw_mask";
    .port_info 6 /INPUT 32 "i_sw_write_data";
    .port_info 7 /OUTPUT 32 "o_sw_read_data";
    .port_info 8 /OUTPUT 32 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 32 "i_hw_write_data";
    .port_info 13 /INPUT 32 "i_hw_set";
    .port_info 14 /INPUT 32 "i_hw_clear";
    .port_info 15 /INPUT 32 "i_value";
    .port_info 16 /INPUT 32 "i_mask";
    .port_info 17 /OUTPUT 32 "o_value";
    .port_info 18 /OUTPUT 32 "o_value_unmasked";
P_0x555559303920 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x555559303960 .param/l "EXTERNAL_READ_DATA" 0 9 16, +C4<00000000000000000000000000000001>;
P_0x5555593039a0 .param/l "HW_ACCESS" 0 9 12, C4<000>;
P_0x5555593039e0 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000100000>;
P_0x555559303a20 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000100000>;
P_0x555559303a60 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x555559303aa0 .param/l "INITIAL_VALUE" 0 9 4, C4<00000000000000000000000000000000>;
P_0x555559303ae0 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x555559303b20 .param/l "STORAGE" 0 9 15, +C4<00000000000000000000000000000000>;
P_0x555559303b60 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x555559303ba0 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x555559303be0 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x555559303c20 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x555559303c60 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000001>;
P_0x555559303ca0 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x555559303ce0 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x555559303d20 .param/l "SW_WRITE_ONCE" 0 9 9, C4<0>;
P_0x555559303d60 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000000>;
P_0x555559303da0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x5555595172d0 .functor BUFZ 32, L_0x555559517260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555559517390 .functor BUFZ 32, L_0x5555595171a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555595175e0 .functor BUFZ 32, L_0x5555595171a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555559517650 .functor BUFZ 32, L_0x5555595171a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55555946af40_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d1a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555946b2e0_0 .net "i_hw_clear", 31 0, L_0x7f7a706d1a88;  1 drivers
L_0x7f7a706d1a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555946a340_0 .net "i_hw_set", 31 0, L_0x7f7a706d1a40;  1 drivers
L_0x7f7a706d19f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555946a6e0_0 .net "i_hw_write_data", 31 0, L_0x7f7a706d19f8;  1 drivers
L_0x7f7a706d19b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555559409900_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d19b0;  1 drivers
L_0x7f7a706d1ad0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5555593e0840_0 .net "i_mask", 31 0, L_0x7f7a706d1ad0;  1 drivers
v0x55555940d0f0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x55555940dcb0_0 .net "i_sw_mask", 31 0, L_0x55555951cd80;  alias, 1 drivers
v0x555559411020_0 .net "i_sw_read_valid", 0 0, L_0x555559515e70;  alias, 1 drivers
v0x555559412000_0 .net "i_sw_write_data", 31 0, L_0x5555595168d0;  alias, 1 drivers
L_0x7f7a706d1968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555559412610_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d1968;  1 drivers
v0x555559498740_0 .net "i_sw_write_valid", 0 0, L_0x5555595157a0;  alias, 1 drivers
v0x555559499520_0 .net "i_value", 31 0, L_0x55555951b080;  alias, 1 drivers
v0x555559499ce0_0 .net "o_read_trigger", 0 0, L_0x555559517540;  1 drivers
v0x5555594a7b70_0 .net "o_sw_read_data", 31 0, L_0x5555595172d0;  alias, 1 drivers
v0x5555594a9300_0 .net "o_sw_value", 31 0, L_0x555559517390;  alias, 1 drivers
v0x555559413b20_0 .net "o_value", 31 0, L_0x5555595175e0;  1 drivers
v0x555559406620_0 .net "o_value_unmasked", 31 0, L_0x555559517650;  1 drivers
v0x555559439220_0 .net "o_write_trigger", 0 0, L_0x555559517450;  1 drivers
L_0x7f7a706d1848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555944b8e0_0 .net "w_hw_update", 0 0, L_0x7f7a706d1848;  1 drivers
v0x5555594ae450_0 .net "w_read_data", 31 0, L_0x555559517260;  1 drivers
v0x5555594887f0_0 .net "w_sw_update", 1 0, L_0x555559516d90;  1 drivers
L_0x7f7a706d1890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555593aa2c0_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d1890;  1 drivers
v0x5555594070b0_0 .net "w_trigger", 1 0, L_0x555559517060;  1 drivers
v0x5555594b5b50_0 .net "w_value", 31 0, L_0x5555595171a0;  1 drivers
L_0x7f7a706d17b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559516d90 .concat8 [ 1 1 0 0], L_0x7f7a706d17b8, L_0x555559516ed0;
L_0x7f7a706d18d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d1920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559517060 .concat8 [ 1 1 0 0], L_0x7f7a706d18d8, L_0x7f7a706d1920;
L_0x555559517450 .part L_0x555559517060, 0, 1;
L_0x555559517540 .part L_0x555559517060, 1, 1;
S_0x5555593106a0 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x55555940a320;
 .timescale 0 0;
L_0x555559517260 .functor BUFZ 32, L_0x55555951b080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x55555940b8d0 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x55555940a320;
 .timescale 0 0;
v0x5555592e3740_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d1920;  1 drivers
S_0x55555947eb30 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x55555940a320;
 .timescale 0 0;
v0x555559486f30_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d17b8;  1 drivers
S_0x555559480170 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x55555940a320;
 .timescale 0 0;
S_0x5555594b3b50 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x55555940a320;
 .timescale 0 0;
v0x555559424ef0_0 .net *"_ivl_0", 31 0, L_0x555559516e30;  1 drivers
L_0x7f7a706d1800 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555559434890_0 .net *"_ivl_3", 30 0, L_0x7f7a706d1800;  1 drivers
v0x555559434c20_0 .net *"_ivl_5", 0 0, L_0x555559516ed0;  1 drivers
L_0x555559516e30 .concat [ 1 31 0 0], L_0x5555595157a0, L_0x7f7a706d1800;
L_0x555559516ed0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_sw_write_update, 1, L_0x555559516e30, L_0x7f7a706d1968, L_0x7f7a706d1890 (v0x55555946ab10_0, v0x555559467300_0, v0x555559459d90_0) S_0x55555949f8d0;
S_0x5555594af1d0 .scope generate, "g_value" "g_value" 9 323, 9 323 0, S_0x55555940a320;
 .timescale 0 0;
L_0x5555595171a0 .functor BUFZ 32, L_0x55555951b080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x5555594137c0 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x55555940a320;
 .timescale 0 0;
v0x5555594340e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d18d8;  1 drivers
S_0x555559413440 .scope generate, "genblk3" "genblk3" 9 259, 9 259 0, S_0x55555940a320;
 .timescale 0 0;
S_0x555559413140 .scope autofunction.vec4.s32, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x55555940a320;
 .timescale 0 0;
v0x555559434470_0 .var "clear", 31 0;
v0x55555946ddc0_0 .var "current_value", 31 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x555559413140
v0x55555947b5e0_0 .var/i "i", 31 0;
v0x55555947b8b0_0 .var "set", 31 0;
v0x55555947b280 .array "set_clear", 1 0, 31 0;
v0x555559435010_0 .var "value", 31 0;
v0x555559438410_0 .var "write_data", 31 0;
v0x555559446f50_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_hw_next_value ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555947b280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55555947b280, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555947b5e0_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x55555947b5e0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555947b280, 4;
    %load/vec4 v0x55555947b5e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x55555947b5e0_0;
    %store/vec4 v0x555559435010_0, 4, 1;
    %jmp T_0.4;
T_0.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55555947b280, 4;
    %load/vec4 v0x55555947b5e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55555947b5e0_0;
    %store/vec4 v0x555559435010_0, 4, 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x55555946ddc0_0;
    %load/vec4 v0x55555947b5e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x55555947b5e0_0;
    %store/vec4 v0x555559435010_0, 4, 1;
T_0.6 ;
T_0.4 ;
T_0.2 ; for-loop step statement
    %load/vec4 v0x55555947b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555947b5e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %load/vec4 v0x555559435010_0;
    %ret/vec4 0, 0, 32;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x555559488180 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x55555940a320;
 .timescale 0 0;
v0x5555594472e0_0 .var "clear", 31 0;
; Variable get_hw_update is vec4 return value of scope S_0x555559488180
v0x555559446b30_0 .var "set", 31 0;
v0x5555594476d0_0 .var "update", 2 0;
v0x55555944aad0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594476d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594476d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594476d0_0, 4, 1;
    %load/vec4 v0x5555594476d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_1.8, 8;
    %load/vec4 v0x5555594476d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.8;
    %flag_get/vec4 8;
    %jmp/1 T_1.7, 8;
    %load/vec4 v0x5555594476d0_0;
    %parti/s 1, 2, 3;
    %or;
T_1.7;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x555559487eb0 .scope autofunction.vec4.s32, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x55555940a320;
 .timescale 0 0;
v0x555559459610_0 .var "current_value", 31 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x555559487eb0
v0x555559458e90_0 .var "mask", 31 0;
v0x5555594591f0_0 .var "value", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %load/vec4 v0x555559459610_0;
    %store/vec4 v0x5555594591f0_0, 0, 32;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x555559458e90_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %load/vec4 v0x555559459610_0;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x5555594591f0_0, 0, 32;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x555559458e90_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 4294967295, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %load/vec4 v0x555559459610_0;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x5555594591f0_0, 0, 32;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594591f0_0;
    %ret/vec4 0, 0, 32;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x55555949aba0 .scope autofunction.vec4.s32, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x55555940a320;
 .timescale 0 0;
v0x555559415de0_0 .var "current_value", 31 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x55555949aba0
v0x555559424350_0 .var/i "i", 31 0;
v0x555559424770_0 .var "mask", 31 0;
v0x555559424b00_0 .var "value", 31 0;
v0x555559423ba0_0 .var "write_data", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x555559415de0_0;
    %store/vec4 v0x555559424b00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.28 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.29, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.31 ;
T_3.30 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.28;
T_3.29 ; for-loop exit label
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.33 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.34, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.38, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %nor/r;
    %and;
T_3.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.36 ;
T_3.35 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.33;
T_3.34 ; for-loop exit label
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.39 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.40, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.44, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %and;
T_3.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.42 ;
T_3.41 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.39;
T_3.40 ; for-loop exit label
    %jmp T_3.27;
T_3.20 ;
    %load/vec4 v0x555559424770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.45, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424b00_0, 0, 32;
T_3.45 ;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.47 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.48, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.52, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %nor/r;
    %and;
T_3.52;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.50 ;
T_3.49 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.47;
T_3.48 ; for-loop exit label
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.53 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.54, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.58, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %and;
T_3.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.56, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.56 ;
T_3.55 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.53;
T_3.54 ; for-loop exit label
    %jmp T_3.27;
T_3.23 ;
    %load/vec4 v0x555559424770_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.59, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x555559424b00_0, 0, 32;
T_3.59 ;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.61 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.62, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.66, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %nor/r;
    %and;
T_3.66;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.64, 8;
    %load/vec4 v0x555559415de0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.64 ;
T_3.63 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.61;
T_3.62 ; for-loop exit label
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
T_3.67 ; Top of for-loop
    %load/vec4 v0x555559424350_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_3.68, 5;
    %load/vec4 v0x555559424770_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.72, 9;
    %load/vec4 v0x555559423ba0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %and;
T_3.72;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.70, 8;
    %load/vec4 v0x555559415de0_0;
    %load/vec4 v0x555559424350_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x555559424350_0;
    %store/vec4 v0x555559424b00_0, 4, 1;
T_3.70 ;
T_3.69 ; for-loop step statement
    %load/vec4 v0x555559424350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559424350_0, 0, 32;
    %jmp T_3.67;
T_3.68 ; for-loop exit label
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %load/vec4 v0x555559424b00_0;
    %ret/vec4 0, 0, 32;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x55555949f8d0 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x55555940a320;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x55555949f8d0
v0x55555945c410_0 .var "update", 2 0;
v0x555559459d90_0 .var "write_done", 0 0;
v0x555559467300_0 .var "write_enable", 0 0;
v0x55555946ab10_0 .var "write_valid", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.g_cnt.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x55555946ab10_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555945c410_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555945c410_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55555945c410_0, 4, 1;
    %load/vec4 v0x55555945c410_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.74, 9;
    %load/vec4 v0x55555945c410_0;
    %parti/s 1, 1, 2;
    %and;
T_4.74;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.73, 8;
    %load/vec4 v0x55555945c410_0;
    %parti/s 1, 2, 3;
    %and;
T_4.73;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x55555949ef30 .scope module, "u_register" "rggen_default_register" 8 311, 10 1 0, S_0x555559446430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_register_valid";
    .port_info 3 /INPUT 2 "i_register_access";
    .port_info 4 /INPUT 3 "i_register_address";
    .port_info 5 /INPUT 32 "i_register_write_data";
    .port_info 6 /INPUT 32 "i_register_strobe";
    .port_info 7 /OUTPUT 1 "o_register_active";
    .port_info 8 /OUTPUT 1 "o_register_ready";
    .port_info 9 /OUTPUT 2 "o_register_status";
    .port_info 10 /OUTPUT 32 "o_register_read_data";
    .port_info 11 /OUTPUT 32 "o_register_value";
    .port_info 12 /OUTPUT 1 "o_bit_field_write_valid";
    .port_info 13 /OUTPUT 1 "o_bit_field_read_valid";
    .port_info 14 /OUTPUT 32 "o_bit_field_mask";
    .port_info 15 /OUTPUT 32 "o_bit_field_write_data";
    .port_info 16 /INPUT 32 "i_bit_field_read_data";
    .port_info 17 /INPUT 32 "i_bit_field_value";
P_0x55555949e590 .param/l "ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000011>;
P_0x55555949e5d0 .param/l "BUS_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
P_0x55555949e610 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000100000>;
P_0x55555949e650 .param/l "OFFSET_ADDRESS" 0 10 5, C4<100>;
P_0x55555949e690 .param/l "READABLE" 0 10 2, +C4<00000000000000000000000000000001>;
P_0x55555949e6d0 .param/l "WRITABLE" 0 10 3, +C4<00000000000000000000000000000000>;
v0x5555594a19b0_0 .net "i_bit_field_read_data", 31 0, L_0x5555595172d0;  alias, 1 drivers
v0x555559445800_0 .net "i_bit_field_value", 31 0, L_0x555559517390;  alias, 1 drivers
v0x5555594451a0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x555559444550_0 .net "i_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x555559444040_0 .net "i_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x555559437ef0_0 .net "i_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x555559437fb0_0 .net "i_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x555559442660_0 .net "i_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x555559442700_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x55555947a480_0 .net "o_bit_field_mask", 31 0, L_0x55555951cd80;  alias, 1 drivers
v0x55555947a520_0 .net "o_bit_field_read_valid", 0 0, L_0x555559515e70;  alias, 1 drivers
v0x55555947a130_0 .net "o_bit_field_write_data", 31 0, L_0x5555595168d0;  alias, 1 drivers
v0x555559479af0_0 .net "o_bit_field_write_valid", 0 0, L_0x5555595157a0;  alias, 1 drivers
v0x555559478ec0_0 .net "o_register_active", 0 0, L_0x555559516610;  1 drivers
v0x555559478f60_0 .net "o_register_read_data", 31 0, L_0x5555595167c0;  1 drivers
v0x5555594789b0_0 .net "o_register_ready", 0 0, L_0x555559516680;  1 drivers
v0x555559478a50_0 .net "o_register_status", 1 0, L_0x7f7a706d15c0;  1 drivers
v0x555559478480_0 .net "o_register_value", 31 0, L_0x555559516940;  1 drivers
S_0x55555949db90 .scope module, "u_register_common" "rggen_register_common" 10 35, 11 2 0, S_0x55555949ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_register_valid";
    .port_info 3 /INPUT 2 "i_register_access";
    .port_info 4 /INPUT 3 "i_register_address";
    .port_info 5 /INPUT 32 "i_register_write_data";
    .port_info 6 /INPUT 32 "i_register_strobe";
    .port_info 7 /OUTPUT 1 "o_register_active";
    .port_info 8 /OUTPUT 1 "o_register_ready";
    .port_info 9 /OUTPUT 2 "o_register_status";
    .port_info 10 /OUTPUT 32 "o_register_read_data";
    .port_info 11 /OUTPUT 32 "o_register_value";
    .port_info 12 /INPUT 1 "i_additional_match";
    .port_info 13 /OUTPUT 1 "o_bit_field_write_valid";
    .port_info 14 /OUTPUT 1 "o_bit_field_read_valid";
    .port_info 15 /OUTPUT 32 "o_bit_field_mask";
    .port_info 16 /OUTPUT 32 "o_bit_field_write_data";
    .port_info 17 /INPUT 32 "i_bit_field_read_data";
    .port_info 18 /INPUT 32 "i_bit_field_value";
P_0x555559341b30 .param/l "ADDRESS_WIDTH" 0 11 5, +C4<00000000000000000000000000000011>;
P_0x555559341b70 .param/l "BUS_BYTE_WIDTH" 1 11 32, +C4<00000000000000000000000000000100>;
P_0x555559341bb0 .param/l "BUS_WIDTH" 0 11 7, +C4<00000000000000000000000000100000>;
P_0x555559341bf0 .param/l "DATA_BYTE_WIDTH" 1 11 33, +C4<00000000000000000000000000000100>;
P_0x555559341c30 .param/l "DATA_WIDTH" 0 11 8, +C4<00000000000000000000000000100000>;
P_0x555559341c70 .param/l "OFFSET_ADDRESS" 0 11 6, C4<100>;
P_0x555559341cb0 .param/l "READABLE" 0 11 3, +C4<00000000000000000000000000000001>;
P_0x555559341cf0 .param/l "USE_ADDITIONAL_MATCH" 0 11 9, C4<0>;
P_0x555559341d30 .param/l "WORDS" 1 11 31, +C4<00000000000000000000000000000001>;
P_0x555559341d70 .param/l "WRITABLE" 0 11 4, +C4<00000000000000000000000000000000>;
L_0x7f7a706d1650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559515650 .functor OR 1, L_0x555559516010, L_0x7f7a706d1650, C4<0>, C4<0>;
L_0x5555595156c0 .functor AND 1, L_0x555559515650, L_0x5555595161e0, C4<1>, C4<1>;
L_0x7f7a706d1608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d1698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559515730 .functor AND 1, L_0x7f7a706d1608, L_0x7f7a706d1698, C4<1>, C4<1>;
L_0x5555595157a0 .functor OR 1, L_0x5555595156c0, L_0x555559515730, C4<0>, C4<0>;
L_0x555559515920 .functor OR 1, L_0x555559516010, L_0x7f7a706d1650, C4<0>, C4<0>;
L_0x555559515b20 .functor AND 1, L_0x555559515920, L_0x555559515a30, C4<1>, C4<1>;
L_0x555559515d60 .functor AND 1, L_0x7f7a706d1608, L_0x555559515c70, C4<1>, C4<1>;
L_0x555559515e70 .functor OR 1, L_0x555559515b20, L_0x555559515d60, C4<0>, C4<0>;
L_0x555559516010 .functor AND 1, L_0x555559519010, L_0x5555595155e0, C4<1>, C4<1>;
L_0x555559516430 .functor BUFZ 32, L_0x555559519190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555559516610 .functor BUFZ 1, L_0x5555595155e0, C4<0>, C4<0>, C4<0>;
L_0x5555595167c0 .functor BUFZ 32, L_0x555559516a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555559516940 .functor BUFZ 32, L_0x555559517390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555951cd80 .functor BUFT 32, L_0x555559516280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555595168d0 .functor BUFT 32, L_0x555559516430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555559408720_0 .net *"_ivl_1", 0 0, L_0x555559515650;  1 drivers
v0x5555594087c0_0 .net *"_ivl_11", 0 0, L_0x555559515920;  1 drivers
v0x5555594695e0_0 .net *"_ivl_14", 0 0, L_0x555559515a30;  1 drivers
v0x555559469290_0 .net *"_ivl_16", 0 0, L_0x555559515b20;  1 drivers
v0x555559469350_0 .net *"_ivl_19", 0 0, L_0x555559515c70;  1 drivers
v0x555559468c80_0 .net *"_ivl_21", 0 0, L_0x555559515d60;  1 drivers
v0x555559468d40_0 .net *"_ivl_4", 0 0, L_0x5555595156c0;  1 drivers
v0x555559468080_0 .net *"_ivl_7", 0 0, L_0x555559515730;  1 drivers
L_0x7f7a706d1770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555559468140_0 .net "i_additional_match", 0 0, L_0x7f7a706d1770;  1 drivers
v0x555559467b70_0 .net "i_bit_field_read_data", 31 0, L_0x5555595172d0;  alias, 1 drivers
v0x555559467c10_0 .net "i_bit_field_value", 31 0, L_0x555559517390;  alias, 1 drivers
v0x55555945bef0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x55555945bf90_0 .net "i_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x555559422e50_0 .net "i_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x555559422ef0_0 .net "i_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x555559422b00_0 .net "i_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x555559422bc0_0 .net "i_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x5555594218f0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x555559421990_0 .net "o_bit_field_mask", 31 0, L_0x55555951cd80;  alias, 1 drivers
v0x5555594213e0_0 .net "o_bit_field_read_valid", 0 0, L_0x555559515e70;  alias, 1 drivers
v0x5555594214b0_0 .net "o_bit_field_write_data", 31 0, L_0x5555595168d0;  alias, 1 drivers
v0x555559420eb0_0 .net "o_bit_field_write_valid", 0 0, L_0x5555595157a0;  alias, 1 drivers
v0x555559420f80_0 .net "o_register_active", 0 0, L_0x555559516610;  alias, 1 drivers
v0x5555594158c0_0 .net "o_register_read_data", 31 0, L_0x5555595167c0;  alias, 1 drivers
v0x555559415960_0 .net "o_register_ready", 0 0, L_0x555559516680;  alias, 1 drivers
v0x555559458170_0 .net "o_register_status", 1 0, L_0x7f7a706d15c0;  alias, 1 drivers
v0x555559457e20_0 .net "o_register_value", 31 0, L_0x555559516940;  alias, 1 drivers
v0x555559457810_0 .net "w_active", 0 0, L_0x5555595155e0;  1 drivers
v0x5555594578d0_0 .net "w_backdoor_valid", 0 0, L_0x7f7a706d1608;  1 drivers
v0x555559456c10_0 .net "w_frontdoor_valid", 0 0, L_0x555559516010;  1 drivers
v0x555559456cb0 .array "w_mask", 1 0;
v0x555559456cb0_0 .net v0x555559456cb0 0, 31 0, L_0x555559516280; 1 drivers
L_0x7f7a706d16e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555559456cb0_1 .net v0x555559456cb0 1, 31 0, L_0x7f7a706d16e0; 1 drivers
v0x555559456700_0 .net "w_match", 0 0, L_0x5555595154d0;  1 drivers
v0x5555594567c0_0 .net "w_pending_valid", 0 0, L_0x7f7a706d1650;  1 drivers
v0x55555944a5b0_0 .net "w_read_data", 31 0, L_0x555559516a00;  1 drivers
v0x55555944a670 .array "w_write", 1 0;
v0x55555944a670_0 .net v0x55555944a670 0, 0 0, L_0x5555595161e0; 1 drivers
v0x55555944a670_1 .net v0x55555944a670 1, 0 0, L_0x7f7a706d1698; 1 drivers
v0x555559454d20 .array "w_write_data", 1 0;
v0x555559454d20_0 .net v0x555559454d20 0, 31 0, L_0x555559516430; 1 drivers
L_0x7f7a706d1728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555559454d20_1 .net v0x555559454d20 1, 31 0, L_0x7f7a706d1728; 1 drivers
L_0x555559515a30 .reduce/nor L_0x5555595161e0;
L_0x555559515c70 .reduce/nor L_0x7f7a706d1698;
L_0x5555595161e0 .part L_0x555559519080, 0, 1;
L_0x555559516280 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.u_register.u_register_common.get_mask, 32, L_0x5555595154d0, L_0x555559519200 (v0x5555594a3110_0, v0x555559498f50_0) S_0x555559481d50;
L_0x555559516680 .reduce/nor L_0x7f7a706d1608;
S_0x55555921a300 .scope autofunction.vec4.s3, "calc_start_address" "calc_start_address" 11 67, 11 67 0, S_0x55555949db90;
 .timescale 0 0;
; Variable calc_start_address is vec4 return value of scope S_0x55555921a300
v0x5555594a1a50_0 .var/i "delta", 31 0;
v0x555559411300_0 .var/i "index", 31 0;
v0x5555594113a0_0 .var "offset_address", 2 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.u_register.u_register_common.calc_start_address ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5555594113a0_0, 0, 3;
    %load/vec4 v0x555559411300_0;
    %muli 4, 0, 32;
    %store/vec4 v0x5555594a1a50_0, 0, 32;
    %load/vec4 v0x5555594113a0_0;
    %load/vec4 v0x5555594a1a50_0;
    %parti/s 3, 0, 2;
    %add;
    %ret/vec4 0, 0, 3;  Assign to calc_start_address (store_vec4_to_lval)
    %end;
S_0x55555949ceb0 .scope generate, "g_decoder[0]" "g_decoder[0]" 11 42, 11 42 0, S_0x55555949db90;
 .timescale 0 0;
P_0x555559414020 .param/l "g_i" 1 11 42, +C4<00>;
S_0x55555940e070 .scope module, "u_decoder" "rggen_address_decoder" 11 51, 12 1 0, S_0x55555949ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "i_address";
    .port_info 1 /INPUT 2 "i_access";
    .port_info 2 /INPUT 1 "i_additional_match";
    .port_info 3 /OUTPUT 1 "o_match";
P_0x5555591d5f60 .param/l "ACCESS_BIT" 1 12 16, +C4<00000000000000000000000000000000>;
P_0x5555591d5fa0 .param/l "BEGIN_ADDRESS" 1 12 17, C4<1>;
P_0x5555591d5fe0 .param/l "BEGIN_ADDRESS_ALL_0" 1 12 19, C4<0>;
P_0x5555591d6020 .param/l "BUS_WIDTH" 0 12 5, +C4<00000000000000000000000000100000>;
P_0x5555591d6060 .param/l "BYTE_SIZE" 0 12 7, +C4<00000000000000000000000000000100>;
P_0x5555591d60a0 .param/l "END_ADDRESS" 1 12 18, C4<1>;
P_0x5555591d60e0 .param/l "END_ADDRESS_ALL_1" 1 12 20, C4<1>;
P_0x5555591d6120 .param/l "LSB" 1 12 15, +C4<000000000000000000000000000000010>;
P_0x5555591d6160 .param/l "READABLE" 0 12 2, +C4<00000000000000000000000000000001>;
P_0x5555591d61a0 .param/l "START_ADDRESS" 0 12 6, C4<100>;
P_0x5555591d61e0 .param/l "USE_ADDITIONAL_MATCH" 0 12 8, C4<0>;
P_0x5555591d6220 .param/l "WIDTH" 0 12 4, +C4<00000000000000000000000000000011>;
P_0x5555591d6260 .param/l "WRITABLE" 0 12 3, +C4<00000000000000000000000000000000>;
L_0x5555595153c0 .functor AND 1, L_0x555559514b30, L_0x5555595152b0, C4<1>, C4<1>;
L_0x7f7a706d1578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555595154d0 .functor AND 1, L_0x5555595153c0, L_0x7f7a706d1578, C4<1>, C4<1>;
v0x55555949ade0_0 .net *"_ivl_3", 0 0, L_0x5555595153c0;  1 drivers
v0x55555949a240_0 .net "i_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594a8c90_0 .net "i_additional_match", 0 0, L_0x7f7a706d1770;  alias, 1 drivers
v0x5555594a8d30_0 .net "i_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594a4380_0 .net "o_match", 0 0, L_0x5555595154d0;  alias, 1 drivers
v0x5555594a3e70_0 .net "w_access_match", 0 0, L_0x5555595152b0;  1 drivers
v0x5555594a3f30_0 .net "w_additional_match", 0 0, L_0x7f7a706d1578;  1 drivers
v0x5555594a3a00_0 .net "w_address_match", 0 0, L_0x555559514b30;  1 drivers
L_0x5555595150d0 .part L_0x5555595190f0, 2, 1;
L_0x555559515210 .part L_0x555559519080, 0, 1;
S_0x55555940d4b0 .scope autofunction.vec4.s1, "calc_end_address" "calc_end_address" 12 38, 12 38 0, S_0x55555940e070;
 .timescale 0 0;
v0x555559485ba0_0 .var "address", 2 0;
v0x555559485c40_0 .var/i "byte_size", 31 0;
; Variable calc_end_address is vec4 return value of scope S_0x55555940d4b0
v0x5555594ab8b0_0 .var/i "delta", 31 0;
v0x5555594ab5e0_0 .var "start_address", 2 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.u_register.u_register_common.g_decoder\x5B0\x5D.u_decoder.calc_end_address ;
    %load/vec4 v0x555559485c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555594ab8b0_0, 0, 32;
    %load/vec4 v0x5555594ab5e0_0;
    %load/vec4 v0x5555594ab8b0_0;
    %parti/s 3, 0, 2;
    %add;
    %store/vec4 v0x555559485ba0_0, 0, 3;
    %load/vec4 v0x555559485ba0_0;
    %parti/s 1, 2, 3;
    %ret/vec4 0, 0, 1;  Assign to calc_end_address (store_vec4_to_lval)
    %end;
S_0x555559469c90 .scope autofunction.vec4.u32, "clog2" "clog2" 12 22, 12 22 0, S_0x55555940e070;
 .timescale 0 0;
; Variable clog2 is vec4 return value of scope S_0x555559469c90
v0x555559455e60_0 .var/i "n", 31 0;
v0x5555594437a0_0 .var/i "result", 31 0;
v0x555559443860_0 .var/i "value", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.u_register.u_register_common.g_decoder\x5B0\x5D.u_decoder.clog2 ;
    %load/vec4 v0x555559455e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x555559443860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594437a0_0, 0, 32;
T_7.75 ;
    %load/vec4 v0x555559443860_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.76, 5;
    %load/vec4 v0x5555594437a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594437a0_0, 0, 32;
    %load/vec4 v0x555559443860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x555559443860_0, 0, 32;
    %jmp T_7.75;
T_7.76 ;
    %load/vec4 v0x5555594437a0_0;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %end;
S_0x555559423500 .scope generate, "g_access_match" "g_access_match" 12 79, 12 79 0, S_0x55555940e070;
 .timescale 0 0;
L_0x7f7a706d1530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555595152b0 .functor XNOR 1, L_0x555559515210, L_0x7f7a706d1530, C4<0>, C4<0>;
v0x555559483300_0 .net *"_ivl_0", 0 0, L_0x555559515210;  1 drivers
v0x5555594833c0_0 .net/2u *"_ivl_1", 0 0, L_0x7f7a706d1530;  1 drivers
S_0x555559446160 .scope generate, "g_additional_match" "g_additional_match" 12 86, 12 86 0, S_0x55555940e070;
 .timescale 0 0;
S_0x555559433a40 .scope generate, "g_address_match" "g_address_match" 12 58, 12 58 0, S_0x55555940e070;
 .timescale 0 0;
L_0x7f7a706d14e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555559514b30 .functor XNOR 1, L_0x5555595150d0, L_0x7f7a706d14e8, C4<0>, C4<0>;
v0x5555594884f0_0 .net *"_ivl_0", 0 0, L_0x5555595150d0;  1 drivers
v0x5555594885b0_0 .net/2u *"_ivl_1", 0 0, L_0x7f7a706d14e8;  1 drivers
S_0x555559482910 .scope generate, "g_match" "g_match" 11 59, 11 59 0, S_0x55555949db90;
 .timescale 0 0;
L_0x5555595155e0 .functor BUFZ 1, L_0x5555595154d0, C4<0>, C4<0>, C4<0>;
S_0x555559481d50 .scope autofunction.vec4.s32, "get_mask" "get_mask" 11 97, 11 97 0, S_0x55555949db90;
 .timescale 0 0;
; Variable get_mask is vec4 return value of scope S_0x555559481d50
v0x5555594a3420_0 .var "mask", 31 0;
v0x5555594a3110_0 .var "match", 0 0;
v0x555559498f50_0 .var "strobe", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcnt.u_register.u_register_common.get_mask ;
    %load/vec4 v0x555559498f50_0;
    %store/vec4 v0x5555594a3420_0, 0, 32;
    %load/vec4 v0x5555594a3420_0;
    %ret/vec4 0, 0, 32;  Assign to get_mask (store_vec4_to_lval)
    %end;
S_0x55555949c4d0 .scope module, "u_read_data_mux" "rggen_mux" 11 134, 13 1 0, S_0x55555949db90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_select";
    .port_info 1 /INPUT 32 "i_data";
    .port_info 2 /OUTPUT 32 "o_data";
P_0x5555594bfae0 .param/l "ENTRIES" 0 13 3, +C4<00000000000000000000000000000001>;
P_0x5555594bfb20 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x55555940f340_0 .net "i_data", 31 0, L_0x5555595172d0;  alias, 1 drivers
v0x555559408ad0_0 .net "i_select", 0 0, L_0x5555595154d0;  alias, 1 drivers
v0x555559408b70_0 .net "o_data", 31 0, L_0x555559516a00;  alias, 1 drivers
S_0x5555594a0b40 .scope generate, "g" "g" 13 10, 13 10 0, S_0x55555949c4d0;
 .timescale 0 0;
L_0x555559516a00 .functor BUFZ 32, L_0x5555595172d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x55555947a6e0 .scope generate, "g_wdcsr" "g_wdcsr" 8 82, 8 82 0, S_0x555559433d10;
 .timescale 0 0;
v0x555559444960_0 .net "w_bit_field_mask", 31 0, L_0x55555951cbf0;  1 drivers
v0x5555594eaf00_0 .net "w_bit_field_read_data", 31 0, L_0x555559514ba0;  1 drivers
v0x5555594eafc0_0 .net "w_bit_field_read_valid", 0 0, L_0x5555594fe370;  1 drivers
v0x5555594eb170_0 .net "w_bit_field_value", 31 0, L_0x555559514e20;  1 drivers
v0x5555594eb260_0 .net "w_bit_field_write_data", 31 0, L_0x5555594fea60;  1 drivers
v0x5555594eb3c0_0 .net "w_bit_field_write_valid", 0 0, L_0x5555594fdce0;  1 drivers
L_0x55555950f5c0 .part L_0x55555951cbf0, 0, 1;
L_0x55555950f660 .part L_0x5555594fea60, 0, 1;
L_0x555559510320 .part L_0x55555951cbf0, 1, 1;
L_0x555559510450 .part L_0x5555594fea60, 1, 1;
L_0x555559511630 .part L_0x55555951cbf0, 2, 1;
L_0x5555595116d0 .part L_0x5555594fea60, 2, 1;
L_0x555559512670 .part L_0x55555951cbf0, 3, 1;
L_0x555559512710 .part L_0x5555594fea60, 3, 1;
L_0x5555595135e0 .part L_0x55555951cbf0, 4, 10;
L_0x555559513680 .part L_0x5555594fea60, 4, 10;
L_0x5555595148b0 .part L_0x55555951cbf0, 14, 18;
L_0x555559514950 .part L_0x5555594fea60, 14, 18;
LS_0x555559514ba0_0_0 .concat8 [ 1 1 1 1], L_0x55555950f0a0, L_0x55555950fe70, L_0x555559511110, L_0x555559512150;
LS_0x555559514ba0_0_4 .concat8 [ 10 18 0 0], L_0x555559513060, L_0x555559514340;
L_0x555559514ba0 .concat8 [ 4 28 0 0], LS_0x555559514ba0_0_0, LS_0x555559514ba0_0_4;
LS_0x555559514e20_0_0 .concat8 [ 1 1 1 1], L_0x55555950f160, L_0x55555950ff30, L_0x5555595111d0, L_0x555559512210;
LS_0x555559514e20_0_4 .concat8 [ 10 18 0 0], L_0x555559513120, L_0x555559514430;
L_0x555559514e20 .concat8 [ 4 28 0 0], LS_0x555559514e20_0_0, LS_0x555559514e20_0_4;
S_0x55555940af20 .scope generate, "__g_tie_off" "__g_tie_off" 8 90, 8 90 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x55555940fd20 .scope generate, "g[0]" "g[0]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559432a90 .param/l "__i" 1 8 92, +C4<00>;
S_0x55555940e520 .scope generate, "g[1]" "g[1]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559431e60 .param/l "__i" 1 8 92, +C4<01>;
S_0x55555940c9b0 .scope generate, "g[2]" "g[2]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559431910 .param/l "__i" 1 8 92, +C4<010>;
S_0x555559409340 .scope generate, "g[3]" "g[3]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559431390 .param/l "__i" 1 8 92, +C4<011>;
S_0x55555947f730 .scope generate, "g[4]" "g[4]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559426990 .param/l "__i" 1 8 92, +C4<0100>;
S_0x5555594845c0 .scope generate, "g[5]" "g[5]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555594848f0 .param/l "__i" 1 8 92, +C4<0101>;
S_0x555559482dc0 .scope generate, "g[6]" "g[6]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559483c30 .param/l "__i" 1 8 92, +C4<0110>;
S_0x555559481250 .scope generate, "g[7]" "g[7]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x55555947d400 .param/l "__i" 1 8 92, +C4<0111>;
S_0x55555947dc20 .scope generate, "g[8]" "g[8]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559426940 .param/l "__i" 1 8 92, +C4<01000>;
S_0x55555940de10 .scope generate, "g[9]" "g[9]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559496cf0 .param/l "__i" 1 8 92, +C4<01001>;
S_0x55555940d250 .scope generate, "g[10]" "g[10]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559496070 .param/l "__i" 1 8 92, +C4<01010>;
S_0x55555940c060 .scope generate, "g[11]" "g[11]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559495ad0 .param/l "__i" 1 8 92, +C4<01011>;
S_0x555559458820 .scope generate, "g[12]" "g[12]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559495bb0 .param/l "__i" 1 8 92, +C4<01100>;
S_0x55555947abc0 .scope generate, "g[13]" "g[13]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559495630 .param/l "__i" 1 8 92, +C4<01101>;
S_0x55555947f080 .scope generate, "g[14]" "g[14]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x55555948a830 .param/l "__i" 1 8 92, +C4<01110>;
S_0x5555594826b0 .scope generate, "g[15]" "g[15]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x55555948a910 .param/l "__i" 1 8 92, +C4<01111>;
S_0x555559481af0 .scope generate, "g[16]" "g[16]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559487c50 .param/l "__i" 1 8 92, +C4<010000>;
S_0x555559480900 .scope generate, "g[17]" "g[17]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559480a90 .param/l "__i" 1 8 92, +C4<010001>;
S_0x5555594118c0 .scope generate, "g[18]" "g[18]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559411aa0 .param/l "__i" 1 8 92, +C4<010010>;
S_0x55555923b370 .scope generate, "g[19]" "g[19]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x55555923b500 .param/l "__i" 1 8 92, +C4<010011>;
S_0x55555923b5e0 .scope generate, "g[20]" "g[20]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x55555923b7c0 .param/l "__i" 1 8 92, +C4<010100>;
S_0x555559249ce0 .scope generate, "g[21]" "g[21]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559249ec0 .param/l "__i" 1 8 92, +C4<010101>;
S_0x555559249fa0 .scope generate, "g[22]" "g[22]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559478290 .param/l "__i" 1 8 92, +C4<010110>;
S_0x5555592a8ff0 .scope generate, "g[23]" "g[23]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555592a91f0 .param/l "__i" 1 8 92, +C4<010111>;
S_0x5555592a92d0 .scope generate, "g[24]" "g[24]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559431110 .param/l "__i" 1 8 92, +C4<011000>;
S_0x5555592b7b50 .scope generate, "g[25]" "g[25]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555592b7d30 .param/l "__i" 1 8 92, +C4<011001>;
S_0x5555592b7e10 .scope generate, "g[26]" "g[26]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555594311f0 .param/l "__i" 1 8 92, +C4<011010>;
S_0x5555592713b0 .scope generate, "g[27]" "g[27]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559271590 .param/l "__i" 1 8 92, +C4<011011>;
S_0x555559271670 .scope generate, "g[28]" "g[28]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555594953b0 .param/l "__i" 1 8 92, +C4<011100>;
S_0x555559297410 .scope generate, "g[29]" "g[29]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559297610 .param/l "__i" 1 8 92, +C4<011101>;
S_0x5555592976f0 .scope generate, "g[30]" "g[30]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x5555594683f0 .param/l "__i" 1 8 92, +C4<011110>;
S_0x555559193dd0 .scope generate, "g[31]" "g[31]" 8 92, 8 92 0, S_0x55555940af20;
 .timescale 0 0;
P_0x555559193fb0 .param/l "__i" 1 8 92, +C4<011111>;
S_0x555559194090 .scope generate, "g_rvd1" "g_rvd1" 8 145, 8 145 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555591cf300 .scope module, "u_bit_field" "rggen_bit_field" 8 151, 9 2 0, S_0x555559194090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 1 "i_sw_mask";
    .port_info 6 /INPUT 1 "i_sw_write_data";
    .port_info 7 /OUTPUT 1 "o_sw_read_data";
    .port_info 8 /OUTPUT 1 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 1 "i_hw_write_data";
    .port_info 13 /INPUT 1 "i_hw_set";
    .port_info 14 /INPUT 1 "i_hw_clear";
    .port_info 15 /INPUT 1 "i_value";
    .port_info 16 /INPUT 1 "i_mask";
    .port_info 17 /OUTPUT 1 "o_value";
    .port_info 18 /OUTPUT 1 "o_value_unmasked";
P_0x5555592f0ec0 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555592f0f00 .param/l "EXTERNAL_READ_DATA" 0 9 16, +C4<00000000000000000000000000000001>;
P_0x5555592f0f40 .param/l "HW_ACCESS" 0 9 12, C4<000>;
P_0x5555592f0f80 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000000001>;
P_0x5555592f0fc0 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000000001>;
P_0x5555592f1000 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555592f1040 .param/l "INITIAL_VALUE" 0 9 4, C4<0>;
P_0x5555592f1080 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555592f10c0 .param/l "STORAGE" 0 9 15, +C4<00000000000000000000000000000000>;
P_0x5555592f1100 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555592f1140 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555592f1180 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555592f11c0 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555592f1200 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000001>;
P_0x5555592f1240 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555592f1280 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555592f12c0 .param/l "SW_WRITE_ONCE" 0 9 9, C4<0>;
P_0x5555592f1300 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000000>;
P_0x5555592f1340 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000000001>;
L_0x55555950fe70 .functor BUFZ 1, L_0x55555950fe00, C4<0>, C4<0>, C4<0>;
L_0x55555950ff30 .functor BUFZ 1, L_0x55555950fd40, C4<0>, C4<0>, C4<0>;
L_0x5555595101b0 .functor BUFZ 1, L_0x55555950fd40, C4<0>, C4<0>, C4<0>;
L_0x555559510250 .functor BUFZ 1, L_0x55555950fd40, C4<0>, C4<0>, C4<0>;
v0x55555933f540_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555933f600_0 .net "i_hw_clear", 0 0, L_0x7f7a706d08d0;  1 drivers
L_0x7f7a706d0888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555933f6e0_0 .net "i_hw_set", 0 0, L_0x7f7a706d0888;  1 drivers
L_0x7f7a706d0840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555933f7a0_0 .net "i_hw_write_data", 0 0, L_0x7f7a706d0840;  1 drivers
L_0x7f7a706d07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555933f880_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d07f8;  1 drivers
L_0x7f7a706d0918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555592531f0_0 .net "i_mask", 0 0, L_0x7f7a706d0918;  1 drivers
v0x5555592532d0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x555559253370_0 .net "i_sw_mask", 0 0, L_0x555559510320;  1 drivers
v0x555559253450_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555592535a0_0 .net "i_sw_write_data", 0 0, L_0x555559510450;  1 drivers
L_0x7f7a706d07b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c1e00_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d07b0;  1 drivers
v0x5555594c1ea0_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
v0x5555594c1f40_0 .net "i_value", 0 0, o0x7f7a70b43618;  alias, 0 drivers
v0x5555594c1fe0_0 .net "o_read_trigger", 0 0, L_0x5555595100e0;  1 drivers
v0x5555594c2080_0 .net "o_sw_read_data", 0 0, L_0x55555950fe70;  1 drivers
v0x5555594c2120_0 .net "o_sw_value", 0 0, L_0x55555950ff30;  1 drivers
v0x5555594c21c0_0 .net "o_value", 0 0, L_0x5555595101b0;  1 drivers
v0x5555594c2370_0 .net "o_value_unmasked", 0 0, L_0x555559510250;  1 drivers
v0x5555594c2410_0 .net "o_write_trigger", 0 0, L_0x55555950fff0;  1 drivers
L_0x7f7a706d0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c24b0_0 .net "w_hw_update", 0 0, L_0x7f7a706d0690;  1 drivers
v0x5555594c2550_0 .net "w_read_data", 0 0, L_0x55555950fe00;  1 drivers
v0x5555594c25f0_0 .net "w_sw_update", 1 0, L_0x55555950f930;  1 drivers
L_0x7f7a706d06d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c2690_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d06d8;  1 drivers
v0x5555594c2730_0 .net "w_trigger", 1 0, L_0x55555950fbd0;  1 drivers
v0x5555594c27d0_0 .net "w_value", 0 0, L_0x55555950fd40;  1 drivers
L_0x7f7a706d0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555950f930 .concat8 [ 1 1 0 0], L_0x7f7a706d0648, L_0x55555950fa00;
L_0x7f7a706d0720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d0768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555950fbd0 .concat8 [ 1 1 0 0], L_0x7f7a706d0720, L_0x7f7a706d0768;
L_0x55555950fff0 .part L_0x55555950fbd0, 0, 1;
L_0x5555595100e0 .part L_0x55555950fbd0, 1, 1;
S_0x5555591f9ce0 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555591cf300;
 .timescale 0 0;
L_0x55555950fe00 .functor BUFZ 1, o0x7f7a70b43618, C4<0>, C4<0>, C4<0>;
S_0x5555591f9ec0 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555591cf300;
 .timescale 0 0;
v0x5555591fa0c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0768;  1 drivers
S_0x555559201330 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555591cf300;
 .timescale 0 0;
v0x555559201510_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0648;  1 drivers
S_0x5555592015f0 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555591cf300;
 .timescale 0 0;
S_0x555559211c30 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555591cf300;
 .timescale 0 0;
v0x555559211e60_0 .net *"_ivl_1", 0 0, L_0x55555950fa00;  1 drivers
L_0x55555950fa00 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_sw_write_update, 1, L_0x5555594fdce0, L_0x7f7a706d07b0, L_0x7f7a706d06d8 (v0x555559442450_0, v0x555559442390_0, v0x5555592d8850_0) S_0x5555592d84b0;
S_0x555559211f60 .scope generate, "g_value" "g_value" 9 323, 9 323 0, S_0x5555591cf300;
 .timescale 0 0;
L_0x55555950fd40 .functor BUFZ 1, o0x7f7a70b43618, C4<0>, C4<0>, C4<0>;
S_0x55555918fbf0 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555591cf300;
 .timescale 0 0;
v0x55555918fdd0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0720;  1 drivers
S_0x55555918fed0 .scope generate, "genblk3" "genblk3" 9 259, 9 259 0, S_0x5555591cf300;
 .timescale 0 0;
S_0x5555592e2440 .scope autofunction.vec4.s1, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555591cf300;
 .timescale 0 0;
v0x5555592e2620_0 .var "clear", 0 0;
v0x5555592e2720_0 .var "current_value", 0 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555592e2440
v0x555559479230_0 .var/i "i", 31 0;
v0x555559479310_0 .var "set", 0 0;
v0x555559432140 .array "set_clear", 1 0, 0 0;
v0x555559432200_0 .var "value", 0 0;
v0x555559496350_0 .var "write_data", 0 0;
v0x555559496410_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_hw_next_value ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555559432140, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555559432140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555559479230_0, 0, 32;
T_9.77 ; Top of for-loop
    %load/vec4 v0x555559479230_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_9.78, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555559432140, 4;
    %load/vec4 v0x555559479230_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.80, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x555559479230_0;
    %store/vec4 v0x555559432200_0, 4, 1;
    %jmp T_9.81;
T_9.80 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555559432140, 4;
    %load/vec4 v0x555559479230_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.82, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555559479230_0;
    %store/vec4 v0x555559432200_0, 4, 1;
    %jmp T_9.83;
T_9.82 ;
    %load/vec4 v0x5555592e2720_0;
    %load/vec4 v0x555559479230_0;
    %part/s 1;
    %ix/getv/s 4, v0x555559479230_0;
    %store/vec4 v0x555559432200_0, 4, 1;
T_9.83 ;
T_9.81 ;
T_9.79 ; for-loop step statement
    %load/vec4 v0x555559479230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555559479230_0, 0, 32;
    %jmp T_9.77;
T_9.78 ; for-loop exit label
    %load/vec4 v0x555559432200_0;
    %ret/vec4 0, 0, 1;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x555559141d40 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555591cf300;
 .timescale 0 0;
v0x555559141ed0_0 .var "clear", 0 0;
; Variable get_hw_update is vec4 return value of scope S_0x555559141d40
v0x555559142090_0 .var "set", 0 0;
v0x555559142150_0 .var "update", 2 0;
v0x555559463350_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555559142150_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555559142150_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555559142150_0, 4, 1;
    %load/vec4 v0x555559142150_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_10.85, 8;
    %load/vec4 v0x555559142150_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.85;
    %flag_get/vec4 8;
    %jmp/1 T_10.84, 8;
    %load/vec4 v0x555559142150_0;
    %parti/s 1, 2, 3;
    %or;
T_10.84;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555591e50d0 .scope autofunction.vec4.s1, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555591cf300;
 .timescale 0 0;
v0x5555591e5260_0 .var "current_value", 0 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555591e50d0
v0x5555591e5440_0 .var "mask", 0 0;
v0x5555591e5500_0 .var "value", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_11.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_11.87, 6;
    %load/vec4 v0x5555591e5260_0;
    %store/vec4 v0x5555591e5500_0, 0, 1;
    %jmp T_11.89;
T_11.86 ;
    %load/vec4 v0x5555591e5440_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.90, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.91, 8;
T_11.90 ; End of true expr.
    %load/vec4 v0x5555591e5260_0;
    %jmp/0 T_11.91, 8;
 ; End of false expr.
    %blend;
T_11.91;
    %store/vec4 v0x5555591e5500_0, 0, 1;
    %jmp T_11.89;
T_11.87 ;
    %load/vec4 v0x5555591e5440_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_11.92, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.93, 8;
T_11.92 ; End of true expr.
    %load/vec4 v0x5555591e5260_0;
    %jmp/0 T_11.93, 8;
 ; End of false expr.
    %blend;
T_11.93;
    %store/vec4 v0x5555591e5500_0, 0, 1;
    %jmp T_11.89;
T_11.89 ;
    %pop/vec4 1;
    %load/vec4 v0x5555591e5500_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555592be8a0 .scope autofunction.vec4.s1, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555591cf300;
 .timescale 0 0;
v0x5555592bea80_0 .var "current_value", 0 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555592be8a0
v0x5555592bec60_0 .var/i "i", 31 0;
v0x55555941cb90_0 .var "mask", 0 0;
v0x55555941cc50_0 .var "value", 0 0;
v0x555559454ac0_0 .var "write_data", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555592bea80_0;
    %store/vec4 v0x55555941cc50_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.94, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.95, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.96, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.97, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.98, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.99, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.100, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.101, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.102, 6;
    %jmp T_12.104;
T_12.94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.105 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.106, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.108, 8;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.108 ;
T_12.107 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.105;
T_12.106 ; for-loop exit label
    %jmp T_12.104;
T_12.95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.110 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.111, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.115, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %nor/r;
    %and;
T_12.115;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.113, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.113 ;
T_12.112 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.110;
T_12.111 ; for-loop exit label
    %jmp T_12.104;
T_12.96 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.116 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.117, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.121, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %and;
T_12.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.119, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.119 ;
T_12.118 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.116;
T_12.117 ; for-loop exit label
    %jmp T_12.104;
T_12.97 ;
    %load/vec4 v0x55555941cb90_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_12.122, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555941cc50_0, 0, 1;
T_12.122 ;
    %jmp T_12.104;
T_12.98 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.124 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.125, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.129, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %nor/r;
    %and;
T_12.129;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.127, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.127 ;
T_12.126 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.124;
T_12.125 ; for-loop exit label
    %jmp T_12.104;
T_12.99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.130 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.131, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.135, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %and;
T_12.135;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.133, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.133 ;
T_12.132 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.130;
T_12.131 ; for-loop exit label
    %jmp T_12.104;
T_12.100 ;
    %load/vec4 v0x55555941cb90_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_12.136, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555941cc50_0, 0, 1;
T_12.136 ;
    %jmp T_12.104;
T_12.101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.138 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.139, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.143, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %nor/r;
    %and;
T_12.143;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.141, 8;
    %load/vec4 v0x5555592bea80_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.141 ;
T_12.140 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.138;
T_12.139 ; for-loop exit label
    %jmp T_12.104;
T_12.102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
T_12.144 ; Top of for-loop
    %load/vec4 v0x5555592bec60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_12.145, 5;
    %load/vec4 v0x55555941cb90_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.149, 9;
    %load/vec4 v0x555559454ac0_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %and;
T_12.149;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.147, 8;
    %load/vec4 v0x5555592bea80_0;
    %load/vec4 v0x5555592bec60_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555592bec60_0;
    %store/vec4 v0x55555941cc50_0, 4, 1;
T_12.147 ;
T_12.146 ; for-loop step statement
    %load/vec4 v0x5555592bec60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555592bec60_0, 0, 32;
    %jmp T_12.144;
T_12.145 ; for-loop exit label
    %jmp T_12.104;
T_12.104 ;
    %pop/vec4 1;
    %load/vec4 v0x55555941cc50_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555592d84b0 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555591cf300;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555592d84b0
v0x5555592d8770_0 .var "update", 2 0;
v0x5555592d8850_0 .var "write_done", 0 0;
v0x555559442390_0 .var "write_enable", 0 0;
v0x555559442450_0 .var "write_valid", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd1.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x555559442450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555592d8770_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555592d8770_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555592d8770_0, 4, 1;
    %load/vec4 v0x5555592d8770_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.151, 9;
    %load/vec4 v0x5555592d8770_0;
    %parti/s 1, 1, 2;
    %and;
T_13.151;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.150, 8;
    %load/vec4 v0x5555592d8770_0;
    %parti/s 1, 2, 3;
    %and;
T_13.150;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594c2a10 .scope generate, "g_rvd2" "g_rvd2" 8 267, 8 267 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555594c2ba0 .scope module, "u_bit_field" "rggen_bit_field" 8 273, 9 2 0, S_0x5555594c2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 18 "i_sw_mask";
    .port_info 6 /INPUT 18 "i_sw_write_data";
    .port_info 7 /OUTPUT 18 "o_sw_read_data";
    .port_info 8 /OUTPUT 18 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 18 "i_hw_write_data";
    .port_info 13 /INPUT 18 "i_hw_set";
    .port_info 14 /INPUT 18 "i_hw_clear";
    .port_info 15 /INPUT 18 "i_value";
    .port_info 16 /INPUT 18 "i_mask";
    .port_info 17 /OUTPUT 18 "o_value";
    .port_info 18 /OUTPUT 18 "o_value_unmasked";
P_0x5555594c2d80 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555594c2dc0 .param/l "EXTERNAL_READ_DATA" 0 9 16, +C4<00000000000000000000000000000001>;
P_0x5555594c2e00 .param/l "HW_ACCESS" 0 9 12, C4<000>;
P_0x5555594c2e40 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000010010>;
P_0x5555594c2e80 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000010010>;
P_0x5555594c2ec0 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555594c2f00 .param/l "INITIAL_VALUE" 0 9 4, C4<000000000000000000>;
P_0x5555594c2f40 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555594c2f80 .param/l "STORAGE" 0 9 15, +C4<00000000000000000000000000000000>;
P_0x5555594c2fc0 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555594c3000 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555594c3040 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555594c3080 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555594c30c0 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000001>;
P_0x5555594c3100 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555594c3140 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555594c3180 .param/l "SW_WRITE_ONCE" 0 9 9, C4<0>;
P_0x5555594c31c0 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000000>;
P_0x5555594c3200 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000010010>;
L_0x555559514340 .functor BUFZ 18, L_0x5555595142d0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x555559514430 .functor BUFZ 18, L_0x555559514210, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x5555595146b0 .functor BUFZ 18, L_0x555559514210, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x555559514750 .functor BUFZ 18, L_0x555559514210, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0x5555594c7630_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d1458 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594c76f0_0 .net "i_hw_clear", 17 0, L_0x7f7a706d1458;  1 drivers
L_0x7f7a706d1410 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594c77d0_0 .net "i_hw_set", 17 0, L_0x7f7a706d1410;  1 drivers
L_0x7f7a706d13c8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594c7890_0 .net "i_hw_write_data", 17 0, L_0x7f7a706d13c8;  1 drivers
L_0x7f7a706d1380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c7970_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d1380;  1 drivers
L_0x7f7a706d14a0 .functor BUFT 1, C4<111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5555594c7a80_0 .net "i_mask", 17 0, L_0x7f7a706d14a0;  1 drivers
v0x5555594c7b60_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594c7c00_0 .net "i_sw_mask", 17 0, L_0x5555595148b0;  1 drivers
v0x5555594c7ce0_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594c7e10_0 .net "i_sw_write_data", 17 0, L_0x555559514950;  1 drivers
L_0x7f7a706d1338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c7ed0_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d1338;  1 drivers
v0x5555594c7f90_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
v0x5555594c8060_0 .net "i_value", 17 0, o0x7f7a70b443f8;  alias, 0 drivers
v0x5555594c8120_0 .net "o_read_trigger", 0 0, L_0x5555595145e0;  1 drivers
v0x5555594c81e0_0 .net "o_sw_read_data", 17 0, L_0x555559514340;  1 drivers
v0x5555594c82c0_0 .net "o_sw_value", 17 0, L_0x555559514430;  1 drivers
v0x5555594c83a0_0 .net "o_value", 17 0, L_0x5555595146b0;  1 drivers
v0x5555594c8590_0 .net "o_value_unmasked", 17 0, L_0x555559514750;  1 drivers
v0x5555594c8670_0 .net "o_write_trigger", 0 0, L_0x5555595144f0;  1 drivers
L_0x7f7a706d1218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c8730_0 .net "w_hw_update", 0 0, L_0x7f7a706d1218;  1 drivers
v0x5555594c87f0_0 .net "w_read_data", 17 0, L_0x5555595142d0;  1 drivers
v0x5555594c88d0_0 .net "w_sw_update", 1 0, L_0x555559513900;  1 drivers
L_0x7f7a706d1260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594c89b0_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d1260;  1 drivers
v0x5555594c8a70_0 .net "w_trigger", 1 0, L_0x5555595140a0;  1 drivers
v0x5555594c8b50_0 .net "w_value", 17 0, L_0x555559514210;  1 drivers
L_0x7f7a706d1188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559513900 .concat8 [ 1 1 0 0], L_0x7f7a706d1188, L_0x555559513ad0;
L_0x7f7a706d12a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d12f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555595140a0 .concat8 [ 1 1 0 0], L_0x7f7a706d12a8, L_0x7f7a706d12f0;
L_0x5555595144f0 .part L_0x5555595140a0, 0, 1;
L_0x5555595145e0 .part L_0x5555595140a0, 1, 1;
S_0x5555594c3e10 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555594c2ba0;
 .timescale 0 0;
L_0x5555595142d0 .functor BUFZ 18, o0x7f7a70b443f8, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
S_0x5555594c3fa0 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c41a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d12f0;  1 drivers
S_0x5555594c4280 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c4490_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d1188;  1 drivers
S_0x5555594c4570 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555594c2ba0;
 .timescale 0 0;
S_0x5555594c4750 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c4980_0 .net *"_ivl_0", 17 0, L_0x5555595139d0;  1 drivers
L_0x7f7a706d11d0 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594c4a80_0 .net *"_ivl_3", 16 0, L_0x7f7a706d11d0;  1 drivers
v0x5555594c4b60_0 .net *"_ivl_5", 0 0, L_0x555559513ad0;  1 drivers
L_0x5555595139d0 .concat [ 1 17 0 0], L_0x5555594fdce0, L_0x7f7a706d11d0;
L_0x555559513ad0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_sw_write_update, 1, L_0x5555595139d0, L_0x7f7a706d1338, L_0x7f7a706d1260 (v0x5555594c7500_0, v0x5555594c7440_0, v0x5555594c73a0_0) S_0x5555594c7000;
S_0x5555594c4c20 .scope generate, "g_value" "g_value" 9 323, 9 323 0, S_0x5555594c2ba0;
 .timescale 0 0;
L_0x555559514210 .functor BUFZ 18, o0x7f7a70b443f8, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
S_0x5555594c4e00 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c4fe0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d12a8;  1 drivers
S_0x5555594c50e0 .scope generate, "genblk3" "genblk3" 9 259, 9 259 0, S_0x5555594c2ba0;
 .timescale 0 0;
S_0x5555594c52c0 .scope autofunction.vec4.s18, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c54a0_0 .var "clear", 17 0;
v0x5555594c55a0_0 .var "current_value", 17 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555594c52c0
v0x5555594c5770_0 .var/i "i", 31 0;
v0x5555594c5850_0 .var "set", 17 0;
v0x5555594c5930 .array "set_clear", 1 0, 17 0;
v0x5555594c59f0_0 .var "value", 17 0;
v0x5555594c5ad0_0 .var "write_data", 17 0;
v0x5555594c5bb0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_hw_next_value ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594c5930, 4, 0;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594c5930, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c5770_0, 0, 32;
T_14.152 ; Top of for-loop
    %load/vec4 v0x5555594c5770_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_14.153, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594c5930, 4;
    %load/vec4 v0x5555594c5770_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.155, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594c5770_0;
    %store/vec4 v0x5555594c59f0_0, 4, 1;
    %jmp T_14.156;
T_14.155 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594c5930, 4;
    %load/vec4 v0x5555594c5770_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.157, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594c5770_0;
    %store/vec4 v0x5555594c59f0_0, 4, 1;
    %jmp T_14.158;
T_14.157 ;
    %load/vec4 v0x5555594c55a0_0;
    %load/vec4 v0x5555594c5770_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594c5770_0;
    %store/vec4 v0x5555594c59f0_0, 4, 1;
T_14.158 ;
T_14.156 ;
T_14.154 ; for-loop step statement
    %load/vec4 v0x5555594c5770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c5770_0, 0, 32;
    %jmp T_14.152;
T_14.153 ; for-loop exit label
    %load/vec4 v0x5555594c59f0_0;
    %ret/vec4 0, 0, 18;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x5555594c5d00 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c5e90_0 .var "clear", 17 0;
; Variable get_hw_update is vec4 return value of scope S_0x5555594c5d00
v0x5555594c6050_0 .var "set", 17 0;
v0x5555594c6110_0 .var "update", 2 0;
v0x5555594c61f0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c6110_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c6110_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c6110_0, 4, 1;
    %load/vec4 v0x5555594c6110_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_15.160, 8;
    %load/vec4 v0x5555594c6110_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.160;
    %flag_get/vec4 8;
    %jmp/1 T_15.159, 8;
    %load/vec4 v0x5555594c6110_0;
    %parti/s 1, 2, 3;
    %or;
T_15.159;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555594c6300 .scope autofunction.vec4.s18, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c64e0_0 .var "current_value", 17 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555594c6300
v0x5555594c66c0_0 .var "mask", 17 0;
v0x5555594c6780_0 .var "value", 17 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.161, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.162, 6;
    %load/vec4 v0x5555594c64e0_0;
    %store/vec4 v0x5555594c6780_0, 0, 18;
    %jmp T_16.164;
T_16.161 ;
    %load/vec4 v0x5555594c66c0_0;
    %cmpi/ne 0, 0, 18;
    %flag_mov 8, 4;
    %jmp/0 T_16.165, 8;
    %pushi/vec4 0, 0, 18;
    %jmp/1 T_16.166, 8;
T_16.165 ; End of true expr.
    %load/vec4 v0x5555594c64e0_0;
    %jmp/0 T_16.166, 8;
 ; End of false expr.
    %blend;
T_16.166;
    %store/vec4 v0x5555594c6780_0, 0, 18;
    %jmp T_16.164;
T_16.162 ;
    %load/vec4 v0x5555594c66c0_0;
    %cmpi/ne 0, 0, 18;
    %flag_mov 8, 4;
    %jmp/0 T_16.167, 8;
    %pushi/vec4 262143, 0, 18;
    %jmp/1 T_16.168, 8;
T_16.167 ; End of true expr.
    %load/vec4 v0x5555594c64e0_0;
    %jmp/0 T_16.168, 8;
 ; End of false expr.
    %blend;
T_16.168;
    %store/vec4 v0x5555594c6780_0, 0, 18;
    %jmp T_16.164;
T_16.164 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594c6780_0;
    %ret/vec4 0, 0, 18;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555594c6860 .scope autofunction.vec4.s18, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555594c2ba0;
 .timescale 0 0;
v0x5555594c6a40_0 .var "current_value", 17 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555594c6860
v0x5555594c6c20_0 .var/i "i", 31 0;
v0x5555594c6d10_0 .var "mask", 17 0;
v0x5555594c6df0_0 .var "value", 17 0;
v0x5555594c6f20_0 .var "write_data", 17 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555594c6a40_0;
    %store/vec4 v0x5555594c6df0_0, 0, 18;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.169, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.170, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.171, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.172, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_17.173, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_17.174, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_17.175, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_17.176, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_17.177, 6;
    %jmp T_17.179;
T_17.169 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.180 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.181, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.183, 8;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.183 ;
T_17.182 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.180;
T_17.181 ; for-loop exit label
    %jmp T_17.179;
T_17.170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.185 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.186, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.190, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %nor/r;
    %and;
T_17.190;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.188, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.188 ;
T_17.187 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.185;
T_17.186 ; for-loop exit label
    %jmp T_17.179;
T_17.171 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.191 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.192, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.196, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %and;
T_17.196;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.194, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.194 ;
T_17.193 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.191;
T_17.192 ; for-loop exit label
    %jmp T_17.179;
T_17.172 ;
    %load/vec4 v0x5555594c6d10_0;
    %cmpi/ne 0, 0, 18;
    %jmp/0xz  T_17.197, 4;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5555594c6df0_0, 0, 18;
T_17.197 ;
    %jmp T_17.179;
T_17.173 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.199 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.200, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.204, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %nor/r;
    %and;
T_17.204;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.202, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.202 ;
T_17.201 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.199;
T_17.200 ; for-loop exit label
    %jmp T_17.179;
T_17.174 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.205 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.206, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.210, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %and;
T_17.210;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.208, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.208 ;
T_17.207 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.205;
T_17.206 ; for-loop exit label
    %jmp T_17.179;
T_17.175 ;
    %load/vec4 v0x5555594c6d10_0;
    %cmpi/ne 0, 0, 18;
    %jmp/0xz  T_17.211, 4;
    %pushi/vec4 262143, 0, 18;
    %store/vec4 v0x5555594c6df0_0, 0, 18;
T_17.211 ;
    %jmp T_17.179;
T_17.176 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.213 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.214, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.218, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %nor/r;
    %and;
T_17.218;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.216, 8;
    %load/vec4 v0x5555594c6a40_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.216 ;
T_17.215 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.213;
T_17.214 ; for-loop exit label
    %jmp T_17.179;
T_17.177 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
T_17.219 ; Top of for-loop
    %load/vec4 v0x5555594c6c20_0;
    %cmpi/s 18, 0, 32;
	  %jmp/0xz T_17.220, 5;
    %load/vec4 v0x5555594c6d10_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.224, 9;
    %load/vec4 v0x5555594c6f20_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %and;
T_17.224;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.222, 8;
    %load/vec4 v0x5555594c6a40_0;
    %load/vec4 v0x5555594c6c20_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594c6c20_0;
    %store/vec4 v0x5555594c6df0_0, 4, 1;
T_17.222 ;
T_17.221 ; for-loop step statement
    %load/vec4 v0x5555594c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594c6c20_0, 0, 32;
    %jmp T_17.219;
T_17.220 ; for-loop exit label
    %jmp T_17.179;
T_17.179 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594c6df0_0;
    %ret/vec4 0, 0, 18;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555594c7000 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555594c2ba0;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555594c7000
v0x5555594c72c0_0 .var "update", 2 0;
v0x5555594c73a0_0 .var "write_done", 0 0;
v0x5555594c7440_0 .var "write_enable", 0 0;
v0x5555594c7500_0 .var "write_valid", 17 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_rvd2.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x5555594c7500_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c72c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c72c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594c72c0_0, 4, 1;
    %load/vec4 v0x5555594c72c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.226, 9;
    %load/vec4 v0x5555594c72c0_0;
    %parti/s 1, 1, 2;
    %and;
T_18.226;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.225, 8;
    %load/vec4 v0x5555594c72c0_0;
    %parti/s 1, 2, 3;
    %and;
T_18.225;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594c8f30 .scope generate, "g_s1wto" "g_s1wto" 8 173, 8 173 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555594c90c0 .scope module, "u_bit_field" "rggen_bit_field" 8 184, 9 2 0, S_0x5555594c8f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 1 "i_sw_mask";
    .port_info 6 /INPUT 1 "i_sw_write_data";
    .port_info 7 /OUTPUT 1 "o_sw_read_data";
    .port_info 8 /OUTPUT 1 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 1 "i_hw_write_data";
    .port_info 13 /INPUT 1 "i_hw_set";
    .port_info 14 /INPUT 1 "i_hw_clear";
    .port_info 15 /INPUT 1 "i_value";
    .port_info 16 /INPUT 1 "i_mask";
    .port_info 17 /OUTPUT 1 "o_value";
    .port_info 18 /OUTPUT 1 "o_value_unmasked";
P_0x5555594c92c0 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555594c9300 .param/l "EXTERNAL_READ_DATA" 0 9 16, +C4<00000000000000000000000000000000>;
P_0x5555594c9340 .param/l "HW_ACCESS" 0 9 12, C4<010>;
P_0x5555594c9380 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000000001>;
P_0x5555594c93c0 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000000001>;
P_0x5555594c9400 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555594c9440 .param/l "INITIAL_VALUE" 0 9 4, C4<0>;
P_0x5555594c9480 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555594c94c0 .param/l "STORAGE" 0 9 15, +C4<00000000000000000000000000000001>;
P_0x5555594c9500 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555594c9540 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555594c9580 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555594c95c0 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555594c9600 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000010>;
P_0x5555594c9640 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555594c9680 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555594c96c0 .param/l "SW_WRITE_ONCE" 0 9 9, +C4<00000000000000000000000000000000>;
P_0x5555594c9700 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000001>;
P_0x5555594c9740 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000000001>;
L_0x555559511110 .functor BUFZ 1, L_0x555559511020, C4<0>, C4<0>, C4<0>;
L_0x5555595111d0 .functor BUFZ 1, v0x5555594cb450_0, C4<0>, C4<0>, C4<0>;
L_0x555559511440 .functor BUFZ 1, v0x5555594cb450_0, C4<0>, C4<0>, C4<0>;
L_0x555559511590 .functor BUFZ 1, v0x5555594cb450_0, C4<0>, C4<0>, C4<0>;
v0x5555594cdc30_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d0ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594cde00_0 .net "i_hw_clear", 0 0, L_0x7f7a706d0ac8;  1 drivers
v0x5555594cdee0_0 .net "i_hw_set", 0 0, L_0x55555951b390;  alias, 1 drivers
L_0x7f7a706d0a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594cdfb0_0 .net "i_hw_write_data", 0 0, L_0x7f7a706d0a80;  1 drivers
L_0x7f7a706d0a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594ce070_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d0a38;  1 drivers
L_0x7f7a706d0b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594ce180_0 .net "i_mask", 0 0, L_0x7f7a706d0b58;  1 drivers
v0x5555594ce260_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594ce300_0 .net "i_sw_mask", 0 0, L_0x555559511630;  1 drivers
v0x5555594ce3e0_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594ce480_0 .net "i_sw_write_data", 0 0, L_0x5555595116d0;  1 drivers
L_0x7f7a706d09f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594ce560_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d09f0;  1 drivers
v0x5555594ce620_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
L_0x7f7a706d0b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594ce710_0 .net "i_value", 0 0, L_0x7f7a706d0b10;  1 drivers
v0x5555594ce7f0_0 .net "o_read_trigger", 0 0, L_0x555559511370;  1 drivers
v0x5555594ce8b0_0 .net "o_sw_read_data", 0 0, L_0x555559511110;  1 drivers
v0x5555594ce990_0 .net "o_sw_value", 0 0, L_0x5555595111d0;  1 drivers
v0x5555594cea70_0 .net "o_value", 0 0, L_0x555559511440;  alias, 1 drivers
v0x5555594cec60_0 .net "o_value_unmasked", 0 0, L_0x555559511590;  1 drivers
v0x5555594ced40_0 .net "o_write_trigger", 0 0, L_0x555559511240;  alias, 1 drivers
v0x5555594cede0_0 .net "w_hw_update", 0 0, L_0x555559510ae0;  1 drivers
v0x5555594cee80_0 .net "w_read_data", 0 0, L_0x555559511020;  1 drivers
v0x5555594cef60_0 .net "w_sw_update", 1 0, L_0x555559510910;  1 drivers
L_0x7f7a706d09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594cf040_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d09a8;  1 drivers
v0x5555594cf100_0 .net "w_trigger", 1 0, L_0x555559510d70;  1 drivers
v0x5555594cf1e0_0 .net "w_value", 0 0, v0x5555594cb450_0;  1 drivers
L_0x7f7a706d0960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559510910 .concat8 [ 1 1 0 0], L_0x7f7a706d0960, L_0x5555595109e0;
L_0x555559510d70 .concat8 [ 1 1 0 0], v0x5555594cb830_0, v0x5555594ca9c0_0;
L_0x555559511240 .part L_0x555559510d70, 0, 1;
L_0x555559511370 .part L_0x555559510d70, 1, 1;
S_0x5555594ca310 .scope generate, "g_hw_update" "g_hw_update" 9 259, 9 259 0, S_0x5555594c90c0;
 .timescale 0 0;
L_0x555559510ae0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_hw_update, 1, L_0x7f7a706d0a38, L_0x55555951b390, L_0x7f7a706d0ac8 (v0x5555594cc7f0_0, v0x5555594cc650_0, v0x5555594cc490_0) S_0x5555594cc300;
S_0x5555594ca4f0 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555594c90c0;
 .timescale 0 0;
L_0x555559511020 .functor BUFZ 1, v0x5555594cb450_0, C4<0>, C4<0>, C4<0>;
S_0x5555594ca6f0 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594ca900_0 .net *"_ivl_1", 0 0, v0x5555594ca9c0_0;  1 drivers
v0x5555594ca9c0_0 .var "r_trigger", 0 0;
S_0x5555594caa80 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cac60_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0960;  1 drivers
S_0x5555594cad60 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555594c90c0;
 .timescale 0 0;
S_0x5555594caf90 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cb170_0 .net *"_ivl_1", 0 0, L_0x5555595109e0;  1 drivers
L_0x5555595109e0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_sw_write_update, 1, L_0x5555594fdce0, L_0x7f7a706d09f0, L_0x7f7a706d09a8 (v0x5555594cdb00_0, v0x5555594cda40_0, v0x5555594cd9a0_0) S_0x5555594cd600;
S_0x5555594cb270 .scope generate, "g_value" "g_value" 9 326, 9 326 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cb450_0 .var "r_value", 0 0;
S_0x5555594cb550 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cb730_0 .net *"_ivl_1", 0 0, v0x5555594cb830_0;  1 drivers
v0x5555594cb830_0 .var "r_trigger", 0 0;
S_0x5555594cb8f0 .scope autofunction.vec4.s1, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cbad0_0 .var "clear", 0 0;
v0x5555594cbbd0_0 .var "current_value", 0 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555594cb8f0
v0x5555594cbd70_0 .var/i "i", 31 0;
v0x5555594cbe50_0 .var "set", 0 0;
v0x5555594cbf30 .array "set_clear", 1 0, 0 0;
v0x5555594cbff0_0 .var "value", 0 0;
v0x5555594cc0d0_0 .var "write_data", 0 0;
v0x5555594cc1b0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_hw_next_value ;
    %load/vec4 v0x5555594cbe50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594cbf30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594cbf30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cbd70_0, 0, 32;
T_19.227 ; Top of for-loop
    %load/vec4 v0x5555594cbd70_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_19.228, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594cbf30, 4;
    %load/vec4 v0x5555594cbd70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.230, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594cbd70_0;
    %store/vec4 v0x5555594cbff0_0, 4, 1;
    %jmp T_19.231;
T_19.230 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594cbf30, 4;
    %load/vec4 v0x5555594cbd70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.232, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594cbd70_0;
    %store/vec4 v0x5555594cbff0_0, 4, 1;
    %jmp T_19.233;
T_19.232 ;
    %load/vec4 v0x5555594cbbd0_0;
    %load/vec4 v0x5555594cbd70_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594cbd70_0;
    %store/vec4 v0x5555594cbff0_0, 4, 1;
T_19.233 ;
T_19.231 ;
T_19.229 ; for-loop step statement
    %load/vec4 v0x5555594cbd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cbd70_0, 0, 32;
    %jmp T_19.227;
T_19.228 ; for-loop exit label
    %load/vec4 v0x5555594cbff0_0;
    %ret/vec4 0, 0, 1;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x5555594cc300 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cc490_0 .var "clear", 0 0;
; Variable get_hw_update is vec4 return value of scope S_0x5555594cc300
v0x5555594cc650_0 .var "set", 0 0;
v0x5555594cc710_0 .var "update", 2 0;
v0x5555594cc7f0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cc710_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.234, 8;
    %load/vec4 v0x5555594cc650_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.234;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cc710_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cc710_0, 4, 1;
    %load/vec4 v0x5555594cc710_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_20.236, 8;
    %load/vec4 v0x5555594cc710_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.236;
    %flag_get/vec4 8;
    %jmp/1 T_20.235, 8;
    %load/vec4 v0x5555594cc710_0;
    %parti/s 1, 2, 3;
    %or;
T_20.235;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555594cc900 .scope autofunction.vec4.s1, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594ccae0_0 .var "current_value", 0 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555594cc900
v0x5555594cccc0_0 .var "mask", 0 0;
v0x5555594ccd80_0 .var "value", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.237, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.238, 6;
    %load/vec4 v0x5555594ccae0_0;
    %store/vec4 v0x5555594ccd80_0, 0, 1;
    %jmp T_21.240;
T_21.237 ;
    %load/vec4 v0x5555594cccc0_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_21.241, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.242, 8;
T_21.241 ; End of true expr.
    %load/vec4 v0x5555594ccae0_0;
    %jmp/0 T_21.242, 8;
 ; End of false expr.
    %blend;
T_21.242;
    %store/vec4 v0x5555594ccd80_0, 0, 1;
    %jmp T_21.240;
T_21.238 ;
    %load/vec4 v0x5555594cccc0_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_21.243, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.244, 8;
T_21.243 ; End of true expr.
    %load/vec4 v0x5555594ccae0_0;
    %jmp/0 T_21.244, 8;
 ; End of false expr.
    %blend;
T_21.244;
    %store/vec4 v0x5555594ccd80_0, 0, 1;
    %jmp T_21.240;
T_21.240 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594ccd80_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555594cce60 .scope autofunction.vec4.s1, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555594c90c0;
 .timescale 0 0;
v0x5555594cd040_0 .var "current_value", 0 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555594cce60
v0x5555594cd220_0 .var/i "i", 31 0;
v0x5555594cd310_0 .var "mask", 0 0;
v0x5555594cd3f0_0 .var "value", 0 0;
v0x5555594cd520_0 .var "write_data", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555594cd040_0;
    %store/vec4 v0x5555594cd3f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.245, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.246, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.247, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_22.248, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_22.249, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_22.250, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_22.251, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_22.252, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_22.253, 6;
    %jmp T_22.255;
T_22.245 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.256 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.257, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.259, 8;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.259 ;
T_22.258 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.256;
T_22.257 ; for-loop exit label
    %jmp T_22.255;
T_22.246 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.261 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.262, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.266, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %nor/r;
    %and;
T_22.266;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.264, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.264 ;
T_22.263 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.261;
T_22.262 ; for-loop exit label
    %jmp T_22.255;
T_22.247 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.267 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.268, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.272, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %and;
T_22.272;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.270, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.270 ;
T_22.269 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.267;
T_22.268 ; for-loop exit label
    %jmp T_22.255;
T_22.248 ;
    %load/vec4 v0x5555594cd310_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_22.273, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594cd3f0_0, 0, 1;
T_22.273 ;
    %jmp T_22.255;
T_22.249 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.275 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.276, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.280, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %nor/r;
    %and;
T_22.280;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.278, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.278 ;
T_22.277 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.275;
T_22.276 ; for-loop exit label
    %jmp T_22.255;
T_22.250 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.281 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.282, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.286, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %and;
T_22.286;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.284, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.284 ;
T_22.283 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.281;
T_22.282 ; for-loop exit label
    %jmp T_22.255;
T_22.251 ;
    %load/vec4 v0x5555594cd310_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_22.287, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594cd3f0_0, 0, 1;
T_22.287 ;
    %jmp T_22.255;
T_22.252 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.289 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.290, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.294, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %nor/r;
    %and;
T_22.294;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.292, 8;
    %load/vec4 v0x5555594cd040_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.292 ;
T_22.291 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.289;
T_22.290 ; for-loop exit label
    %jmp T_22.255;
T_22.253 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
T_22.295 ; Top of for-loop
    %load/vec4 v0x5555594cd220_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_22.296, 5;
    %load/vec4 v0x5555594cd310_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.300, 9;
    %load/vec4 v0x5555594cd520_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %and;
T_22.300;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.298, 8;
    %load/vec4 v0x5555594cd040_0;
    %load/vec4 v0x5555594cd220_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594cd220_0;
    %store/vec4 v0x5555594cd3f0_0, 4, 1;
T_22.298 ;
T_22.297 ; for-loop step statement
    %load/vec4 v0x5555594cd220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594cd220_0, 0, 32;
    %jmp T_22.295;
T_22.296 ; for-loop exit label
    %jmp T_22.255;
T_22.255 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594cd3f0_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555594cd600 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555594c90c0;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555594cd600
v0x5555594cd8c0_0 .var "update", 2 0;
v0x5555594cd9a0_0 .var "write_done", 0 0;
v0x5555594cda40_0 .var "write_enable", 0 0;
v0x5555594cdb00_0 .var "write_valid", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x5555594cdb00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cd8c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cd8c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594cd8c0_0, 4, 1;
    %load/vec4 v0x5555594cd8c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.302, 9;
    %load/vec4 v0x5555594cd8c0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.302;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_23.301, 8;
    %load/vec4 v0x5555594cd8c0_0;
    %parti/s 1, 2, 3;
    %and;
T_23.301;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594cf5c0 .scope generate, "g_s2wto" "g_s2wto" 8 206, 8 206 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555594cf7f0 .scope module, "u_bit_field" "rggen_bit_field" 8 217, 9 2 0, S_0x5555594cf5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 1 "i_sw_mask";
    .port_info 6 /INPUT 1 "i_sw_write_data";
    .port_info 7 /OUTPUT 1 "o_sw_read_data";
    .port_info 8 /OUTPUT 1 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 1 "i_hw_write_data";
    .port_info 13 /INPUT 1 "i_hw_set";
    .port_info 14 /INPUT 1 "i_hw_clear";
    .port_info 15 /INPUT 1 "i_value";
    .port_info 16 /INPUT 1 "i_mask";
    .port_info 17 /OUTPUT 1 "o_value";
    .port_info 18 /OUTPUT 1 "o_value_unmasked";
P_0x5555594cf9f0 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555594cfa30 .param/l "EXTERNAL_READ_DATA" 0 9 16, +C4<00000000000000000000000000000000>;
P_0x5555594cfa70 .param/l "HW_ACCESS" 0 9 12, C4<010>;
P_0x5555594cfab0 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000000001>;
P_0x5555594cfaf0 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000000001>;
P_0x5555594cfb30 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555594cfb70 .param/l "INITIAL_VALUE" 0 9 4, C4<0>;
P_0x5555594cfbb0 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555594cfbf0 .param/l "STORAGE" 0 9 15, +C4<00000000000000000000000000000001>;
P_0x5555594cfc30 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555594cfc70 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555594cfcb0 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555594cfcf0 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555594cfd30 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000010>;
P_0x5555594cfd70 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555594cfdb0 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555594cfdf0 .param/l "SW_WRITE_ONCE" 0 9 9, +C4<00000000000000000000000000000000>;
P_0x5555594cfe30 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000001>;
P_0x5555594cfe70 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000000001>;
L_0x555559512150 .functor BUFZ 1, L_0x555559512060, C4<0>, C4<0>, C4<0>;
L_0x555559512210 .functor BUFZ 1, v0x5555594d1af0_0, C4<0>, C4<0>, C4<0>;
L_0x555559512480 .functor BUFZ 1, v0x5555594d1af0_0, C4<0>, C4<0>, C4<0>;
L_0x5555595125d0 .functor BUFZ 1, v0x5555594d1af0_0, C4<0>, C4<0>, C4<0>;
v0x5555594d42d0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594d4390_0 .net "i_hw_clear", 0 0, L_0x7f7a706d0d08;  1 drivers
v0x5555594d4470_0 .net "i_hw_set", 0 0, L_0x55555951b2f0;  alias, 1 drivers
L_0x7f7a706d0cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594d4540_0 .net "i_hw_write_data", 0 0, L_0x7f7a706d0cc0;  1 drivers
L_0x7f7a706d0c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594d4600_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d0c78;  1 drivers
L_0x7f7a706d0d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594d4710_0 .net "i_mask", 0 0, L_0x7f7a706d0d98;  1 drivers
v0x5555594d47f0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594d49a0_0 .net "i_sw_mask", 0 0, L_0x555559512670;  1 drivers
v0x5555594d4a80_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594d4b20_0 .net "i_sw_write_data", 0 0, L_0x555559512710;  1 drivers
L_0x7f7a706d0c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594d4c00_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d0c30;  1 drivers
v0x5555594d4cc0_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
L_0x7f7a706d0d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594d4d60_0 .net "i_value", 0 0, L_0x7f7a706d0d50;  1 drivers
v0x5555594d4e40_0 .net "o_read_trigger", 0 0, L_0x5555595123b0;  1 drivers
v0x5555594d4f00_0 .net "o_sw_read_data", 0 0, L_0x555559512150;  1 drivers
v0x5555594d4fe0_0 .net "o_sw_value", 0 0, L_0x555559512210;  1 drivers
v0x5555594d50c0_0 .net "o_value", 0 0, L_0x555559512480;  alias, 1 drivers
v0x5555594d52b0_0 .net "o_value_unmasked", 0 0, L_0x5555595125d0;  1 drivers
v0x5555594d5390_0 .net "o_write_trigger", 0 0, L_0x555559512280;  alias, 1 drivers
v0x5555594d5430_0 .net "w_hw_update", 0 0, L_0x555559511b20;  1 drivers
v0x5555594d54d0_0 .net "w_read_data", 0 0, L_0x555559512060;  1 drivers
v0x5555594d55b0_0 .net "w_sw_update", 1 0, L_0x5555595118b0;  1 drivers
L_0x7f7a706d0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594d5690_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d0be8;  1 drivers
v0x5555594d5750_0 .net "w_trigger", 1 0, L_0x555559511db0;  1 drivers
v0x5555594d5830_0 .net "w_value", 0 0, v0x5555594d1af0_0;  1 drivers
L_0x7f7a706d0ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555595118b0 .concat8 [ 1 1 0 0], L_0x7f7a706d0ba0, L_0x5555595119d0;
L_0x555559511db0 .concat8 [ 1 1 0 0], v0x5555594d1ed0_0, v0x5555594d1060_0;
L_0x555559512280 .part L_0x555559511db0, 0, 1;
L_0x5555595123b0 .part L_0x555559511db0, 1, 1;
S_0x5555594d09b0 .scope generate, "g_hw_update" "g_hw_update" 9 259, 9 259 0, S_0x5555594cf7f0;
 .timescale 0 0;
L_0x555559511b20 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_hw_update, 1, L_0x7f7a706d0c78, L_0x55555951b2f0, L_0x7f7a706d0d08 (v0x5555594d2e90_0, v0x5555594d2cf0_0, v0x5555594d2b30_0) S_0x5555594d29a0;
S_0x5555594d0b90 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555594cf7f0;
 .timescale 0 0;
L_0x555559512060 .functor BUFZ 1, v0x5555594d1af0_0, C4<0>, C4<0>, C4<0>;
S_0x5555594d0d90 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d0fa0_0 .net *"_ivl_1", 0 0, v0x5555594d1060_0;  1 drivers
v0x5555594d1060_0 .var "r_trigger", 0 0;
S_0x5555594d1120 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d1300_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0ba0;  1 drivers
S_0x5555594d1400 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555594cf7f0;
 .timescale 0 0;
S_0x5555594d1630 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d1810_0 .net *"_ivl_1", 0 0, L_0x5555595119d0;  1 drivers
L_0x5555595119d0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_sw_write_update, 1, L_0x5555594fdce0, L_0x7f7a706d0c30, L_0x7f7a706d0be8 (v0x5555594d41a0_0, v0x5555594d40e0_0, v0x5555594d4040_0) S_0x5555594d3ca0;
S_0x5555594d1910 .scope generate, "g_value" "g_value" 9 326, 9 326 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d1af0_0 .var "r_value", 0 0;
S_0x5555594d1bf0 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d1dd0_0 .net *"_ivl_1", 0 0, v0x5555594d1ed0_0;  1 drivers
v0x5555594d1ed0_0 .var "r_trigger", 0 0;
S_0x5555594d1f90 .scope autofunction.vec4.s1, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d2170_0 .var "clear", 0 0;
v0x5555594d2270_0 .var "current_value", 0 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555594d1f90
v0x5555594d2410_0 .var/i "i", 31 0;
v0x5555594d24f0_0 .var "set", 0 0;
v0x5555594d25d0 .array "set_clear", 1 0, 0 0;
v0x5555594d2690_0 .var "value", 0 0;
v0x5555594d2770_0 .var "write_data", 0 0;
v0x5555594d2850_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_hw_next_value ;
    %load/vec4 v0x5555594d24f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594d25d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594d25d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d2410_0, 0, 32;
T_24.303 ; Top of for-loop
    %load/vec4 v0x5555594d2410_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_24.304, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594d25d0, 4;
    %load/vec4 v0x5555594d2410_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.306, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d2410_0;
    %store/vec4 v0x5555594d2690_0, 4, 1;
    %jmp T_24.307;
T_24.306 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594d25d0, 4;
    %load/vec4 v0x5555594d2410_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.308, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d2410_0;
    %store/vec4 v0x5555594d2690_0, 4, 1;
    %jmp T_24.309;
T_24.308 ;
    %load/vec4 v0x5555594d2270_0;
    %load/vec4 v0x5555594d2410_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594d2410_0;
    %store/vec4 v0x5555594d2690_0, 4, 1;
T_24.309 ;
T_24.307 ;
T_24.305 ; for-loop step statement
    %load/vec4 v0x5555594d2410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d2410_0, 0, 32;
    %jmp T_24.303;
T_24.304 ; for-loop exit label
    %load/vec4 v0x5555594d2690_0;
    %ret/vec4 0, 0, 1;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x5555594d29a0 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d2b30_0 .var "clear", 0 0;
; Variable get_hw_update is vec4 return value of scope S_0x5555594d29a0
v0x5555594d2cf0_0 .var "set", 0 0;
v0x5555594d2db0_0 .var "update", 2 0;
v0x5555594d2e90_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d2db0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.310, 8;
    %load/vec4 v0x5555594d2cf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.310;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d2db0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d2db0_0, 4, 1;
    %load/vec4 v0x5555594d2db0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_25.312, 8;
    %load/vec4 v0x5555594d2db0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.312;
    %flag_get/vec4 8;
    %jmp/1 T_25.311, 8;
    %load/vec4 v0x5555594d2db0_0;
    %parti/s 1, 2, 3;
    %or;
T_25.311;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555594d2fa0 .scope autofunction.vec4.s1, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d3180_0 .var "current_value", 0 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555594d2fa0
v0x5555594d3360_0 .var "mask", 0 0;
v0x5555594d3420_0 .var "value", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.313, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.314, 6;
    %load/vec4 v0x5555594d3180_0;
    %store/vec4 v0x5555594d3420_0, 0, 1;
    %jmp T_26.316;
T_26.313 ;
    %load/vec4 v0x5555594d3360_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_26.317, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.318, 8;
T_26.317 ; End of true expr.
    %load/vec4 v0x5555594d3180_0;
    %jmp/0 T_26.318, 8;
 ; End of false expr.
    %blend;
T_26.318;
    %store/vec4 v0x5555594d3420_0, 0, 1;
    %jmp T_26.316;
T_26.314 ;
    %load/vec4 v0x5555594d3360_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_26.319, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.320, 8;
T_26.319 ; End of true expr.
    %load/vec4 v0x5555594d3180_0;
    %jmp/0 T_26.320, 8;
 ; End of false expr.
    %blend;
T_26.320;
    %store/vec4 v0x5555594d3420_0, 0, 1;
    %jmp T_26.316;
T_26.316 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594d3420_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555594d3500 .scope autofunction.vec4.s1, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555594cf7f0;
 .timescale 0 0;
v0x5555594d36e0_0 .var "current_value", 0 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555594d3500
v0x5555594d38c0_0 .var/i "i", 31 0;
v0x5555594d39b0_0 .var "mask", 0 0;
v0x5555594d3a90_0 .var "value", 0 0;
v0x5555594d3bc0_0 .var "write_data", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555594d36e0_0;
    %store/vec4 v0x5555594d3a90_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_27.321, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_27.322, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_27.323, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_27.324, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_27.325, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_27.326, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_27.327, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_27.328, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_27.329, 6;
    %jmp T_27.331;
T_27.321 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.332 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.333, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.335, 8;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.335 ;
T_27.334 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.332;
T_27.333 ; for-loop exit label
    %jmp T_27.331;
T_27.322 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.337 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.338, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.342, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_27.342;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.340, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.340 ;
T_27.339 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.337;
T_27.338 ; for-loop exit label
    %jmp T_27.331;
T_27.323 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.343 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.344, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.348, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %and;
T_27.348;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.346, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.346 ;
T_27.345 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.343;
T_27.344 ; for-loop exit label
    %jmp T_27.331;
T_27.324 ;
    %load/vec4 v0x5555594d39b0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_27.349, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594d3a90_0, 0, 1;
T_27.349 ;
    %jmp T_27.331;
T_27.325 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.351 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.352, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.356, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_27.356;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.354, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.354 ;
T_27.353 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.351;
T_27.352 ; for-loop exit label
    %jmp T_27.331;
T_27.326 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.357 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.358, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.362, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %and;
T_27.362;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.360, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.360 ;
T_27.359 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.357;
T_27.358 ; for-loop exit label
    %jmp T_27.331;
T_27.327 ;
    %load/vec4 v0x5555594d39b0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_27.363, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594d3a90_0, 0, 1;
T_27.363 ;
    %jmp T_27.331;
T_27.328 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.365 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.366, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.370, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_27.370;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.368, 8;
    %load/vec4 v0x5555594d36e0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.368 ;
T_27.367 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.365;
T_27.366 ; for-loop exit label
    %jmp T_27.331;
T_27.329 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
T_27.371 ; Top of for-loop
    %load/vec4 v0x5555594d38c0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_27.372, 5;
    %load/vec4 v0x5555594d39b0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.376, 9;
    %load/vec4 v0x5555594d3bc0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %and;
T_27.376;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.374, 8;
    %load/vec4 v0x5555594d36e0_0;
    %load/vec4 v0x5555594d38c0_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594d38c0_0;
    %store/vec4 v0x5555594d3a90_0, 4, 1;
T_27.374 ;
T_27.373 ; for-loop step statement
    %load/vec4 v0x5555594d38c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d38c0_0, 0, 32;
    %jmp T_27.371;
T_27.372 ; for-loop exit label
    %jmp T_27.331;
T_27.331 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594d3a90_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555594d3ca0 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555594cf7f0;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555594d3ca0
v0x5555594d3f60_0 .var "update", 2 0;
v0x5555594d4040_0 .var "write_done", 0 0;
v0x5555594d40e0_0 .var "write_enable", 0 0;
v0x5555594d41a0_0 .var "write_valid", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x5555594d41a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d3f60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d3f60_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d3f60_0, 4, 1;
    %load/vec4 v0x5555594d3f60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.378, 9;
    %load/vec4 v0x5555594d3f60_0;
    %parti/s 1, 1, 2;
    %and;
T_28.378;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_28.377, 8;
    %load/vec4 v0x5555594d3f60_0;
    %parti/s 1, 2, 3;
    %and;
T_28.377;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594d5c10 .scope generate, "g_wden" "g_wden" 8 117, 8 117 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555594d5da0 .scope module, "u_bit_field" "rggen_bit_field" 8 123, 9 2 0, S_0x5555594d5c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 1 "i_sw_mask";
    .port_info 6 /INPUT 1 "i_sw_write_data";
    .port_info 7 /OUTPUT 1 "o_sw_read_data";
    .port_info 8 /OUTPUT 1 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 1 "i_hw_write_data";
    .port_info 13 /INPUT 1 "i_hw_set";
    .port_info 14 /INPUT 1 "i_hw_clear";
    .port_info 15 /INPUT 1 "i_value";
    .port_info 16 /INPUT 1 "i_mask";
    .port_info 17 /OUTPUT 1 "o_value";
    .port_info 18 /OUTPUT 1 "o_value_unmasked";
P_0x5555594d5fa0 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555594d5fe0 .param/l "EXTERNAL_READ_DATA" 0 9 16, C4<0>;
P_0x5555594d6020 .param/l "HW_ACCESS" 0 9 12, C4<000>;
P_0x5555594d6060 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000000001>;
P_0x5555594d60a0 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000000001>;
P_0x5555594d60e0 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555594d6120 .param/l "INITIAL_VALUE" 0 9 4, C4<0>;
P_0x5555594d6160 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555594d61a0 .param/l "STORAGE" 0 9 15, C4<1>;
P_0x5555594d61e0 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555594d6220 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555594d6260 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555594d62a0 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555594d62e0 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000001>;
P_0x5555594d6320 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555594d6360 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555594d63a0 .param/l "SW_WRITE_ONCE" 0 9 9, +C4<00000000000000000000000000000000>;
P_0x5555594d63e0 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000000>;
P_0x5555594d6420 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000000001>;
L_0x55555950f0a0 .functor BUFZ 1, L_0x55555950efe0, C4<0>, C4<0>, C4<0>;
L_0x55555950f160 .functor BUFZ 1, v0x5555594d7e70_0, C4<0>, C4<0>, C4<0>;
L_0x55555950f390 .functor BUFZ 1, v0x5555594d7e70_0, C4<0>, C4<0>, C4<0>;
L_0x55555950f520 .functor BUFZ 1, v0x5555594d7e70_0, C4<0>, C4<0>, C4<0>;
v0x5555594da770_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594da830_0 .net "i_hw_clear", 0 0, L_0x7f7a706d0570;  1 drivers
L_0x7f7a706d0528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594da910_0 .net "i_hw_set", 0 0, L_0x7f7a706d0528;  1 drivers
L_0x7f7a706d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594da9d0_0 .net "i_hw_write_data", 0 0, L_0x7f7a706d04e0;  1 drivers
L_0x7f7a706d0498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594daab0_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d0498;  1 drivers
L_0x7f7a706d0600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594dabc0_0 .net "i_mask", 0 0, L_0x7f7a706d0600;  1 drivers
v0x5555594daca0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594dad40_0 .net "i_sw_mask", 0 0, L_0x55555950f5c0;  1 drivers
v0x5555594dae20_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594dafe0_0 .net "i_sw_write_data", 0 0, L_0x55555950f660;  1 drivers
L_0x7f7a706d0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594db0c0_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d0450;  1 drivers
v0x5555594db180_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
L_0x7f7a706d05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594db2b0_0 .net "i_value", 0 0, L_0x7f7a706d05b8;  1 drivers
v0x5555594db390_0 .net "o_read_trigger", 0 0, L_0x55555950f2c0;  1 drivers
v0x5555594db450_0 .net "o_sw_read_data", 0 0, L_0x55555950f0a0;  1 drivers
v0x5555594db530_0 .net "o_sw_value", 0 0, L_0x55555950f160;  1 drivers
v0x5555594db610_0 .net "o_value", 0 0, L_0x55555950f390;  alias, 1 drivers
v0x5555594db7e0_0 .net "o_value_unmasked", 0 0, L_0x55555950f520;  1 drivers
v0x5555594db8a0_0 .net "o_write_trigger", 0 0, L_0x55555950f1d0;  1 drivers
L_0x7f7a706d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594db960_0 .net "w_hw_update", 0 0, L_0x7f7a706d0330;  1 drivers
v0x5555594dba20_0 .net "w_read_data", 0 0, L_0x55555950efe0;  1 drivers
v0x5555594dbb00_0 .net "w_sw_update", 1 0, L_0x55555950eca0;  1 drivers
L_0x7f7a706d0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594dbbe0_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d0378;  1 drivers
v0x5555594dbca0_0 .net "w_trigger", 1 0, L_0x55555950ee30;  1 drivers
v0x5555594dbd80_0 .net "w_value", 0 0, v0x5555594d7e70_0;  1 drivers
L_0x7f7a706d02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555950eca0 .concat8 [ 1 1 0 0], L_0x7f7a706d02e8, L_0x55555950ed40;
L_0x7f7a706d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55555950ee30 .concat8 [ 1 1 0 0], L_0x7f7a706d03c0, L_0x7f7a706d0408;
L_0x55555950f1d0 .part L_0x55555950ee30, 0, 1;
L_0x55555950f2c0 .part L_0x55555950ee30, 1, 1;
S_0x5555594d6fd0 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555594d5da0;
 .timescale 0 0;
L_0x55555950efe0 .functor BUFZ 1, v0x5555594d7e70_0, C4<0>, C4<0>, C4<0>;
S_0x5555594d71b0 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d73b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0408;  1 drivers
S_0x5555594d7490 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d76a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d02e8;  1 drivers
S_0x5555594d7780 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555594d5da0;
 .timescale 0 0;
S_0x5555594d7960 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d7b90_0 .net *"_ivl_1", 0 0, L_0x55555950ed40;  1 drivers
L_0x55555950ed40 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_sw_write_update, 1, L_0x5555594fdce0, L_0x7f7a706d0450, L_0x7f7a706d0378 (v0x5555594da640_0, v0x5555594da580_0, v0x5555594da4e0_0) S_0x5555594da140;
S_0x5555594d7c90 .scope generate, "g_value" "g_value" 9 326, 9 326 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d7e70_0 .var "r_value", 0 0;
S_0x5555594d7f70 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d8150_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d03c0;  1 drivers
S_0x5555594d8250 .scope generate, "genblk3" "genblk3" 9 259, 9 259 0, S_0x5555594d5da0;
 .timescale 0 0;
S_0x5555594d8430 .scope autofunction.vec4.s1, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d8610_0 .var "clear", 0 0;
v0x5555594d8710_0 .var "current_value", 0 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555594d8430
v0x5555594d88b0_0 .var/i "i", 31 0;
v0x5555594d8990_0 .var "set", 0 0;
v0x5555594d8a70 .array "set_clear", 1 0, 0 0;
v0x5555594d8b30_0 .var "value", 0 0;
v0x5555594d8c10_0 .var "write_data", 0 0;
v0x5555594d8cf0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_hw_next_value ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594d8a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594d8a70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d88b0_0, 0, 32;
T_29.379 ; Top of for-loop
    %load/vec4 v0x5555594d88b0_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_29.380, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594d8a70, 4;
    %load/vec4 v0x5555594d88b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.382, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d88b0_0;
    %store/vec4 v0x5555594d8b30_0, 4, 1;
    %jmp T_29.383;
T_29.382 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594d8a70, 4;
    %load/vec4 v0x5555594d88b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.384, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d88b0_0;
    %store/vec4 v0x5555594d8b30_0, 4, 1;
    %jmp T_29.385;
T_29.384 ;
    %load/vec4 v0x5555594d8710_0;
    %load/vec4 v0x5555594d88b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594d88b0_0;
    %store/vec4 v0x5555594d8b30_0, 4, 1;
T_29.385 ;
T_29.383 ;
T_29.381 ; for-loop step statement
    %load/vec4 v0x5555594d88b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d88b0_0, 0, 32;
    %jmp T_29.379;
T_29.380 ; for-loop exit label
    %load/vec4 v0x5555594d8b30_0;
    %ret/vec4 0, 0, 1;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x5555594d8e40 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d8fd0_0 .var "clear", 0 0;
; Variable get_hw_update is vec4 return value of scope S_0x5555594d8e40
v0x5555594d9190_0 .var "set", 0 0;
v0x5555594d9250_0 .var "update", 2 0;
v0x5555594d9330_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d9250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d9250_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594d9250_0, 4, 1;
    %load/vec4 v0x5555594d9250_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_30.387, 8;
    %load/vec4 v0x5555594d9250_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.387;
    %flag_get/vec4 8;
    %jmp/1 T_30.386, 8;
    %load/vec4 v0x5555594d9250_0;
    %parti/s 1, 2, 3;
    %or;
T_30.386;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555594d9440 .scope autofunction.vec4.s1, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d9620_0 .var "current_value", 0 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555594d9440
v0x5555594d9800_0 .var "mask", 0 0;
v0x5555594d98c0_0 .var "value", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_31.388, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_31.389, 6;
    %load/vec4 v0x5555594d9620_0;
    %store/vec4 v0x5555594d98c0_0, 0, 1;
    %jmp T_31.391;
T_31.388 ;
    %load/vec4 v0x5555594d9800_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_31.392, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.393, 8;
T_31.392 ; End of true expr.
    %load/vec4 v0x5555594d9620_0;
    %jmp/0 T_31.393, 8;
 ; End of false expr.
    %blend;
T_31.393;
    %store/vec4 v0x5555594d98c0_0, 0, 1;
    %jmp T_31.391;
T_31.389 ;
    %load/vec4 v0x5555594d9800_0;
    %cmpi/ne 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_31.394, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_31.395, 8;
T_31.394 ; End of true expr.
    %load/vec4 v0x5555594d9620_0;
    %jmp/0 T_31.395, 8;
 ; End of false expr.
    %blend;
T_31.395;
    %store/vec4 v0x5555594d98c0_0, 0, 1;
    %jmp T_31.391;
T_31.391 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594d98c0_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555594d99a0 .scope autofunction.vec4.s1, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555594d5da0;
 .timescale 0 0;
v0x5555594d9b80_0 .var "current_value", 0 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555594d99a0
v0x5555594d9d60_0 .var/i "i", 31 0;
v0x5555594d9e50_0 .var "mask", 0 0;
v0x5555594d9f30_0 .var "value", 0 0;
v0x5555594da060_0 .var "write_data", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555594d9b80_0;
    %store/vec4 v0x5555594d9f30_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_32.396, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_32.397, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_32.398, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_32.399, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_32.400, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_32.401, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_32.402, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_32.403, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_32.404, 6;
    %jmp T_32.406;
T_32.396 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.407 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.408, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.410, 8;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.410 ;
T_32.409 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.407;
T_32.408 ; for-loop exit label
    %jmp T_32.406;
T_32.397 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.412 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.413, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.417, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %nor/r;
    %and;
T_32.417;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.415, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.415 ;
T_32.414 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.412;
T_32.413 ; for-loop exit label
    %jmp T_32.406;
T_32.398 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.418 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.419, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.423, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %and;
T_32.423;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.421, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.421 ;
T_32.420 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.418;
T_32.419 ; for-loop exit label
    %jmp T_32.406;
T_32.399 ;
    %load/vec4 v0x5555594d9e50_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_32.424, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594d9f30_0, 0, 1;
T_32.424 ;
    %jmp T_32.406;
T_32.400 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.426 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.427, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.431, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %nor/r;
    %and;
T_32.431;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.429, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.429 ;
T_32.428 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.426;
T_32.427 ; for-loop exit label
    %jmp T_32.406;
T_32.401 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.432 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.433, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.437, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %and;
T_32.437;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.435, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.435 ;
T_32.434 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.432;
T_32.433 ; for-loop exit label
    %jmp T_32.406;
T_32.402 ;
    %load/vec4 v0x5555594d9e50_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_32.438, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594d9f30_0, 0, 1;
T_32.438 ;
    %jmp T_32.406;
T_32.403 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.440 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.441, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.445, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %nor/r;
    %and;
T_32.445;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.443, 8;
    %load/vec4 v0x5555594d9b80_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.443 ;
T_32.442 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.440;
T_32.441 ; for-loop exit label
    %jmp T_32.406;
T_32.404 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
T_32.446 ; Top of for-loop
    %load/vec4 v0x5555594d9d60_0;
    %cmpi/s 1, 0, 32;
	  %jmp/0xz T_32.447, 5;
    %load/vec4 v0x5555594d9e50_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.451, 9;
    %load/vec4 v0x5555594da060_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %and;
T_32.451;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.449, 8;
    %load/vec4 v0x5555594d9b80_0;
    %load/vec4 v0x5555594d9d60_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594d9d60_0;
    %store/vec4 v0x5555594d9f30_0, 4, 1;
T_32.449 ;
T_32.448 ; for-loop step statement
    %load/vec4 v0x5555594d9d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594d9d60_0, 0, 32;
    %jmp T_32.446;
T_32.447 ; for-loop exit label
    %jmp T_32.406;
T_32.406 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594d9f30_0;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555594da140 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555594d5da0;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555594da140
v0x5555594da400_0 .var "update", 2 0;
v0x5555594da4e0_0 .var "write_done", 0 0;
v0x5555594da580_0 .var "write_enable", 0 0;
v0x5555594da640_0 .var "write_valid", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x5555594da640_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594da400_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594da400_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594da400_0, 4, 1;
    %load/vec4 v0x5555594da400_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.453, 9;
    %load/vec4 v0x5555594da400_0;
    %parti/s 1, 1, 2;
    %and;
T_33.453;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_33.452, 8;
    %load/vec4 v0x5555594da400_0;
    %parti/s 1, 2, 3;
    %and;
T_33.452;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594dc160 .scope generate, "g_wtocnt" "g_wtocnt" 8 239, 8 239 0, S_0x55555947a6e0;
 .timescale 0 0;
S_0x5555594dc2f0 .scope module, "u_bit_field" "rggen_bit_field" 8 245, 9 2 0, S_0x5555594dc160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_sw_write_valid";
    .port_info 3 /INPUT 1 "i_sw_write_enable";
    .port_info 4 /INPUT 1 "i_sw_read_valid";
    .port_info 5 /INPUT 10 "i_sw_mask";
    .port_info 6 /INPUT 10 "i_sw_write_data";
    .port_info 7 /OUTPUT 10 "o_sw_read_data";
    .port_info 8 /OUTPUT 10 "o_sw_value";
    .port_info 9 /OUTPUT 1 "o_write_trigger";
    .port_info 10 /OUTPUT 1 "o_read_trigger";
    .port_info 11 /INPUT 1 "i_hw_write_enable";
    .port_info 12 /INPUT 10 "i_hw_write_data";
    .port_info 13 /INPUT 10 "i_hw_set";
    .port_info 14 /INPUT 10 "i_hw_clear";
    .port_info 15 /INPUT 10 "i_value";
    .port_info 16 /INPUT 10 "i_mask";
    .port_info 17 /OUTPUT 10 "o_value";
    .port_info 18 /OUTPUT 10 "o_value_unmasked";
P_0x5555594dc4a0 .param/l "EXTERNAL_MASK" 0 9 17, C4<0>;
P_0x5555594dc4e0 .param/l "EXTERNAL_READ_DATA" 0 9 16, C4<0>;
P_0x5555594dc520 .param/l "HW_ACCESS" 0 9 12, C4<000>;
P_0x5555594dc560 .param/l "HW_CLEAR_WIDTH" 0 9 14, +C4<00000000000000000000000000001010>;
P_0x5555594dc5a0 .param/l "HW_SET_WIDTH" 0 9 13, +C4<00000000000000000000000000001010>;
P_0x5555594dc5e0 .param/l "HW_WRITE_ENABLE_POLARITY" 0 9 11, C4<1>;
P_0x5555594dc620 .param/l "INITIAL_VALUE" 0 9 4, C4<1111111111>;
P_0x5555594dc660 .param/l "PRECEDENCE_ACCESS" 0 9 5, +C4<00000000000000000000000000000001>;
P_0x5555594dc6a0 .param/l "STORAGE" 0 9 15, C4<1>;
P_0x5555594dc6e0 .param/l "SW_READABLE" 1 9 41, C4<1>;
P_0x5555594dc720 .param/l "SW_READ_ACTION" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x5555594dc760 .param/l "SW_READ_UPDATE" 1 9 42, C4<0>;
P_0x5555594dc7a0 .param/l "SW_WRITABLE" 1 9 40, C4<1>;
P_0x5555594dc7e0 .param/l "SW_WRITE_ACTION" 0 9 7, +C4<00000000000000000000000000000001>;
P_0x5555594dc820 .param/l "SW_WRITE_CONTROL" 0 9 8, C4<0>;
P_0x5555594dc860 .param/l "SW_WRITE_ENABLE_POLARITY" 0 9 10, C4<1>;
P_0x5555594dc8a0 .param/l "SW_WRITE_ONCE" 0 9 9, +C4<00000000000000000000000000000000>;
P_0x5555594dc8e0 .param/l "TRIGGER" 0 9 18, +C4<00000000000000000000000000000000>;
P_0x5555594dc920 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000001010>;
L_0x555559513060 .functor BUFZ 10, L_0x555559512f70, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x555559513120 .functor BUFZ 10, v0x5555594de4c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x555559513380 .functor BUFZ 10, v0x5555594de4c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x555559513510 .functor BUFZ 10, v0x5555594de4c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5555594e0df0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
L_0x7f7a706d10b0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e0eb0_0 .net "i_hw_clear", 9 0, L_0x7f7a706d10b0;  1 drivers
L_0x7f7a706d1068 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e0f90_0 .net "i_hw_set", 9 0, L_0x7f7a706d1068;  1 drivers
L_0x7f7a706d1020 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e1050_0 .net "i_hw_write_data", 9 0, L_0x7f7a706d1020;  1 drivers
L_0x7f7a706d0fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594e1130_0 .net "i_hw_write_enable", 0 0, L_0x7f7a706d0fd8;  1 drivers
L_0x7f7a706d1140 .functor BUFT 1, C4<1111111111>, C4<0>, C4<0>, C4<0>;
v0x5555594e1240_0 .net "i_mask", 9 0, L_0x7f7a706d1140;  1 drivers
v0x5555594e1320_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594e13c0_0 .net "i_sw_mask", 9 0, L_0x5555595135e0;  1 drivers
v0x5555594e14a0_0 .net "i_sw_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594e15d0_0 .net "i_sw_write_data", 9 0, L_0x555559513680;  1 drivers
L_0x7f7a706d0f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594e16b0_0 .net "i_sw_write_enable", 0 0, L_0x7f7a706d0f90;  1 drivers
v0x5555594e1770_0 .net "i_sw_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
L_0x7f7a706d10f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e1810_0 .net "i_value", 9 0, L_0x7f7a706d10f8;  1 drivers
v0x5555594e18f0_0 .net "o_read_trigger", 0 0, L_0x5555595132b0;  1 drivers
v0x5555594e19b0_0 .net "o_sw_read_data", 9 0, L_0x555559513060;  1 drivers
v0x5555594e1a90_0 .net "o_sw_value", 9 0, L_0x555559513120;  1 drivers
v0x5555594e1b70_0 .net "o_value", 9 0, L_0x555559513380;  alias, 1 drivers
v0x5555594e1d40_0 .net "o_value_unmasked", 9 0, L_0x555559513510;  1 drivers
v0x5555594e1e00_0 .net "o_write_trigger", 0 0, L_0x555559513190;  1 drivers
L_0x7f7a706d0e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594e1ec0_0 .net "w_hw_update", 0 0, L_0x7f7a706d0e70;  1 drivers
v0x5555594e1f80_0 .net "w_read_data", 9 0, L_0x555559512f70;  1 drivers
v0x5555594e2060_0 .net "w_sw_update", 1 0, L_0x555559512930;  1 drivers
L_0x7f7a706d0eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594e2140_0 .net "w_sw_write_done", 0 0, L_0x7f7a706d0eb8;  1 drivers
v0x5555594e2200_0 .net "w_trigger", 1 0, L_0x555559512d60;  1 drivers
v0x5555594e22e0_0 .net "w_value", 9 0, v0x5555594de4c0_0;  1 drivers
L_0x7f7a706d0de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559512930 .concat8 [ 1 1 0 0], L_0x7f7a706d0de0, L_0x555559512ba0;
L_0x7f7a706d0f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d0f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559512d60 .concat8 [ 1 1 0 0], L_0x7f7a706d0f00, L_0x7f7a706d0f48;
L_0x555559513190 .part L_0x555559512d60, 0, 1;
L_0x5555595132b0 .part L_0x555559512d60, 1, 1;
S_0x5555594dd4d0 .scope generate, "g_read_data" "g_read_data" 9 382, 9 382 0, S_0x5555594dc2f0;
 .timescale 0 0;
L_0x555559512f70 .functor BUFZ 10, v0x5555594de4c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
S_0x5555594dd660 .scope generate, "g_read_trigger" "g_read_trigger" 9 304, 9 304 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594dd860_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0f48;  1 drivers
S_0x5555594dd940 .scope generate, "g_sw_read_update" "g_sw_read_update" 9 245, 9 245 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594ddb50_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0de0;  1 drivers
S_0x5555594ddc30 .scope generate, "g_sw_write_done" "g_sw_write_done" 9 268, 9 268 0, S_0x5555594dc2f0;
 .timescale 0 0;
S_0x5555594dde10 .scope generate, "g_sw_write_update" "g_sw_write_update" 9 252, 9 252 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594de040_0 .net *"_ivl_0", 9 0, L_0x555559512a50;  1 drivers
L_0x7f7a706d0e28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594de140_0 .net *"_ivl_3", 8 0, L_0x7f7a706d0e28;  1 drivers
v0x5555594de220_0 .net *"_ivl_5", 0 0, L_0x555559512ba0;  1 drivers
L_0x555559512a50 .concat [ 1 9 0 0], L_0x5555594fdce0, L_0x7f7a706d0e28;
L_0x555559512ba0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_sw_write_update, 1, L_0x555559512a50, L_0x7f7a706d0f90, L_0x7f7a706d0eb8 (v0x5555594e0cc0_0, v0x5555594e0c00_0, v0x5555594e0b60_0) S_0x5555594e07c0;
S_0x5555594de2e0 .scope generate, "g_value" "g_value" 9 326, 9 326 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594de4c0_0 .var "r_value", 9 0;
S_0x5555594de5c0 .scope generate, "g_write_trigger" "g_write_trigger" 9 287, 9 287 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594de7a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d0f00;  1 drivers
S_0x5555594de8a0 .scope generate, "genblk3" "genblk3" 9 259, 9 259 0, S_0x5555594dc2f0;
 .timescale 0 0;
S_0x5555594dea80 .scope autofunction.vec4.s10, "get_hw_next_value" "get_hw_next_value" 9 177, 9 177 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594dec60_0 .var "clear", 9 0;
v0x5555594ded60_0 .var "current_value", 9 0;
; Variable get_hw_next_value is vec4 return value of scope S_0x5555594dea80
v0x5555594def30_0 .var/i "i", 31 0;
v0x5555594df010_0 .var "set", 9 0;
v0x5555594df0f0 .array "set_clear", 1 0, 9 0;
v0x5555594df1b0_0 .var "value", 9 0;
v0x5555594df290_0 .var "write_data", 9 0;
v0x5555594df370_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_hw_next_value ;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594df0f0, 4, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5555594df0f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594def30_0, 0, 32;
T_34.454 ; Top of for-loop
    %load/vec4 v0x5555594def30_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_34.455, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594df0f0, 4;
    %load/vec4 v0x5555594def30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.457, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594def30_0;
    %store/vec4 v0x5555594df1b0_0, 4, 1;
    %jmp T_34.458;
T_34.457 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555594df0f0, 4;
    %load/vec4 v0x5555594def30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.459, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594def30_0;
    %store/vec4 v0x5555594df1b0_0, 4, 1;
    %jmp T_34.460;
T_34.459 ;
    %load/vec4 v0x5555594ded60_0;
    %load/vec4 v0x5555594def30_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594def30_0;
    %store/vec4 v0x5555594df1b0_0, 4, 1;
T_34.460 ;
T_34.458 ;
T_34.456 ; for-loop step statement
    %load/vec4 v0x5555594def30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594def30_0, 0, 32;
    %jmp T_34.454;
T_34.455 ; for-loop exit label
    %load/vec4 v0x5555594df1b0_0;
    %ret/vec4 0, 0, 10;  Assign to get_hw_next_value (store_vec4_to_lval)
    %end;
S_0x5555594df4c0 .scope autofunction.vec4.s1, "get_hw_update" "get_hw_update" 9 72, 9 72 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594df650_0 .var "clear", 9 0;
; Variable get_hw_update is vec4 return value of scope S_0x5555594df4c0
v0x5555594df810_0 .var "set", 9 0;
v0x5555594df8d0_0 .var "update", 2 0;
v0x5555594df9b0_0 .var "write_enable", 0 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_hw_update ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594df8d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594df8d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594df8d0_0, 4, 1;
    %load/vec4 v0x5555594df8d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_35.462, 8;
    %load/vec4 v0x5555594df8d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.462;
    %flag_get/vec4 8;
    %jmp/1 T_35.461, 8;
    %load/vec4 v0x5555594df8d0_0;
    %parti/s 1, 2, 3;
    %or;
T_35.461;
    %ret/vec4 0, 0, 1;  Assign to get_hw_update (store_vec4_to_lval)
    %end;
S_0x5555594dfac0 .scope autofunction.vec4.s10, "get_sw_read_next_value" "get_sw_read_next_value" 9 86, 9 86 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594dfca0_0 .var "current_value", 9 0;
; Variable get_sw_read_next_value is vec4 return value of scope S_0x5555594dfac0
v0x5555594dfe80_0 .var "mask", 9 0;
v0x5555594dff40_0 .var "value", 9 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_sw_read_next_value ;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_36.463, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_36.464, 6;
    %load/vec4 v0x5555594dfca0_0;
    %store/vec4 v0x5555594dff40_0, 0, 10;
    %jmp T_36.466;
T_36.463 ;
    %load/vec4 v0x5555594dfe80_0;
    %cmpi/ne 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_36.467, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_36.468, 8;
T_36.467 ; End of true expr.
    %load/vec4 v0x5555594dfca0_0;
    %jmp/0 T_36.468, 8;
 ; End of false expr.
    %blend;
T_36.468;
    %store/vec4 v0x5555594dff40_0, 0, 10;
    %jmp T_36.466;
T_36.464 ;
    %load/vec4 v0x5555594dfe80_0;
    %cmpi/ne 0, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_36.469, 8;
    %pushi/vec4 1023, 0, 10;
    %jmp/1 T_36.470, 8;
T_36.469 ; End of true expr.
    %load/vec4 v0x5555594dfca0_0;
    %jmp/0 T_36.470, 8;
 ; End of false expr.
    %blend;
T_36.470;
    %store/vec4 v0x5555594dff40_0, 0, 10;
    %jmp T_36.466;
T_36.466 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594dff40_0;
    %ret/vec4 0, 0, 10;  Assign to get_sw_read_next_value (store_vec4_to_lval)
    %end;
S_0x5555594e0020 .scope autofunction.vec4.s10, "get_sw_write_next_value" "get_sw_write_next_value" 9 101, 9 101 0, S_0x5555594dc2f0;
 .timescale 0 0;
v0x5555594e0200_0 .var "current_value", 9 0;
; Variable get_sw_write_next_value is vec4 return value of scope S_0x5555594e0020
v0x5555594e03e0_0 .var/i "i", 31 0;
v0x5555594e04d0_0 .var "mask", 9 0;
v0x5555594e05b0_0 .var "value", 9 0;
v0x5555594e06e0_0 .var "write_data", 9 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_sw_write_next_value ;
    %load/vec4 v0x5555594e0200_0;
    %store/vec4 v0x5555594e05b0_0, 0, 10;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_37.471, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_37.472, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_37.473, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_37.474, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_37.475, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_37.476, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_37.477, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_37.478, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_37.479, 6;
    %jmp T_37.481;
T_37.471 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.482 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.483, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.485, 8;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.485 ;
T_37.484 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.482;
T_37.483 ; for-loop exit label
    %jmp T_37.481;
T_37.472 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.487 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.488, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.492, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_37.492;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.490, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.490 ;
T_37.489 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.487;
T_37.488 ; for-loop exit label
    %jmp T_37.481;
T_37.473 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.493 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.494, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.498, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %and;
T_37.498;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.496, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.496 ;
T_37.495 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.493;
T_37.494 ; for-loop exit label
    %jmp T_37.481;
T_37.474 ;
    %load/vec4 v0x5555594e04d0_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_37.499, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555594e05b0_0, 0, 10;
T_37.499 ;
    %jmp T_37.481;
T_37.475 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.501 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.502, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.506, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_37.506;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.504, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.504 ;
T_37.503 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.501;
T_37.502 ; for-loop exit label
    %jmp T_37.481;
T_37.476 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.507 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.508, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.512, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %and;
T_37.512;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.510, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.510 ;
T_37.509 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.507;
T_37.508 ; for-loop exit label
    %jmp T_37.481;
T_37.477 ;
    %load/vec4 v0x5555594e04d0_0;
    %cmpi/ne 0, 0, 10;
    %jmp/0xz  T_37.513, 4;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0x5555594e05b0_0, 0, 10;
T_37.513 ;
    %jmp T_37.481;
T_37.478 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.515 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.516, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.520, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_37.520;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.518, 8;
    %load/vec4 v0x5555594e0200_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.518 ;
T_37.517 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.515;
T_37.516 ; for-loop exit label
    %jmp T_37.481;
T_37.479 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
T_37.521 ; Top of for-loop
    %load/vec4 v0x5555594e03e0_0;
    %cmpi/s 10, 0, 32;
	  %jmp/0xz T_37.522, 5;
    %load/vec4 v0x5555594e04d0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.526, 9;
    %load/vec4 v0x5555594e06e0_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %and;
T_37.526;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.524, 8;
    %load/vec4 v0x5555594e0200_0;
    %load/vec4 v0x5555594e03e0_0;
    %part/s 1;
    %inv;
    %ix/getv/s 4, v0x5555594e03e0_0;
    %store/vec4 v0x5555594e05b0_0, 4, 1;
T_37.524 ;
T_37.523 ; for-loop step statement
    %load/vec4 v0x5555594e03e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e03e0_0, 0, 32;
    %jmp T_37.521;
T_37.522 ; for-loop exit label
    %jmp T_37.481;
T_37.481 ;
    %pop/vec4 1;
    %load/vec4 v0x5555594e05b0_0;
    %ret/vec4 0, 0, 10;  Assign to get_sw_write_next_value (store_vec4_to_lval)
    %end;
S_0x5555594e07c0 .scope autofunction.vec4.s1, "get_sw_write_update" "get_sw_write_update" 9 47, 9 47 0, S_0x5555594dc2f0;
 .timescale 0 0;
; Variable get_sw_write_update is vec4 return value of scope S_0x5555594e07c0
v0x5555594e0a80_0 .var "update", 2 0;
v0x5555594e0b60_0 .var "write_done", 0 0;
v0x5555594e0c00_0 .var "write_enable", 0 0;
v0x5555594e0cc0_0 .var "write_valid", 9 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_sw_write_update ;
    %load/vec4 v0x5555594e0cc0_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594e0a80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594e0a80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5555594e0a80_0, 4, 1;
    %load/vec4 v0x5555594e0a80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.528, 9;
    %load/vec4 v0x5555594e0a80_0;
    %parti/s 1, 1, 2;
    %and;
T_38.528;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_38.527, 8;
    %load/vec4 v0x5555594e0a80_0;
    %parti/s 1, 2, 3;
    %and;
T_38.527;
    %ret/vec4 0, 0, 1;  Assign to get_sw_write_update (store_vec4_to_lval)
    %end;
S_0x5555594e26c0 .scope module, "u_register" "rggen_default_register" 8 97, 10 1 0, S_0x55555947a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_register_valid";
    .port_info 3 /INPUT 2 "i_register_access";
    .port_info 4 /INPUT 3 "i_register_address";
    .port_info 5 /INPUT 32 "i_register_write_data";
    .port_info 6 /INPUT 32 "i_register_strobe";
    .port_info 7 /OUTPUT 1 "o_register_active";
    .port_info 8 /OUTPUT 1 "o_register_ready";
    .port_info 9 /OUTPUT 2 "o_register_status";
    .port_info 10 /OUTPUT 32 "o_register_read_data";
    .port_info 11 /OUTPUT 32 "o_register_value";
    .port_info 12 /OUTPUT 1 "o_bit_field_write_valid";
    .port_info 13 /OUTPUT 1 "o_bit_field_read_valid";
    .port_info 14 /OUTPUT 32 "o_bit_field_mask";
    .port_info 15 /OUTPUT 32 "o_bit_field_write_data";
    .port_info 16 /INPUT 32 "i_bit_field_read_data";
    .port_info 17 /INPUT 32 "i_bit_field_value";
P_0x5555594e2850 .param/l "ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000011>;
P_0x5555594e2890 .param/l "BUS_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
P_0x5555594e28d0 .param/l "DATA_WIDTH" 0 10 7, +C4<00000000000000000000000000100000>;
P_0x5555594e2910 .param/l "OFFSET_ADDRESS" 0 10 5, C4<000>;
P_0x5555594e2950 .param/l "READABLE" 0 10 2, +C4<00000000000000000000000000000001>;
P_0x5555594e2990 .param/l "WRITABLE" 0 10 3, +C4<00000000000000000000000000000001>;
v0x5555594e38b0_0 .net "i_bit_field_read_data", 31 0, L_0x555559514ba0;  alias, 1 drivers
v0x5555594ea010_0 .net "i_bit_field_value", 31 0, L_0x555559514e20;  alias, 1 drivers
v0x5555594ea0d0_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594ea170_0 .net "i_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594ea210_0 .net "i_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594ea300_0 .net "i_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x5555594ea3c0_0 .net "i_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x5555594ea460_0 .net "i_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x5555594ea520_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594ea5c0_0 .net "o_bit_field_mask", 31 0, L_0x55555951cbf0;  alias, 1 drivers
v0x5555594ea680_0 .net "o_bit_field_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594ea720_0 .net "o_bit_field_write_data", 31 0, L_0x5555594fea60;  alias, 1 drivers
v0x5555594ea7c0_0 .net "o_bit_field_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
v0x5555594ea860_0 .net "o_register_active", 0 0, L_0x5555594fe7a0;  1 drivers
v0x5555594ea900_0 .net "o_register_read_data", 31 0, L_0x5555594fe950;  1 drivers
v0x5555594ea9d0_0 .net "o_register_ready", 0 0, L_0x5555594fe810;  1 drivers
v0x5555594eaaa0_0 .net "o_register_status", 1 0, L_0x7f7a706d00f0;  1 drivers
v0x5555594eab70_0 .net "o_register_value", 31 0, L_0x5555594fead0;  1 drivers
S_0x5555594e2f40 .scope module, "u_register_common" "rggen_register_common" 10 35, 11 2 0, S_0x5555594e26c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_register_valid";
    .port_info 3 /INPUT 2 "i_register_access";
    .port_info 4 /INPUT 3 "i_register_address";
    .port_info 5 /INPUT 32 "i_register_write_data";
    .port_info 6 /INPUT 32 "i_register_strobe";
    .port_info 7 /OUTPUT 1 "o_register_active";
    .port_info 8 /OUTPUT 1 "o_register_ready";
    .port_info 9 /OUTPUT 2 "o_register_status";
    .port_info 10 /OUTPUT 32 "o_register_read_data";
    .port_info 11 /OUTPUT 32 "o_register_value";
    .port_info 12 /INPUT 1 "i_additional_match";
    .port_info 13 /OUTPUT 1 "o_bit_field_write_valid";
    .port_info 14 /OUTPUT 1 "o_bit_field_read_valid";
    .port_info 15 /OUTPUT 32 "o_bit_field_mask";
    .port_info 16 /OUTPUT 32 "o_bit_field_write_data";
    .port_info 17 /INPUT 32 "i_bit_field_read_data";
    .port_info 18 /INPUT 32 "i_bit_field_value";
P_0x5555594e3120 .param/l "ADDRESS_WIDTH" 0 11 5, +C4<00000000000000000000000000000011>;
P_0x5555594e3160 .param/l "BUS_BYTE_WIDTH" 1 11 32, +C4<00000000000000000000000000000100>;
P_0x5555594e31a0 .param/l "BUS_WIDTH" 0 11 7, +C4<00000000000000000000000000100000>;
P_0x5555594e31e0 .param/l "DATA_BYTE_WIDTH" 1 11 33, +C4<00000000000000000000000000000100>;
P_0x5555594e3220 .param/l "DATA_WIDTH" 0 11 8, +C4<00000000000000000000000000100000>;
P_0x5555594e3260 .param/l "OFFSET_ADDRESS" 0 11 6, C4<000>;
P_0x5555594e32a0 .param/l "READABLE" 0 11 3, +C4<00000000000000000000000000000001>;
P_0x5555594e32e0 .param/l "USE_ADDITIONAL_MATCH" 0 11 9, C4<0>;
P_0x5555594e3320 .param/l "WORDS" 1 11 31, +C4<00000000000000000000000000000001>;
P_0x5555594e3360 .param/l "WRITABLE" 0 11 4, +C4<00000000000000000000000000000001>;
L_0x7f7a706d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555594fdb90 .functor OR 1, L_0x5555594fe4d0, L_0x7f7a706d0180, C4<0>, C4<0>;
L_0x5555594fdc00 .functor AND 1, L_0x5555594fdb90, L_0x5555594fe590, C4<1>, C4<1>;
L_0x7f7a706d0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555594fdc70 .functor AND 1, L_0x7f7a706d0138, L_0x7f7a706d01c8, C4<1>, C4<1>;
L_0x5555594fdce0 .functor OR 1, L_0x5555594fdc00, L_0x5555594fdc70, C4<0>, C4<0>;
L_0x5555594fde20 .functor OR 1, L_0x5555594fe4d0, L_0x7f7a706d0180, C4<0>, C4<0>;
L_0x5555594fe020 .functor AND 1, L_0x5555594fde20, L_0x5555594fdf30, C4<1>, C4<1>;
L_0x5555594fe260 .functor AND 1, L_0x7f7a706d0138, L_0x5555594fe170, C4<1>, C4<1>;
L_0x5555594fe370 .functor OR 1, L_0x5555594fe020, L_0x5555594fe260, C4<0>, C4<0>;
L_0x5555594fe4d0 .functor AND 1, L_0x555559519010, L_0x5555594fdb20, C4<1>, C4<1>;
L_0x5555594fe6d0 .functor BUFZ 32, L_0x555559519190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555594fe7a0 .functor BUFZ 1, L_0x5555594fdb20, C4<0>, C4<0>, C4<0>;
L_0x5555594fe950 .functor BUFZ 32, L_0x5555594feb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555594fead0 .functor BUFZ 32, L_0x555559514e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555951cbf0 .functor BUFT 32, L_0x5555594fe630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555594fea60 .functor BUFT 32, L_0x5555594fe6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555594e7b70_0 .net *"_ivl_1", 0 0, L_0x5555594fdb90;  1 drivers
v0x5555594e7c30_0 .net *"_ivl_11", 0 0, L_0x5555594fde20;  1 drivers
v0x5555594e7cf0_0 .net *"_ivl_14", 0 0, L_0x5555594fdf30;  1 drivers
v0x5555594e7dc0_0 .net *"_ivl_16", 0 0, L_0x5555594fe020;  1 drivers
v0x5555594e7e80_0 .net *"_ivl_19", 0 0, L_0x5555594fe170;  1 drivers
v0x5555594e7f90_0 .net *"_ivl_21", 0 0, L_0x5555594fe260;  1 drivers
v0x5555594e8050_0 .net *"_ivl_4", 0 0, L_0x5555594fdc00;  1 drivers
v0x5555594e8110_0 .net *"_ivl_7", 0 0, L_0x5555594fdc70;  1 drivers
L_0x7f7a706d02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594e81d0_0 .net "i_additional_match", 0 0, L_0x7f7a706d02a0;  1 drivers
v0x5555594e8270_0 .net "i_bit_field_read_data", 31 0, L_0x555559514ba0;  alias, 1 drivers
v0x5555594e8340_0 .net "i_bit_field_value", 31 0, L_0x555559514e20;  alias, 1 drivers
v0x5555594e8400_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594e84a0_0 .net "i_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594e85f0_0 .net "i_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594e8740_0 .net "i_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x5555594e8800_0 .net "i_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x5555594e88a0_0 .net "i_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x5555594e8ac0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594e8b60_0 .net "o_bit_field_mask", 31 0, L_0x55555951cbf0;  alias, 1 drivers
v0x5555594e8c40_0 .net "o_bit_field_read_valid", 0 0, L_0x5555594fe370;  alias, 1 drivers
v0x5555594e8ce0_0 .net "o_bit_field_write_data", 31 0, L_0x5555594fea60;  alias, 1 drivers
v0x5555594e8dc0_0 .net "o_bit_field_write_valid", 0 0, L_0x5555594fdce0;  alias, 1 drivers
v0x5555594e8e60_0 .net "o_register_active", 0 0, L_0x5555594fe7a0;  alias, 1 drivers
v0x5555594e8f20_0 .net "o_register_read_data", 31 0, L_0x5555594fe950;  alias, 1 drivers
v0x5555594e9000_0 .net "o_register_ready", 0 0, L_0x5555594fe810;  alias, 1 drivers
v0x5555594e90c0_0 .net "o_register_status", 1 0, L_0x7f7a706d00f0;  alias, 1 drivers
v0x5555594e91a0_0 .net "o_register_value", 31 0, L_0x5555594fead0;  alias, 1 drivers
v0x5555594e9280_0 .net "w_active", 0 0, L_0x5555594fdb20;  1 drivers
v0x5555594e9340_0 .net "w_backdoor_valid", 0 0, L_0x7f7a706d0138;  1 drivers
v0x5555594e9400_0 .net "w_frontdoor_valid", 0 0, L_0x5555594fe4d0;  1 drivers
v0x5555594e94c0 .array "w_mask", 1 0;
v0x5555594e94c0_0 .net v0x5555594e94c0 0, 31 0, L_0x5555594fe630; 1 drivers
L_0x7f7a706d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e94c0_1 .net v0x5555594e94c0 1, 31 0, L_0x7f7a706d0210; 1 drivers
v0x5555594e95e0_0 .net "w_match", 0 0, L_0x5555594fda10;  1 drivers
v0x5555594e96f0_0 .net "w_pending_valid", 0 0, L_0x7f7a706d0180;  1 drivers
v0x5555594e99c0_0 .net "w_read_data", 31 0, L_0x5555594feb90;  1 drivers
v0x5555594e9a80 .array "w_write", 1 0;
v0x5555594e9a80_0 .net v0x5555594e9a80 0, 0 0, L_0x5555594fe590; 1 drivers
v0x5555594e9a80_1 .net v0x5555594e9a80 1, 0 0, L_0x7f7a706d01c8; 1 drivers
v0x5555594e9b60 .array "w_write_data", 1 0;
v0x5555594e9b60_0 .net v0x5555594e9b60 0, 31 0, L_0x5555594fe6d0; 1 drivers
L_0x7f7a706d0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594e9b60_1 .net v0x5555594e9b60 1, 31 0, L_0x7f7a706d0258; 1 drivers
L_0x5555594fdf30 .reduce/nor L_0x5555594fe590;
L_0x5555594fe170 .reduce/nor L_0x7f7a706d01c8;
L_0x5555594fe590 .part L_0x555559519080, 0, 1;
L_0x5555594fe630 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.u_register.u_register_common.get_mask, 32, L_0x5555594fda10, L_0x555559519200 (v0x5555594e7020_0, v0x5555594e7110_0) S_0x5555594e6c80;
L_0x5555594fe810 .reduce/nor L_0x7f7a706d0138;
S_0x5555594e3bc0 .scope autofunction.vec4.s3, "calc_start_address" "calc_start_address" 11 67, 11 67 0, S_0x5555594e2f40;
 .timescale 0 0;
; Variable calc_start_address is vec4 return value of scope S_0x5555594e3bc0
v0x5555594e3ea0_0 .var/i "delta", 31 0;
v0x5555594e3f80_0 .var/i "index", 31 0;
v0x5555594e4070_0 .var "offset_address", 2 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.u_register.u_register_common.calc_start_address ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555594e4070_0, 0, 3;
    %load/vec4 v0x5555594e3f80_0;
    %muli 4, 0, 32;
    %store/vec4 v0x5555594e3ea0_0, 0, 32;
    %load/vec4 v0x5555594e4070_0;
    %load/vec4 v0x5555594e3ea0_0;
    %parti/s 3, 0, 2;
    %add;
    %ret/vec4 0, 0, 3;  Assign to calc_start_address (store_vec4_to_lval)
    %end;
S_0x5555594e4150 .scope generate, "g_decoder[0]" "g_decoder[0]" 11 42, 11 42 0, S_0x5555594e2f40;
 .timescale 0 0;
P_0x5555594e4370 .param/l "g_i" 1 11 42, +C4<00>;
S_0x5555594e4430 .scope module, "u_decoder" "rggen_address_decoder" 11 51, 12 1 0, S_0x5555594e4150;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "i_address";
    .port_info 1 /INPUT 2 "i_access";
    .port_info 2 /INPUT 1 "i_additional_match";
    .port_info 3 /OUTPUT 1 "o_match";
P_0x5555594e4610 .param/l "ACCESS_BIT" 1 12 16, +C4<00000000000000000000000000000000>;
P_0x5555594e4650 .param/l "BEGIN_ADDRESS" 1 12 17, C4<0>;
P_0x5555594e4690 .param/l "BEGIN_ADDRESS_ALL_0" 1 12 19, C4<1>;
P_0x5555594e46d0 .param/l "BUS_WIDTH" 0 12 5, +C4<00000000000000000000000000100000>;
P_0x5555594e4710 .param/l "BYTE_SIZE" 0 12 7, +C4<00000000000000000000000000000100>;
P_0x5555594e4750 .param/l "END_ADDRESS" 1 12 18, C4<0>;
P_0x5555594e4790 .param/l "END_ADDRESS_ALL_1" 1 12 20, C4<0>;
P_0x5555594e47d0 .param/l "LSB" 1 12 15, +C4<000000000000000000000000000000010>;
P_0x5555594e4810 .param/l "READABLE" 0 12 2, +C4<00000000000000000000000000000001>;
P_0x5555594e4850 .param/l "START_ADDRESS" 0 12 6, C4<000>;
P_0x5555594e4890 .param/l "USE_ADDITIONAL_MATCH" 0 12 8, C4<0>;
P_0x5555594e48d0 .param/l "WIDTH" 0 12 4, +C4<00000000000000000000000000000011>;
P_0x5555594e4910 .param/l "WRITABLE" 0 12 3, +C4<00000000000000000000000000000001>;
L_0x7f7a706d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555594fd900 .functor AND 1, L_0x5555594fd7f0, L_0x7f7a706d0060, C4<1>, C4<1>;
L_0x7f7a706d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555594fda10 .functor AND 1, L_0x5555594fd900, L_0x7f7a706d00a8, C4<1>, C4<1>;
v0x5555594e63d0_0 .net *"_ivl_2", 0 0, L_0x5555594fd900;  1 drivers
v0x5555594e64b0_0 .net "i_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594e6570_0 .net "i_additional_match", 0 0, L_0x7f7a706d02a0;  alias, 1 drivers
v0x5555594e6610_0 .net "i_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594e66d0_0 .net "o_match", 0 0, L_0x5555594fda10;  alias, 1 drivers
v0x5555594e67e0_0 .net "w_access_match", 0 0, L_0x7f7a706d0060;  1 drivers
v0x5555594e68a0_0 .net "w_additional_match", 0 0, L_0x7f7a706d00a8;  1 drivers
v0x5555594e6960_0 .net "w_address_match", 0 0, L_0x5555594fd7f0;  1 drivers
L_0x5555594fd750 .part L_0x5555595190f0, 2, 1;
S_0x5555594e4fd0 .scope autofunction.vec4.s1, "calc_end_address" "calc_end_address" 12 38, 12 38 0, S_0x5555594e4430;
 .timescale 0 0;
v0x5555594e51b0_0 .var "address", 2 0;
v0x5555594e52b0_0 .var/i "byte_size", 31 0;
; Variable calc_end_address is vec4 return value of scope S_0x5555594e4fd0
v0x5555594e5480_0 .var/i "delta", 31 0;
v0x5555594e5560_0 .var "start_address", 2 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.u_register.u_register_common.g_decoder\x5B0\x5D.u_decoder.calc_end_address ;
    %load/vec4 v0x5555594e52b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555594e5480_0, 0, 32;
    %load/vec4 v0x5555594e5560_0;
    %load/vec4 v0x5555594e5480_0;
    %parti/s 3, 0, 2;
    %add;
    %store/vec4 v0x5555594e51b0_0, 0, 3;
    %load/vec4 v0x5555594e51b0_0;
    %parti/s 1, 2, 3;
    %ret/vec4 0, 0, 1;  Assign to calc_end_address (store_vec4_to_lval)
    %end;
S_0x5555594e5690 .scope autofunction.vec4.u32, "clog2" "clog2" 12 22, 12 22 0, S_0x5555594e4430;
 .timescale 0 0;
; Variable clog2 is vec4 return value of scope S_0x5555594e5690
v0x5555594e5970_0 .var/i "n", 31 0;
v0x5555594e5a50_0 .var/i "result", 31 0;
v0x5555594e5b10_0 .var/i "value", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.u_register.u_register_common.g_decoder\x5B0\x5D.u_decoder.clog2 ;
    %load/vec4 v0x5555594e5970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555594e5b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594e5a50_0, 0, 32;
T_41.529 ;
    %load/vec4 v0x5555594e5b10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.530, 5;
    %load/vec4 v0x5555594e5a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594e5a50_0, 0, 32;
    %load/vec4 v0x5555594e5b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5555594e5b10_0, 0, 32;
    %jmp T_41.529;
T_41.530 ;
    %load/vec4 v0x5555594e5a50_0;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %end;
S_0x5555594e5bf0 .scope generate, "g_access_match" "g_access_match" 12 76, 12 76 0, S_0x5555594e4430;
 .timescale 0 0;
S_0x5555594e5e00 .scope generate, "g_additional_match" "g_additional_match" 12 86, 12 86 0, S_0x5555594e4430;
 .timescale 0 0;
S_0x5555594e5fe0 .scope generate, "g_address_match" "g_address_match" 12 58, 12 58 0, S_0x5555594e4430;
 .timescale 0 0;
L_0x7f7a706d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5555594fd7f0 .functor XNOR 1, L_0x5555594fd750, L_0x7f7a706d0018, C4<0>, C4<0>;
v0x5555594e6210_0 .net *"_ivl_0", 0 0, L_0x5555594fd750;  1 drivers
v0x5555594e62f0_0 .net/2u *"_ivl_1", 0 0, L_0x7f7a706d0018;  1 drivers
S_0x5555594e6aa0 .scope generate, "g_match" "g_match" 11 59, 11 59 0, S_0x5555594e2f40;
 .timescale 0 0;
L_0x5555594fdb20 .functor BUFZ 1, L_0x5555594fda10, C4<0>, C4<0>, C4<0>;
S_0x5555594e6c80 .scope autofunction.vec4.s32, "get_mask" "get_mask" 11 97, 11 97 0, S_0x5555594e2f40;
 .timescale 0 0;
; Variable get_mask is vec4 return value of scope S_0x5555594e6c80
v0x5555594e6f40_0 .var "mask", 31 0;
v0x5555594e7020_0 .var "match", 0 0;
v0x5555594e7110_0 .var "strobe", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.u_register.u_register_common.get_mask ;
    %load/vec4 v0x5555594e7110_0;
    %store/vec4 v0x5555594e6f40_0, 0, 32;
    %load/vec4 v0x5555594e6f40_0;
    %ret/vec4 0, 0, 32;  Assign to get_mask (store_vec4_to_lval)
    %end;
S_0x5555594e71f0 .scope module, "u_read_data_mux" "rggen_mux" 11 134, 13 1 0, S_0x5555594e2f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_select";
    .port_info 1 /INPUT 32 "i_data";
    .port_info 2 /OUTPUT 32 "o_data";
P_0x5555594e7420 .param/l "ENTRIES" 0 13 3, +C4<00000000000000000000000000000001>;
P_0x5555594e7460 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x5555594e7830_0 .net "i_data", 31 0, L_0x555559514ba0;  alias, 1 drivers
v0x5555594e7930_0 .net "i_select", 0 0, L_0x5555594fda10;  alias, 1 drivers
v0x5555594e7a20_0 .net "o_data", 31 0, L_0x5555594feb90;  alias, 1 drivers
S_0x5555594e7630 .scope generate, "g" "g" 13 10, 13 10 0, S_0x5555594e71f0;
 .timescale 0 0;
L_0x5555594feb90 .functor BUFZ 32, L_0x555559514ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x5555594eb570 .scope module, "u_adapter" "rggen_wishbone_adapter" 8 58, 14 1 0, S_0x555559433d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_wb_cyc";
    .port_info 3 /INPUT 1 "i_wb_stb";
    .port_info 4 /OUTPUT 1 "o_wb_stall";
    .port_info 5 /INPUT 32 "i_wb_adr";
    .port_info 6 /INPUT 1 "i_wb_we";
    .port_info 7 /INPUT 32 "i_wb_dat";
    .port_info 8 /INPUT 4 "i_wb_sel";
    .port_info 9 /OUTPUT 1 "o_wb_ack";
    .port_info 10 /OUTPUT 1 "o_wb_err";
    .port_info 11 /OUTPUT 1 "o_wb_rty";
    .port_info 12 /OUTPUT 32 "o_wb_dat";
    .port_info 13 /OUTPUT 1 "o_register_valid";
    .port_info 14 /OUTPUT 2 "o_register_access";
    .port_info 15 /OUTPUT 3 "o_register_address";
    .port_info 16 /OUTPUT 32 "o_register_write_data";
    .port_info 17 /OUTPUT 32 "o_register_strobe";
    .port_info 18 /INPUT 2 "i_register_active";
    .port_info 19 /INPUT 2 "i_register_ready";
    .port_info 20 /INPUT 4 "i_register_status";
    .port_info 21 /INPUT 64 "i_register_read_data";
P_0x5555594bec10 .param/l "ADDRESS_WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
P_0x5555594bec50 .param/l "BASE_ADDRESS" 0 14 7, C4<00000000000000000000000000000000>;
P_0x5555594bec90 .param/l "BUS_WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
P_0x5555594becd0 .param/l "BYTE_SIZE" 0 14 8, +C4<00000000000000000000000000001000>;
P_0x5555594bed10 .param/l "DEFAULT_READ_DATA" 0 14 10, C4<00000000000000000000000000000000>;
P_0x5555594bed50 .param/l "ERROR_STATUS" 0 14 9, +C4<00000000000000000000000000000000>;
P_0x5555594bed90 .param/l "INSERT_SLICER" 0 14 11, +C4<00000000000000000000000000000000>;
P_0x5555594bedd0 .param/l "LOCAL_ADDRESS_WIDTH" 0 14 3, +C4<00000000000000000000000000000011>;
P_0x5555594bee10 .param/l "PRE_DECODE" 0 14 6, +C4<00000000000000000000000000000000>;
P_0x5555594bee50 .param/l "REGISTERS" 0 14 5, +C4<00000000000000000000000000000010>;
P_0x5555594bee90 .param/l "USE_STALL" 0 14 12, +C4<00000000000000000000000000000000>;
L_0x555559517ba0 .functor BUFZ 32, v0x5555594f6cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555559517ec0 .functor AND 1, L_0x555559517cd0, L_0x555559517dd0, C4<1>, C4<1>;
L_0x555559518810 .functor AND 1, v0x5555594fce70_0, v0x5555594fd1f0_0, C4<1>, C4<1>;
L_0x7f7a706d1cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555594eccc0_0 .net/2u *"_ivl_12", 1 0, L_0x7f7a706d1cc8;  1 drivers
v0x5555594f4f50_0 .net *"_ivl_14", 0 0, L_0x555559517cd0;  1 drivers
L_0x7f7a706d1d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555594f5010_0 .net/2u *"_ivl_16", 1 0, L_0x7f7a706d1d10;  1 drivers
v0x5555594f5100_0 .net *"_ivl_18", 0 0, L_0x555559517dd0;  1 drivers
v0x5555594f51c0_0 .net *"_ivl_23", 0 0, L_0x555559518020;  1 drivers
L_0x7f7a706d22f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5555594f52a0_0 .net *"_ivl_26", 1 0, L_0x7f7a706d22f8;  1 drivers
L_0x7f7a706d1d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594f5380_0 .net/2u *"_ivl_28", 0 0, L_0x7f7a706d1d58;  1 drivers
v0x5555594f5460_0 .net *"_ivl_30", 1 0, L_0x555559518100;  1 drivers
v0x5555594f5540_0 .net *"_ivl_35", 0 0, L_0x555559518410;  1 drivers
v0x5555594f56b0_0 .net *"_ivl_39", 0 0, L_0x5555595186d0;  1 drivers
v0x5555594f5790_0 .net *"_ivl_43", 0 0, L_0x5555595189b0;  1 drivers
v0x5555594f5870_0 .net *"_ivl_50", 0 0, L_0x555559518810;  1 drivers
v0x5555594f5930_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594f59d0_0 .net "i_register_active", 1 0, L_0x555559516a70;  alias, 1 drivers
v0x5555594f5a90_0 .net "i_register_read_data", 63 0, L_0x555559516c50;  alias, 1 drivers
v0x5555594f5b50_0 .net "i_register_ready", 1 0, L_0x555559516b10;  alias, 1 drivers
v0x5555594f5bf0_0 .net "i_register_status", 3 0, L_0x555559516bb0;  alias, 1 drivers
v0x5555594f5dd0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594f5e70_0 .net "i_wb_adr", 31 0, v0x5555594fcdb0_0;  alias, 1 drivers
v0x5555594f5f30_0 .net "i_wb_cyc", 0 0, v0x5555594fce70_0;  alias, 1 drivers
v0x5555594f5ff0_0 .net "i_wb_dat", 31 0, v0x5555594fcfd0_0;  alias, 1 drivers
v0x5555594f60d0_0 .net "i_wb_sel", 3 0, v0x5555594fd090_0;  alias, 1 drivers
v0x5555594f61b0_0 .net "i_wb_stb", 0 0, v0x5555594fd1f0_0;  alias, 1 drivers
v0x5555594f6270_0 .net "i_wb_we", 0 0, v0x5555594fd290_0;  alias, 1 drivers
v0x5555594f6330_0 .net "o_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594f63f0_0 .net "o_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594f64b0_0 .net "o_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x5555594f6570_0 .net "o_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x5555594f6610_0 .net "o_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x5555594f66d0_0 .net "o_wb_ack", 0 0, L_0x5555595179a0;  alias, 1 drivers
v0x5555594f6790_0 .net "o_wb_dat", 31 0, L_0x555559517ba0;  alias, 1 drivers
v0x5555594f6870_0 .net "o_wb_err", 0 0, L_0x555559517b00;  alias, 1 drivers
v0x5555594f6930_0 .net "o_wb_rty", 0 0, L_0x7f7a706d1c80;  alias, 1 drivers
v0x5555594f6c00_0 .net "o_wb_stall", 0 0, L_0x555559517840;  alias, 1 drivers
v0x5555594f6cc0_0 .var "r_response_data", 31 0;
v0x5555594f6da0_0 .var "r_response_valid", 1 0;
v0x5555594f6e80_0 .net "w_bus_access", 1 0, L_0x555559518230;  1 drivers
v0x5555594f6f70_0 .net "w_bus_address", 31 0, L_0x555559518540;  1 drivers
v0x5555594f7040_0 .net "w_bus_read_data", 31 0, L_0x55555951ac70;  1 drivers
v0x5555594f7110_0 .net "w_bus_ready", 0 0, L_0x55555951aa50;  1 drivers
v0x5555594f71e0_0 .net "w_bus_status", 1 0, L_0x55555951ab60;  1 drivers
v0x5555594f72b0_0 .net "w_bus_strobe", 3 0, L_0x555559518a50;  1 drivers
v0x5555594f7380_0 .net "w_bus_valid", 0 0, L_0x555559517ec0;  1 drivers
v0x5555594f7450_0 .net "w_bus_write_data", 31 0, L_0x555559518770;  1 drivers
v0x5555594f7520_0 .net "w_request_valid", 1 0, L_0x555559518ca0;  1 drivers
L_0x7f7a706d1b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594f75c0_0 .net "w_wb_adr", 31 0, L_0x7f7a706d1b60;  1 drivers
L_0x7f7a706d1bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555594f7680_0 .net "w_wb_dat", 31 0, L_0x7f7a706d1bf0;  1 drivers
L_0x7f7a706d1c38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555594f7760_0 .net "w_wb_sel", 3 0, L_0x7f7a706d1c38;  1 drivers
L_0x7f7a706d1ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555594f7840_0 .net "w_wb_we", 0 0, L_0x7f7a706d1ba8;  1 drivers
L_0x555559517840 .part L_0x555559518ca0, 1, 1;
L_0x5555595179a0 .part v0x5555594f6da0_0, 0, 1;
L_0x555559517b00 .part v0x5555594f6da0_0, 1, 1;
L_0x555559517cd0 .cmp/ne 2, L_0x555559518ca0, L_0x7f7a706d1cc8;
L_0x555559517dd0 .cmp/eq 2, v0x5555594f6da0_0, L_0x7f7a706d1d10;
L_0x555559518020 .part L_0x555559518ca0, 1, 1;
L_0x555559518100 .concat [ 1 1 0 0], v0x5555594fd290_0, L_0x7f7a706d1d58;
L_0x555559518230 .functor MUXZ 2, L_0x555559518100, L_0x7f7a706d22f8, L_0x555559518020, C4<>;
L_0x555559518410 .part L_0x555559518ca0, 1, 1;
L_0x555559518540 .functor MUXZ 32, v0x5555594fcdb0_0, L_0x7f7a706d1b60, L_0x555559518410, C4<>;
L_0x5555595186d0 .part L_0x555559518ca0, 1, 1;
L_0x555559518770 .functor MUXZ 32, v0x5555594fcfd0_0, L_0x7f7a706d1bf0, L_0x5555595186d0, C4<>;
L_0x5555595189b0 .part L_0x555559518ca0, 1, 1;
L_0x555559518a50 .functor MUXZ 4, v0x5555594fd090_0, L_0x7f7a706d1c38, L_0x5555595189b0, C4<>;
L_0x7f7a706d1b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555559518ca0 .concat8 [ 1 1 0 0], L_0x555559518810, L_0x7f7a706d1b18;
S_0x5555594ebf40 .scope generate, "g_no_stall" "g_no_stall" 14 67, 14 67 0, S_0x5555594eb570;
 .timescale 0 0;
v0x5555594ec120_0 .net/2u *"_ivl_0", 0 0, L_0x7f7a706d1b18;  1 drivers
S_0x5555594ec220 .scope module, "u_adapter_common" "rggen_adapter_common" 14 153, 15 2 0, S_0x5555594eb570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_bus_valid";
    .port_info 3 /INPUT 2 "i_bus_access";
    .port_info 4 /INPUT 32 "i_bus_address";
    .port_info 5 /INPUT 32 "i_bus_write_data";
    .port_info 6 /INPUT 4 "i_bus_strobe";
    .port_info 7 /OUTPUT 1 "o_bus_ready";
    .port_info 8 /OUTPUT 2 "o_bus_status";
    .port_info 9 /OUTPUT 32 "o_bus_read_data";
    .port_info 10 /OUTPUT 1 "o_register_valid";
    .port_info 11 /OUTPUT 2 "o_register_access";
    .port_info 12 /OUTPUT 3 "o_register_address";
    .port_info 13 /OUTPUT 32 "o_register_write_data";
    .port_info 14 /OUTPUT 32 "o_register_strobe";
    .port_info 15 /INPUT 2 "i_register_active";
    .port_info 16 /INPUT 2 "i_register_ready";
    .port_info 17 /INPUT 4 "i_register_status";
    .port_info 18 /INPUT 64 "i_register_read_data";
P_0x5555594ec420 .param/l "ADDRESS_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x5555594ec460 .param/l "BASE_ADDRESS" 0 15 9, C4<00000000000000000000000000000000>;
P_0x5555594ec4a0 .param/l "BUS_WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x5555594ec4e0 .param/l "BYTE_SIZE" 0 15 10, +C4<00000000000000000000000000001000>;
P_0x5555594ec520 .param/l "DEFAULT_READ_DATA" 0 15 13, C4<00000000000000000000000000000000>;
P_0x5555594ec560 .param/l "ERROR_STATUS" 0 15 12, +C4<00000000000000000000000000000000>;
P_0x5555594ec5a0 .param/l "INSERT_SLICER" 0 15 14, +C4<00000000000000000000000000000000>;
P_0x5555594ec5e0 .param/l "LOCAL_ADDRESS_WIDTH" 0 15 4, +C4<00000000000000000000000000000011>;
P_0x5555594ec620 .param/l "PRE_DECODE" 0 15 8, +C4<00000000000000000000000000000000>;
P_0x5555594ec660 .param/l "REGISTERS" 0 15 7, +C4<00000000000000000000000000000010>;
P_0x5555594ec6a0 .param/l "RESPONSE_WIDTH" 1 15 36, +C4<00000000000000000000000000000100010>;
P_0x5555594ec6e0 .param/l "STROBE_WIDTH" 0 15 6, +C4<00000000000000000000000000000100>;
P_0x5555594ec720 .param/l "USE_READ_STROBE" 0 15 11, +C4<00000000000000000000000000000000>;
L_0x55555951aa50 .functor BUFZ 1, L_0x555559519d70, C4<0>, C4<0>, C4<0>;
L_0x7f7a706d1da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x55555951ab60 .functor BUFZ 2, L_0x7f7a706d1da0, C4<00>, C4<00>, C4<00>;
L_0x55555951ac70 .functor BUFZ 32, L_0x555559519330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55555951af70 .functor OR 1, L_0x55555951ad80, L_0x55555951ae70, C4<0>, C4<0>;
v0x5555594f31f0_0 .net *"_ivl_21", 0 0, L_0x55555951ad80;  1 drivers
v0x5555594f32b0_0 .net *"_ivl_23", 0 0, L_0x55555951ae70;  1 drivers
v0x5555594f3370_0 .net "i_bus_access", 1 0, L_0x555559518230;  alias, 1 drivers
v0x5555594f3460_0 .net "i_bus_address", 31 0, L_0x555559518540;  alias, 1 drivers
v0x5555594f3540_0 .net "i_bus_strobe", 3 0, L_0x555559518a50;  alias, 1 drivers
v0x5555594f3670_0 .net "i_bus_valid", 0 0, L_0x555559517ec0;  alias, 1 drivers
v0x5555594f3730_0 .net "i_bus_write_data", 31 0, L_0x555559518770;  alias, 1 drivers
v0x5555594f3810_0 .net "i_clk", 0 0, v0x5555594fc800_0;  alias, 1 drivers
v0x5555594f38b0_0 .net "i_register_active", 1 0, L_0x555559516a70;  alias, 1 drivers
v0x5555594f3970_0 .net "i_register_read_data", 63 0, L_0x555559516c50;  alias, 1 drivers
v0x5555594f3a30_0 .net "i_register_ready", 1 0, L_0x555559516b10;  alias, 1 drivers
v0x5555594f3b10_0 .net "i_register_status", 3 0, L_0x555559516bb0;  alias, 1 drivers
v0x5555594f3bf0_0 .net "i_rst_n", 0 0, L_0x5555594b4860;  alias, 1 drivers
v0x5555594f3c90_0 .net "o_bus_read_data", 31 0, L_0x55555951ac70;  alias, 1 drivers
v0x5555594f3d70_0 .net "o_bus_ready", 0 0, L_0x55555951aa50;  alias, 1 drivers
v0x5555594f3e30_0 .net "o_bus_status", 1 0, L_0x55555951ab60;  alias, 1 drivers
v0x5555594f3f10_0 .net "o_register_access", 1 0, L_0x555559519080;  alias, 1 drivers
v0x5555594f40e0_0 .net "o_register_address", 2 0, L_0x5555595190f0;  alias, 1 drivers
v0x5555594f41a0_0 .net "o_register_strobe", 31 0, L_0x555559519200;  alias, 1 drivers
v0x5555594f4260_0 .net "o_register_valid", 0 0, L_0x555559519010;  alias, 1 drivers
v0x5555594f4300_0 .net "o_register_write_data", 31 0, L_0x555559519190;  alias, 1 drivers
v0x5555594f4450_0 .var "r_busy", 0 0;
v0x5555594f4510_0 .net "w_bus_ready", 0 0, L_0x555559519d70;  1 drivers
L_0x7f7a706d1e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594f45d0_0 .net "w_inside_range", 0 0, L_0x7f7a706d1e78;  1 drivers
v0x5555594f4690_0 .net "w_register_active", 0 0, L_0x555559519500;  1 drivers
v0x5555594f4750_0 .net "w_register_inactive", 0 0, L_0x55555951af70;  1 drivers
v0x5555594f4810_0 .net "w_register_read_data", 31 0, L_0x555559519330;  1 drivers
v0x5555594f48f0_0 .net "w_register_ready", 0 0, L_0x5555595193d0;  1 drivers
v0x5555594f49b0_0 .net "w_register_response", 33 0, L_0x55555951a120;  1 drivers
v0x5555594f4a70_0 .net "w_register_status", 1 0, L_0x7f7a706d1da0;  1 drivers
v0x5555594f4b50_0 .net "w_response", 67 0, L_0x5555595198d0;  1 drivers
L_0x555559519330 .part L_0x55555951a120, 2, 32;
L_0x5555595193d0 .part L_0x55555951a120, 1, 1;
L_0x555559519500 .part L_0x55555951a120, 0, 1;
L_0x5555595195a0 .part L_0x555559516c50, 0, 32;
L_0x5555595196d0 .part L_0x555559516b10, 0, 1;
L_0x5555595198d0 .concat8 [ 34 34 0 0], L_0x555559519800, L_0x555559519b90;
L_0x555559519a00 .part L_0x555559516c50, 32, 32;
L_0x555559519aa0 .part L_0x555559516b10, 1, 1;
L_0x55555951ad80 .reduce/nor L_0x555559519500;
L_0x55555951ae70 .reduce/nor L_0x7f7a706d1e78;
S_0x5555594ed100 .scope generate, "g_no_request_slicer" "g_no_request_slicer" 15 82, 15 82 0, S_0x5555594ec220;
 .timescale 0 0;
L_0x555559518f00 .functor AND 1, L_0x555559517ec0, L_0x7f7a706d1e78, C4<1>, C4<1>;
L_0x555559519010 .functor AND 1, L_0x555559518f00, L_0x555559518f70, C4<1>, C4<1>;
L_0x555559519080 .functor BUFZ 2, L_0x555559518230, C4<00>, C4<00>, C4<00>;
L_0x555559519190 .functor BUFZ 32, L_0x555559518770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555594ed2e0_0 .net *"_ivl_1", 0 0, L_0x555559518f00;  1 drivers
v0x5555594ed3c0_0 .net *"_ivl_3", 0 0, L_0x555559518f70;  1 drivers
L_0x555559518f70 .reduce/nor v0x5555594f4450_0;
L_0x5555595190f0 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.get_local_address, 3, L_0x555559518540 (v0x5555594ee750_0) S_0x5555594ee570;
L_0x555559519200 .ufunc/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.get_register_strobe, 32, L_0x555559518230, L_0x555559518a50 (v0x5555594eec30_0, v0x5555594eefb0_0) S_0x5555594eea00;
S_0x5555594ed480 .scope generate, "g_reponse" "g_reponse" 15 172, 15 172 0, S_0x5555594ec220;
 .timescale 0 0;
S_0x5555594ed680 .scope generate, "g[0]" "g[0]" 15 188, 15 188 0, S_0x5555594ed480;
 .timescale 0 0;
P_0x5555594ed880 .param/l "i" 1 15 188, +C4<00>;
v0x5555594ed960_0 .net *"_ivl_0", 31 0, L_0x5555595195a0;  1 drivers
v0x5555594eda40_0 .net *"_ivl_1", 0 0, L_0x5555595196d0;  1 drivers
L_0x7f7a706d1de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594edb20_0 .net/2u *"_ivl_2", 0 0, L_0x7f7a706d1de8;  1 drivers
v0x5555594edc10_0 .net *"_ivl_4", 33 0, L_0x555559519800;  1 drivers
L_0x555559519800 .concat [ 1 1 32 0], L_0x7f7a706d1de8, L_0x5555595196d0, L_0x5555595195a0;
S_0x5555594edcf0 .scope generate, "g[1]" "g[1]" 15 188, 15 188 0, S_0x5555594ed480;
 .timescale 0 0;
P_0x5555594edf10 .param/l "i" 1 15 188, +C4<01>;
v0x5555594edfd0_0 .net *"_ivl_0", 31 0, L_0x555559519a00;  1 drivers
v0x5555594ee0b0_0 .net *"_ivl_1", 0 0, L_0x555559519aa0;  1 drivers
L_0x7f7a706d1e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555594ee190_0 .net/2u *"_ivl_2", 0 0, L_0x7f7a706d1e30;  1 drivers
v0x5555594ee280_0 .net *"_ivl_4", 33 0, L_0x555559519b90;  1 drivers
L_0x555559519b90 .concat [ 1 1 32 0], L_0x7f7a706d1e30, L_0x555559519aa0, L_0x555559519a00;
S_0x5555594ee360 .scope generate, "g_response_ready" "g_response_ready" 15 218, 15 218 0, S_0x5555594ec220;
 .timescale 0 0;
L_0x555559519d70 .functor OR 1, L_0x5555595193d0, L_0x55555951af70, C4<0>, C4<0>;
S_0x5555594ee570 .scope autofunction.vec4.s3, "get_local_address" "get_local_address" 15 131, 15 131 0, S_0x5555594ec220;
 .timescale 0 0;
v0x5555594ee750_0 .var "address", 31 0;
; Variable get_local_address is vec4 return value of scope S_0x5555594ee570
v0x5555594ee910_0 .var "local_address", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.get_local_address ;
    %load/vec4 v0x5555594ee750_0;
    %store/vec4 v0x5555594ee910_0, 0, 32;
    %load/vec4 v0x5555594ee910_0;
    %parti/s 3, 0, 2;
    %ret/vec4 0, 0, 3;  Assign to get_local_address (store_vec4_to_lval)
    %end;
S_0x5555594eea00 .scope autofunction.vec4.s32, "get_register_strobe" "get_register_strobe" 15 147, 15 147 0, S_0x5555594ec220;
 .timescale 0 0;
v0x5555594eec30_0 .var "access", 1 0;
; Variable get_register_strobe is vec4 return value of scope S_0x5555594eea00
v0x5555594eee10_0 .var/i "i", 31 0;
v0x5555594eeed0_0 .var "register_strobe", 31 0;
v0x5555594eefb0_0 .var "strobe", 3 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.get_register_strobe ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.533, 9;
    %load/vec4 v0x5555594eec30_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.533;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.531, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5555594eeed0_0, 0, 32;
    %jmp T_44.532;
T_44.531 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594eee10_0, 0, 32;
T_44.534 ; Top of for-loop
    %load/vec4 v0x5555594eee10_0;
    %cmpi/s 4, 0, 32;
	  %jmp/0xz T_44.535, 5;
    %load/vec4 v0x5555594eefb0_0;
    %load/vec4 v0x5555594eee10_0;
    %part/s 1;
    %replicate 8;
    %load/vec4 v0x5555594eee10_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594eeed0_0, 4, 8;
T_44.536 ; for-loop step statement
    %load/vec4 v0x5555594eee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594eee10_0, 0, 32;
    %jmp T_44.534;
T_44.535 ; for-loop exit label
T_44.532 ;
    %load/vec4 v0x5555594eeed0_0;
    %ret/vec4 0, 0, 32;  Assign to get_register_strobe (store_vec4_to_lval)
    %end;
S_0x5555594ef0e0 .scope autofunction.vec4.s1, "pre_decode" "pre_decode" 15 66, 15 66 0, S_0x5555594ec220;
 .timescale 0 0;
v0x5555594ef2c0_0 .var "address", 31 0;
v0x5555594ef3c0_0 .var "begin_address", 31 0;
v0x5555594ef4a0_0 .var/i "delta", 31 0;
v0x5555594ef560_0 .var "end_address", 31 0;
; Variable pre_decode is vec4 return value of scope S_0x5555594ef0e0
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.pre_decode ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555594ef4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594ef3c0_0, 0, 32;
    %load/vec4 v0x5555594ef3c0_0;
    %load/vec4 v0x5555594ef4a0_0;
    %add;
    %store/vec4 v0x5555594ef560_0, 0, 32;
    %load/vec4 v0x5555594ef3c0_0;
    %load/vec4 v0x5555594ef2c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_45.537, 5;
    %load/vec4 v0x5555594ef2c0_0;
    %load/vec4 v0x5555594ef560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_45.537;
    %ret/vec4 0, 0, 1;  Assign to pre_decode (store_vec4_to_lval)
    %end;
S_0x5555594ef750 .scope module, "u_response_mux" "rggen_mux" 15 206, 13 1 0, S_0x5555594ec220;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_select";
    .port_info 1 /INPUT 68 "i_data";
    .port_info 2 /OUTPUT 34 "o_data";
P_0x5555594db220 .param/l "ENTRIES" 0 13 3, +C4<00000000000000000000000000000010>;
P_0x5555594db260 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000000100010>;
v0x5555594f2ed0_0 .net "i_data", 67 0, L_0x5555595198d0;  alias, 1 drivers
v0x5555594f2fb0_0 .net "i_select", 1 0, L_0x555559516a70;  alias, 1 drivers
v0x5555594f3090_0 .net "o_data", 33 0, L_0x55555951a120;  alias, 1 drivers
L_0x55555951a1e0 .part L_0x5555595198d0, 0, 34;
L_0x55555951a280 .part L_0x555559516a70, 0, 1;
L_0x55555951a650 .part L_0x5555595198d0, 34, 34;
L_0x55555951a780 .part L_0x555559516a70, 1, 1;
S_0x5555594efac0 .scope generate, "g" "g" 13 10, 13 10 0, S_0x5555594ef750;
 .timescale 0 0;
v0x5555594f2de0_0 .net "masked_data", 67 0, L_0x55555951a520;  1 drivers
L_0x55555951a520 .concat8 [ 34 34 0 0], L_0x55555951a410, L_0x55555951a8f0;
S_0x5555594efcc0 .scope generate, "g[0]" "g[0]" 13 14, 13 14 0, S_0x5555594efac0;
 .timescale 0 0;
P_0x5555594efee0 .param/l "i" 1 13 14, +C4<00>;
L_0x55555951a410 .functor AND 34, L_0x55555951a1e0, L_0x55555951a320, C4<1111111111111111111111111111111111>, C4<1111111111111111111111111111111111>;
v0x5555594ef9d0_0 .net *"_ivl_0", 33 0, L_0x55555951a1e0;  1 drivers
v0x5555594f0000_0 .net *"_ivl_1", 0 0, L_0x55555951a280;  1 drivers
v0x5555594f00e0_0 .net *"_ivl_3", 33 0, L_0x55555951a320;  1 drivers
v0x5555594f01d0_0 .net *"_ivl_4", 33 0, L_0x55555951a410;  1 drivers
L_0x55555951a320 .repeat 34, 34, L_0x55555951a280;
S_0x5555594f02b0 .scope generate, "g[1]" "g[1]" 13 14, 13 14 0, S_0x5555594efac0;
 .timescale 0 0;
P_0x5555594f04d0 .param/l "i" 1 13 14, +C4<01>;
L_0x55555951a8f0 .functor AND 34, L_0x55555951a650, L_0x55555951a850, C4<1111111111111111111111111111111111>, C4<1111111111111111111111111111111111>;
v0x5555594f0590_0 .net *"_ivl_0", 33 0, L_0x55555951a650;  1 drivers
v0x5555594f0670_0 .net *"_ivl_1", 0 0, L_0x55555951a780;  1 drivers
v0x5555594f0750_0 .net *"_ivl_3", 33 0, L_0x55555951a850;  1 drivers
v0x5555594f0840_0 .net *"_ivl_4", 33 0, L_0x55555951a8f0;  1 drivers
L_0x55555951a850 .repeat 34, 34, L_0x55555951a780;
S_0x5555594f0920 .scope module, "u_reducer" "rggen_or_reducer" 13 21, 16 1 0, S_0x5555594efac0;
 .timescale 0 0;
    .port_info 0 /INPUT 68 "i_data";
    .port_info 1 /OUTPUT 34 "o_result";
P_0x5555594f0b30 .param/l "N" 0 16 3, +C4<00000000000000000000000000000010>;
P_0x5555594f0b70 .param/l "NEXT_N" 1 16 79, +C4<00000000000000000000000000000001>;
P_0x5555594f0bb0 .param/l "OFFSET_LIST" 1 16 78, C4<00000000000000100000000000000000>;
P_0x5555594f0bf0 .param/l "SUB_N_LIST" 1 16 77, C4<00000000000000000000000000000010>;
P_0x5555594f0c30 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000000100010>;
v0x5555594f2ae0_0 .net "i_data", 67 0, L_0x55555951a520;  alias, 1 drivers
v0x5555594f2be0_0 .net "next_data", 33 0, L_0x55555951a010;  1 drivers
v0x5555594f2cc0_0 .net "o_result", 33 0, L_0x55555951a120;  alias, 1 drivers
L_0x555559519e80 .part L_0x55555951a520, 0, 34;
L_0x555559519f70 .part L_0x55555951a520, 34, 34;
S_0x5555594f0ff0 .scope generate, "g_or_loop[0]" "g_or_loop[0]" 16 85, 16 85 0, S_0x5555594f0920;
 .timescale 0 0;
P_0x5555594f1210 .param/l "i" 1 16 85, +C4<00>;
S_0x5555594f12f0 .scope generate, "g" "g" 16 94, 16 94 0, S_0x5555594f0ff0;
 .timescale 0 0;
L_0x55555951a010 .functor OR 34, L_0x555559519e80, L_0x555559519f70, C4<0000000000000000000000000000000000>, C4<0000000000000000000000000000000000>;
v0x5555594f0ed0_0 .net *"_ivl_0", 33 0, L_0x555559519e80;  1 drivers
v0x5555594f1530_0 .net *"_ivl_1", 33 0, L_0x555559519f70;  1 drivers
S_0x5555594f1610 .scope generate, "g_reduce" "g_reduce" 16 102, 16 102 0, S_0x5555594f0920;
 .timescale 0 0;
L_0x55555951a120 .functor BUFZ 34, L_0x55555951a010, C4<0000000000000000000000000000000000>, C4<0000000000000000000000000000000000>, C4<0000000000000000000000000000000000>;
S_0x5555594f1810 .scope autofunction.vec4.u32, "get_next_n" "get_next_n" 16 62, 16 62 0, S_0x5555594f0920;
 .timescale 0 0;
; Variable get_next_n is vec4 return value of scope S_0x5555594f1810
v0x5555594f1ae0_0 .var/i "i", 31 0;
v0x5555594f1bc0_0 .var/i "next_n", 31 0;
v0x5555594f1cb0_0 .var "sub_n_list", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.u_response_mux.g.u_reducer.get_next_n ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594f1bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594f1ae0_0, 0, 32;
T_46.538 ; Top of for-loop
    %load/vec4 v0x5555594f1ae0_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_46.539, 5;
    %load/vec4 v0x5555594f1bc0_0;
    %load/vec4 v0x5555594f1cb0_0;
    %load/vec4 v0x5555594f1ae0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_46.541, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_46.542, 8;
T_46.541 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_46.542, 8;
 ; End of false expr.
    %blend;
T_46.542;
    %add;
    %store/vec4 v0x5555594f1bc0_0, 0, 32;
T_46.540 ; for-loop step statement
    %load/vec4 v0x5555594f1ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594f1ae0_0, 0, 32;
    %jmp T_46.538;
T_46.539 ; for-loop exit label
    %load/vec4 v0x5555594f1bc0_0;
    %ret/vec4 0, 0, 32;  Assign to get_next_n (store_vec4_to_lval)
    %end;
S_0x5555594f1d90 .scope autofunction.vec4.s32, "get_offset_list" "get_offset_list" 16 43, 16 43 0, S_0x5555594f0920;
 .timescale 0 0;
; Variable get_offset_list is vec4 return value of scope S_0x5555594f1d90
v0x5555594f2070_0 .var/i "i", 31 0;
v0x5555594f2150_0 .var "list", 31 0;
v0x5555594f2240_0 .var "sub_n_list", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.u_response_mux.g.u_reducer.get_offset_list ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594f2070_0, 0, 32;
T_47.543 ; Top of for-loop
    %load/vec4 v0x5555594f2070_0;
    %cmpi/s 2, 0, 32;
	  %jmp/0xz T_47.544, 5;
    %load/vec4 v0x5555594f2070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.546, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555594f2070_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f2150_0, 4, 16;
    %jmp T_47.547;
T_47.546 ;
    %load/vec4 v0x5555594f2240_0;
    %load/vec4 v0x5555594f2070_0;
    %subi 1, 0, 32;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0x5555594f2150_0;
    %load/vec4 v0x5555594f2070_0;
    %subi 1, 0, 32;
    %muli 16, 0, 32;
    %part/s 16;
    %add;
    %load/vec4 v0x5555594f2070_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f2150_0, 4, 16;
T_47.547 ;
T_47.545 ; for-loop step statement
    %load/vec4 v0x5555594f2070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594f2070_0, 0, 32;
    %jmp T_47.543;
T_47.544 ; for-loop exit label
    %load/vec4 v0x5555594f2150_0;
    %ret/vec4 0, 0, 32;  Assign to get_offset_list (store_vec4_to_lval)
    %end;
S_0x5555594f2320 .scope autofunction.vec4.s32, "get_sub_n_list" "get_sub_n_list" 16 8, 16 8 0, S_0x5555594f0920;
 .timescale 0 0;
v0x5555594f2550_0 .var "current_n", 15 0;
; Variable get_sub_n_list is vec4 return value of scope S_0x5555594f2320
v0x5555594f2730_0 .var "half_n", 15 0;
v0x5555594f27f0_0 .var "list", 31 0;
v0x5555594f28d0_0 .var/i "list_index", 31 0;
v0x5555594f2a00_0 .var/i "n", 31 0;
TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.u_adapter.u_adapter_common.u_response_mux.g.u_reducer.get_sub_n_list ;
    %load/vec4 v0x5555594f2a00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5555594f2550_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594f28d0_0, 0, 32;
T_48.548 ;
    %load/vec4 v0x5555594f2550_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.549, 5;
    %load/vec4 v0x5555594f2550_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v0x5555594f2730_0, 0, 16;
    %load/vec4 v0x5555594f2550_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_48.552, 5;
    %load/vec4 v0x5555594f2730_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_48.552;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.550, 8;
    %load/vec4 v0x5555594f2730_0;
    %load/vec4 v0x5555594f28d0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f27f0_0, 4, 16;
    %jmp T_48.551;
T_48.550 ;
    %load/vec4 v0x5555594f2550_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_48.553, 5;
    %pushi/vec4 4, 0, 16;
    %load/vec4 v0x5555594f28d0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f27f0_0, 4, 16;
    %jmp T_48.554;
T_48.553 ;
    %load/vec4 v0x5555594f2550_0;
    %load/vec4 v0x5555594f28d0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f27f0_0, 4, 16;
T_48.554 ;
T_48.551 ;
    %load/vec4 v0x5555594f2550_0;
    %load/vec4 v0x5555594f27f0_0;
    %load/vec4 v0x5555594f28d0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %sub;
    %store/vec4 v0x5555594f2550_0, 0, 16;
    %load/vec4 v0x5555594f28d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594f28d0_0, 0, 32;
    %jmp T_48.548;
T_48.549 ;
T_48.555 ;
    %load/vec4 v0x5555594f28d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_48.556, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555594f28d0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5555594f27f0_0, 4, 16;
    %load/vec4 v0x5555594f28d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555594f28d0_0, 0, 32;
    %jmp T_48.555;
T_48.556 ;
    %load/vec4 v0x5555594f27f0_0;
    %ret/vec4 0, 0, 32;  Assign to get_sub_n_list (store_vec4_to_lval)
    %end;
S_0x5555594fb900 .scope autotask, "wishbone_readwdg" "wishbone_readwdg" 2 289, 2 289 0, S_0x55555925f8e0;
 .timescale 0 0;
v0x5555594fbae0_0 .var "rdata", 31 0;
TD_wdg_tb.wishbone_readwdg ;
    %alloc S_0x5555594fbf60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fc430_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5555594fc190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594fc4f0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555594fc370_0, 0, 4;
    %fork TD_wdg_tb.wishbone_transaction, S_0x5555594fbf60;
    %join;
    %load/vec4 v0x5555594fc290_0;
    %store/vec4 v0x5555594fbae0_0, 0, 32;
    %free S_0x5555594fbf60;
    %vpi_call 2 300 "$display", "xxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %vpi_call 2 301 "$display", "!!!read data: %d !!!", v0x5555594fbae0_0 {0 0 0};
    %vpi_call 2 302 "$display", "xxxxxxxxxxxxxxxxxxxxx" {0 0 0};
    %end;
S_0x5555594fbbc0 .scope autotask, "wishbone_set_wdcsr" "wishbone_set_wdcsr" 2 259, 2 259 0, S_0x55555925f8e0;
 .timescale 0 0;
v0x5555594fbda0_0 .var "en", 0 0;
v0x5555594fbe80_0 .var "wtocnt", 9 0;
TD_wdg_tb.wishbone_set_wdcsr ;
    %vpi_call 2 265 "$display", "-  Sending WDCSR Register Access -" {0 0 0};
    %vpi_call 2 266 "$display", "Enable     : 0x%08h", v0x5555594fbda0_0 {0 0 0};
    %vpi_call 2 267 "$display", "WTOCNT     : 0x%08h", v0x5555594fbe80_0 {0 0 0};
    %alloc S_0x5555594fbf60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fc430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594fc190_0, 0, 32;
    %pushi/vec4 0, 0, 18;
    %load/vec4 v0x5555594fbe80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5555594fbda0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5555594fc4f0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5555594fc370_0, 0, 4;
    %fork TD_wdg_tb.wishbone_transaction, S_0x5555594fbf60;
    %join;
    %load/vec4 v0x5555594fc290_0;
    %store/vec4 v0x5555594fcad0_0, 0, 32;
    %free S_0x5555594fbf60;
    %end;
S_0x5555594fbf60 .scope autotask, "wishbone_transaction" "wishbone_transaction" 2 189, 2 189 0, S_0x55555925f8e0;
 .timescale 0 0;
v0x5555594fc190_0 .var "address", 31 0;
v0x5555594fc290_0 .var "read_data", 31 0;
v0x5555594fc370_0 .var "sel", 3 0;
v0x5555594fc430_0 .var "write", 0 0;
v0x5555594fc4f0_0 .var "write_data", 31 0;
TD_wdg_tb.wishbone_transaction ;
T_51.557 ;
    %load/vec4 v0x5555594fd150_0;
    %flag_set/vec4 8;
    %jmp/0xz T_51.558, 8;
    %wait E_0x55555933fad0;
    %jmp T_51.557;
T_51.558 ;
    %load/vec4 v0x5555594fc190_0;
    %store/vec4 v0x5555594fcdb0_0, 0, 32;
    %load/vec4 v0x5555594fc4f0_0;
    %store/vec4 v0x5555594fcfd0_0, 0, 32;
    %load/vec4 v0x5555594fc370_0;
    %store/vec4 v0x5555594fd090_0, 0, 4;
    %load/vec4 v0x5555594fc430_0;
    %store/vec4 v0x5555594fd290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fce70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fd1f0_0, 0, 1;
    %wait E_0x55555933fad0;
    %vpi_call 2 215 "$display", "----------------------------------" {0 0 0};
    %vpi_call 2 216 "$display", "- Wishbone Transaction Initiated -" {0 0 0};
    %vpi_call 2 217 "$display", "----------------------------------" {0 0 0};
    %load/vec4 v0x5555594fc430_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.559, 8;
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_51.560, 8;
T_51.559 ; End of true expr.
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_51.560, 8;
 ; End of false expr.
    %blend;
T_51.560;
    %vpi_call 2 218 "$display", "Mode       : %s", S<0,vec4,u40> {1 0 0};
    %vpi_call 2 219 "$display", "Address    : 0x%08h", v0x5555594fc190_0 {0 0 0};
    %vpi_call 2 220 "$display", "Write Data : 0x%08h", v0x5555594fc4f0_0 {0 0 0};
    %vpi_call 2 221 "$display", "Byte Sel   : 0b%b", v0x5555594fc370_0 {0 0 0};
    %vpi_call 2 222 "$display", "----------------------------------" {0 0 0};
    %vpi_call 2 228 "$display", "Waiting for ACK..." {0 0 0};
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x5555594fcc50_0, 0, 32;
T_51.561 ;
    %load/vec4 v0x5555594fcd10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.563, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5555594fcc50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_51.563;
    %flag_set/vec4 8;
    %jmp/0xz T_51.562, 8;
    %wait E_0x55555933fad0;
    %load/vec4 v0x5555594fcc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555594fcc50_0, 0, 32;
    %vpi_call 2 237 "$display", "timeout %d", v0x5555594fcc50_0 {0 0 0};
    %jmp T_51.561;
T_51.562 ;
    %load/vec4 v0x5555594fcc50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_51.564, 4;
    %vpi_call 2 241 "$display", "ERROR: Timeout waiting for ACK!" {0 0 0};
    %jmp T_51.565;
T_51.564 ;
    %vpi_call 2 244 "$display", "Received ACK" {0 0 0};
    %load/vec4 v0x5555594fc430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.566, 8;
    %load/vec4 v0x5555594fcf10_0;
    %store/vec4 v0x5555594fc290_0, 0, 32;
T_51.566 ;
T_51.565 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fd290_0, 0, 1;
    %end;
    .scope S_0x5555594d7c90;
T_52 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594daca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594d7e70_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_52.4, 9;
    %load/vec4 v0x5555594dbb00_0;
    %parti/s 1, 1, 2;
    %and;
T_52.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %alloc S_0x5555594d99a0;
    %load/vec4 v0x5555594d7e70_0;
    %load/vec4 v0x5555594dad40_0;
    %load/vec4 v0x5555594dafe0_0;
    %store/vec4 v0x5555594da060_0, 0, 1;
    %store/vec4 v0x5555594d9e50_0, 0, 1;
    %store/vec4 v0x5555594d9b80_0, 0, 1;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wden.u_bit_field.get_sw_write_next_value, S_0x5555594d99a0;
    %free S_0x5555594d99a0;
    %assign/vec4 v0x5555594d7e70_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5555594cb550;
T_53 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594ce260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594cb830_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5555594cef60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0x5555594ce300_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_53.2;
    %assign/vec4 v0x5555594cb830_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5555594ca6f0;
T_54 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594ce260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594ca9c0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5555594ce3e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_54.2, 8;
    %load/vec4 v0x5555594ce180_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_54.2;
    %assign/vec4 v0x5555594ca9c0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5555594cb270;
T_55 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594ce260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594cb450_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.4, 9;
    %load/vec4 v0x5555594cede0_0;
    %and;
T_55.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %alloc S_0x5555594cb8f0;
    %load/vec4 v0x5555594cb450_0;
    %load/vec4 v0x5555594ce070_0;
    %load/vec4 v0x5555594ce480_0;
    %load/vec4 v0x5555594cdee0_0;
    %load/vec4 v0x5555594cde00_0;
    %store/vec4 v0x5555594cbad0_0, 0, 1;
    %store/vec4 v0x5555594cbe50_0, 0, 1;
    %store/vec4 v0x5555594cc0d0_0, 0, 1;
    %store/vec4 v0x5555594cc1b0_0, 0, 1;
    %store/vec4 v0x5555594cbbd0_0, 0, 1;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_hw_next_value, S_0x5555594cb8f0;
    %free S_0x5555594cb8f0;
    %assign/vec4 v0x5555594cb450_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_55.7, 9;
    %load/vec4 v0x5555594cef60_0;
    %parti/s 1, 1, 2;
    %and;
T_55.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.5, 8;
    %alloc S_0x5555594cce60;
    %load/vec4 v0x5555594cb450_0;
    %load/vec4 v0x5555594ce300_0;
    %load/vec4 v0x5555594ce480_0;
    %store/vec4 v0x5555594cd520_0, 0, 1;
    %store/vec4 v0x5555594cd310_0, 0, 1;
    %store/vec4 v0x5555594cd040_0, 0, 1;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s1wto.u_bit_field.get_sw_write_next_value, S_0x5555594cce60;
    %free S_0x5555594cce60;
    %assign/vec4 v0x5555594cb450_0, 0;
T_55.5 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5555594d1bf0;
T_56 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594d47f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594d1ed0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5555594d55b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_56.2, 8;
    %load/vec4 v0x5555594d49a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_56.2;
    %assign/vec4 v0x5555594d1ed0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5555594d0d90;
T_57 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594d47f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594d1060_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5555594d4a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_57.2, 8;
    %load/vec4 v0x5555594d4710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_57.2;
    %assign/vec4 v0x5555594d1060_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5555594d1910;
T_58 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594d47f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594d1af0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.4, 9;
    %load/vec4 v0x5555594d5430_0;
    %and;
T_58.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %alloc S_0x5555594d1f90;
    %load/vec4 v0x5555594d1af0_0;
    %load/vec4 v0x5555594d4600_0;
    %load/vec4 v0x5555594d4b20_0;
    %load/vec4 v0x5555594d4470_0;
    %load/vec4 v0x5555594d4390_0;
    %store/vec4 v0x5555594d2170_0, 0, 1;
    %store/vec4 v0x5555594d24f0_0, 0, 1;
    %store/vec4 v0x5555594d2770_0, 0, 1;
    %store/vec4 v0x5555594d2850_0, 0, 1;
    %store/vec4 v0x5555594d2270_0, 0, 1;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_hw_next_value, S_0x5555594d1f90;
    %free S_0x5555594d1f90;
    %assign/vec4 v0x5555594d1af0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_58.7, 9;
    %load/vec4 v0x5555594d55b0_0;
    %parti/s 1, 1, 2;
    %and;
T_58.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.5, 8;
    %alloc S_0x5555594d3500;
    %load/vec4 v0x5555594d1af0_0;
    %load/vec4 v0x5555594d49a0_0;
    %load/vec4 v0x5555594d4b20_0;
    %store/vec4 v0x5555594d3bc0_0, 0, 1;
    %store/vec4 v0x5555594d39b0_0, 0, 1;
    %store/vec4 v0x5555594d36e0_0, 0, 1;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_s2wto.u_bit_field.get_sw_write_next_value, S_0x5555594d3500;
    %free S_0x5555594d3500;
    %assign/vec4 v0x5555594d1af0_0, 0;
T_58.5 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5555594de2e0;
T_59 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594e1320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x5555594de4c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.4, 9;
    %load/vec4 v0x5555594e2060_0;
    %parti/s 1, 1, 2;
    %and;
T_59.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %alloc S_0x5555594e0020;
    %load/vec4 v0x5555594de4c0_0;
    %load/vec4 v0x5555594e13c0_0;
    %load/vec4 v0x5555594e15d0_0;
    %store/vec4 v0x5555594e06e0_0, 0, 10;
    %store/vec4 v0x5555594e04d0_0, 0, 10;
    %store/vec4 v0x5555594e0200_0, 0, 10;
    %callf/vec4 TD_wdg_tb.wdg_rv_inst.wdgrv_regs_inst.g_wdcsr.g_wtocnt.u_bit_field.get_sw_write_next_value, S_0x5555594e0020;
    %free S_0x5555594e0020;
    %assign/vec4 v0x5555594de4c0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5555594ec220;
T_60 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594f3bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594f4450_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5555594f4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555594f4450_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v0x5555594f3670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555594f4450_0, 0;
T_60.4 ;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5555594eb570;
T_61 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594f5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555594f6da0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5555594f6da0_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555594f6da0_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x5555594f7380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.6, 9;
    %load/vec4 v0x5555594f7110_0;
    %and;
T_61.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x5555594f71e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5555594f6da0_0, 0;
    %jmp T_61.8;
T_61.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5555594f6da0_0, 0;
T_61.8 ;
T_61.4 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5555594eb570;
T_62 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555594f5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555594f6cc0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5555594f7380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.4, 9;
    %load/vec4 v0x5555594f7110_0;
    %and;
T_62.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x5555594f7040_0;
    %assign/vec4 v0x5555594f6cc0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5555594971f0;
T_63 ;
    %wait E_0x555559311490;
    %load/vec4 v0x555559262c50_0;
    %load/vec4 v0x5555591fa9c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 56, 56, 7;
    %cmp/x;
    %jmp/1 T_63.0, 4;
    %dup/vec4;
    %pushi/vec4 120, 104, 7;
    %cmp/x;
    %jmp/1 T_63.1, 4;
    %dup/vec4;
    %pushi/vec4 120, 112, 7;
    %cmp/x;
    %jmp/1 T_63.2, 4;
    %dup/vec4;
    %pushi/vec4 120, 56, 7;
    %cmp/x;
    %jmp/1 T_63.3, 4;
    %dup/vec4;
    %pushi/vec4 57, 56, 7;
    %cmp/x;
    %jmp/1 T_63.4, 4;
    %dup/vec4;
    %pushi/vec4 121, 104, 7;
    %cmp/x;
    %jmp/1 T_63.5, 4;
    %dup/vec4;
    %pushi/vec4 121, 112, 7;
    %cmp/x;
    %jmp/1 T_63.6, 4;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/x;
    %jmp/1 T_63.7, 4;
    %dup/vec4;
    %pushi/vec4 121, 24, 7;
    %cmp/x;
    %jmp/1 T_63.8, 4;
    %dup/vec4;
    %pushi/vec4 58, 56, 7;
    %cmp/x;
    %jmp/1 T_63.9, 4;
    %dup/vec4;
    %pushi/vec4 122, 104, 7;
    %cmp/x;
    %jmp/1 T_63.10, 4;
    %dup/vec4;
    %pushi/vec4 122, 112, 7;
    %cmp/x;
    %jmp/1 T_63.11, 4;
    %dup/vec4;
    %pushi/vec4 122, 120, 7;
    %cmp/x;
    %jmp/1 T_63.12, 4;
    %dup/vec4;
    %pushi/vec4 59, 56, 7;
    %cmp/x;
    %jmp/1 T_63.13, 4;
    %dup/vec4;
    %pushi/vec4 123, 104, 7;
    %cmp/x;
    %jmp/1 T_63.14, 4;
    %dup/vec4;
    %pushi/vec4 123, 112, 7;
    %cmp/x;
    %jmp/1 T_63.15, 4;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/x;
    %jmp/1 T_63.16, 4;
    %dup/vec4;
    %pushi/vec4 123, 24, 7;
    %cmp/x;
    %jmp/1 T_63.17, 4;
    %dup/vec4;
    %pushi/vec4 62, 56, 7;
    %cmp/x;
    %jmp/1 T_63.18, 4;
    %dup/vec4;
    %pushi/vec4 126, 104, 7;
    %cmp/x;
    %jmp/1 T_63.19, 4;
    %dup/vec4;
    %pushi/vec4 126, 112, 7;
    %cmp/x;
    %jmp/1 T_63.20, 4;
    %dup/vec4;
    %pushi/vec4 126, 120, 7;
    %cmp/x;
    %jmp/1 T_63.21, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.17 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555559253760_0, 0, 3;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5555594971f0;
T_64 ;
    %wait E_0x5555594c1a90;
    %load/vec4 v0x5555592e2ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555591fa9c0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x555559253760_0;
    %assign/vec4 v0x5555591fa9c0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5555594230b0;
T_65 ;
    %wait E_0x555559165c60;
    %load/vec4 v0x555559253a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555592f1710_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5555592f1710_0;
    %load/vec4 v0x5555592f4080_0;
    %cmp/e;
    %jmp/0xz  T_65.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5555592f1710_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x5555592f1710_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5555592f1710_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555559469840;
T_66 ;
    %wait E_0x55555933fad0;
    %load/vec4 v0x5555592bee80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5555592bfe30_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5555592bfe30_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5555592bfe30_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555559405d10;
T_67 ;
    %wait E_0x555559340210;
    %load/vec4 v0x555559304440_0;
    %load/vec4 v0x55555931ba70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 6, 56, 7;
    %cmp/z;
    %jmp/1 T_67.0, 4;
    %dup/vec4;
    %pushi/vec4 70, 56, 7;
    %cmp/z;
    %jmp/1 T_67.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 88, 7;
    %cmp/z;
    %jmp/1 T_67.2, 4;
    %dup/vec4;
    %pushi/vec4 35, 88, 7;
    %cmp/z;
    %jmp/1 T_67.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 104, 7;
    %cmp/z;
    %jmp/1 T_67.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 104, 7;
    %cmp/z;
    %jmp/1 T_67.5, 4;
    %dup/vec4;
    %pushi/vec4 5, 112, 7;
    %cmp/z;
    %jmp/1 T_67.6, 4;
    %dup/vec4;
    %pushi/vec4 13, 112, 7;
    %cmp/z;
    %jmp/1 T_67.7, 4;
    %load/vec4 v0x55555931ba70_0;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555559304160_0, 0, 3;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x555559405d10;
T_68 ;
    %wait E_0x55555933fad0;
    %load/vec4 v0x55555931b900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55555931ba70_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x555559304160_0;
    %assign/vec4 v0x55555931ba70_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x555559405d10;
T_69 ;
    %wait E_0x55555933fad0;
    %load/vec4 v0x55555931b900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555559445560_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x555559422900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x555559445560_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555559445560_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555559445560_0, 0;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55555925f8e0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fc800_0, 0, 1;
T_70.0 ;
    %delay 1, 0;
    %load/vec4 v0x5555594fc800_0;
    %inv;
    %store/vec4 v0x5555594fc800_0, 0, 1;
    %jmp T_70.0;
T_70.1 ;
    %end;
    .thread T_70;
    .scope S_0x55555925f8e0;
T_71 ;
    %vpi_call 2 112 "$dumpfile", "sim/out/wdg_rv_out.vcd" {0 0 0};
    %vpi_call 2 113 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555925f8e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fd290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594fcdb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555594fcfd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5555594fd090_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555594fcbb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fcbb0_0, 0, 1;
    %delay 100, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fca30_0, 0, 1;
    %alloc S_0x5555594fbbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fbda0_0, 0, 1;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x5555594fbe80_0, 0, 10;
    %fork TD_wdg_tb.wishbone_set_wdcsr, S_0x5555594fbbc0;
    %join;
    %free S_0x5555594fbbc0;
    %delay 20, 0;
    %alloc S_0x5555594fbbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fbda0_0, 0, 1;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x5555594fbe80_0, 0, 10;
    %fork TD_wdg_tb.wishbone_set_wdcsr, S_0x5555594fbbc0;
    %join;
    %free S_0x5555594fbbc0;
    %delay 200, 0;
    %alloc S_0x5555594fbbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fbda0_0, 0, 1;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x5555594fbe80_0, 0, 10;
    %fork TD_wdg_tb.wishbone_set_wdcsr, S_0x5555594fbbc0;
    %join;
    %free S_0x5555594fbbc0;
    %vpi_call 2 154 "$display", "Sequence of reading the watchdog timer value" {0 0 0};
    %alloc S_0x5555594fb900;
    %fork TD_wdg_tb.wishbone_readwdg, S_0x5555594fb900;
    %join;
    %free S_0x5555594fb900;
    %delay 1, 0;
    %alloc S_0x5555594fb900;
    %fork TD_wdg_tb.wishbone_readwdg, S_0x5555594fb900;
    %join;
    %free S_0x5555594fb900;
    %delay 10, 0;
    %alloc S_0x5555594fb900;
    %fork TD_wdg_tb.wishbone_readwdg, S_0x5555594fb900;
    %join;
    %free S_0x5555594fb900;
    %delay 10, 0;
    %alloc S_0x5555594fb900;
    %fork TD_wdg_tb.wishbone_readwdg, S_0x5555594fb900;
    %join;
    %free S_0x5555594fb900;
    %delay 300, 0;
    %alloc S_0x5555594fbbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fbda0_0, 0, 1;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x5555594fbe80_0, 0, 10;
    %fork TD_wdg_tb.wishbone_set_wdcsr, S_0x5555594fbbc0;
    %join;
    %free S_0x5555594fbbc0;
    %delay 200, 0;
    %delay 500, 0;
    %alloc S_0x5555594fbbc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555594fbda0_0, 0, 1;
    %pushi/vec4 16, 0, 10;
    %store/vec4 v0x5555594fbe80_0, 0, 10;
    %fork TD_wdg_tb.wishbone_set_wdcsr, S_0x5555594fbbc0;
    %join;
    %free S_0x5555594fbbc0;
    %delay 2000, 0;
    %vpi_call 2 178 "$finish" {0 0 0};
    %end;
    .thread T_71;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "sim/wdg_tb.v";
    "rtl/reset_ctrl.v";
    "rtl/wdg_top.v";
    "rtl/clkdiv.v";
    "rtl/cntr.v";
    "rtl/fsm.v";
    "rtl/reg/wdgrv_regs.v";
    "./submodules/rggen-verilog-rtl/rggen_bit_field.v";
    "./submodules/rggen-verilog-rtl/rggen_default_register.v";
    "./submodules/rggen-verilog-rtl/rggen_register_common.v";
    "./submodules/rggen-verilog-rtl/rggen_address_decoder.v";
    "./submodules/rggen-verilog-rtl/rggen_mux.v";
    "./submodules/rggen-verilog-rtl/rggen_wishbone_adapter.v";
    "./submodules/rggen-verilog-rtl/rggen_adapter_common.v";
    "./submodules/rggen-verilog-rtl/rggen_or_reducer.v";
