{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758379655113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758379655113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 20 11:47:35 2025 " "Processing started: Sat Sep 20 11:47:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758379655113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379655113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379655113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758379655221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758379655221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_test.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_test " "Found entity 1: cordic_test" {  } { { "cordic_test.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cordic.v(101) " "Verilog HDL information at cordic.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758379658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_b.v 1 1 " "Found 1 design units, including 1 entities, in source file test_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_b " "Found entity 1: test_b" {  } { { "test_b.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/test_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cordic_prop.v(101) " "Verilog HDL information at cordic_prop.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "cordic_prop.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic_prop.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758379658837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_prop.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_prop.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_prop " "Found entity 1: cordic_prop" {  } { { "cordic_prop.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic_prop.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/main.v 3 3 " "Found 3 design units, including 3 entities, in source file output_files/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658837 ""} { "Info" "ISGN_ENTITY_NAME" "2 signed_to_7seg " "Found entity 2: signed_to_7seg" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658837 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd_to_7seg " "Found entity 3: bcd_to_7seg" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379658837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379658837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758379658859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:cordic " "Elaborating entity \"cordic\" for hierarchy \"cordic:cordic\"" {  } { { "output_files/main.v" "cordic" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379658862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cordic.v(122) " "Verilog HDL assignment warning at cordic.v(122): truncated value with size 32 to match size of target (16)" {  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|cordic:cordic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cordic.v(164) " "Verilog HDL assignment warning at cordic.v(164): truncated value with size 32 to match size of target (6)" {  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|cordic:cordic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_to_7seg signed_to_7seg:signed_to_7seg " "Elaborating entity \"signed_to_7seg\" for hierarchy \"signed_to_7seg:signed_to_7seg\"" {  } { { "output_files/main.v" "signed_to_7seg" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(66) " "Verilog HDL assignment warning at main.v(66): truncated value with size 32 to match size of target (17)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(75) " "Verilog HDL assignment warning at main.v(75): truncated value with size 32 to match size of target (4)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(76) " "Verilog HDL assignment warning at main.v(76): truncated value with size 32 to match size of target (17)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(77) " "Verilog HDL assignment warning at main.v(77): truncated value with size 32 to match size of target (4)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(78) " "Verilog HDL assignment warning at main.v(78): truncated value with size 32 to match size of target (17)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(79) " "Verilog HDL assignment warning at main.v(79): truncated value with size 32 to match size of target (4)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658864 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(80) " "Verilog HDL assignment warning at main.v(80): truncated value with size 32 to match size of target (17)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658865 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(81) " "Verilog HDL assignment warning at main.v(81): truncated value with size 32 to match size of target (4)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658865 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 main.v(82) " "Verilog HDL assignment warning at main.v(82): truncated value with size 32 to match size of target (17)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658865 "|main|signed_to_7seg:signed_to_7seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(83) " "Verilog HDL assignment warning at main.v(83): truncated value with size 32 to match size of target (4)" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758379658865 "|main|signed_to_7seg:signed_to_7seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg signed_to_7seg:signed_to_7seg\|bcd_to_7seg:decoder0 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"signed_to_7seg:signed_to_7seg\|bcd_to_7seg:decoder0\"" {  } { { "output_files/main.v" "decoder0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379658867 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Div0\"" {  } { { "output_files/main.v" "Div0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Div1\"" {  } { { "output_files/main.v" "Div1" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Div2\"" {  } { { "output_files/main.v" "Div2" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Div3\"" {  } { { "output_files/main.v" "Div3" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Mod4\"" {  } { { "output_files/main.v" "Mod4" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Mod3\"" {  } { { "output_files/main.v" "Mod3" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Mod2\"" {  } { { "output_files/main.v" "Mod2" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Mod1\"" {  } { { "output_files/main.v" "Mod1" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 77 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signed_to_7seg:signed_to_7seg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signed_to_7seg:signed_to_7seg\|Mod0\"" {  } { { "output_files/main.v" "Mod0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cordic:cordic\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cordic:cordic\|Add5\"" {  } { { "cordic.v" "Add5" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 148 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cordic:cordic\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cordic:cordic\|Add3\"" {  } { { "cordic.v" "Add3" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 144 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379659057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758379659057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div0\"" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379659079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div0 " "Instantiated megafunction \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659079 ""}  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758379659079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\"" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379659153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4 " "Instantiated megafunction \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659153 ""}  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758379659153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sll " "Found entity 1: lpm_divide_sll" {  } { { "db/lpm_divide_sll.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/lpm_divide_sll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cordic:cordic\|lpm_add_sub:Add5 " "Elaborated megafunction instantiation \"cordic:cordic\|lpm_add_sub:Add5\"" {  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379659186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cordic:cordic\|lpm_add_sub:Add5 " "Instantiated megafunction \"cordic:cordic\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758379659186 ""}  } { { "cordic.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/cordic.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758379659186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hai " "Found entity 1: add_sub_hai" {  } { { "db/add_sub_hai.tdf" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/add_sub_hai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758379659205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379659205 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[0\] VCC " "Pin \"Dig5\[0\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[1\] VCC " "Pin \"Dig5\[1\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[2\] VCC " "Pin \"Dig5\[2\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[3\] VCC " "Pin \"Dig5\[3\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[4\] VCC " "Pin \"Dig5\[4\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dig5\[5\] VCC " "Pin \"Dig5\[5\]\" is stuck at VCC" {  } { { "output_files/main.v" "" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/main.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758379659604 "|main|Dig5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758379659604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758379659657 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod4\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div2\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod3\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~0" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""} { "Info" "ISCL_SCL_CELL_NAME" "signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"signed_to_7seg:signed_to_7seg\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/pauloq/Documentos/cordic_verilog/verilog_code/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758379660219 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1758379660219 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cordic_prop 24 " "Ignored 24 assignments for entity \"cordic_prop\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity cordic_prop -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity cordic_prop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity cordic_prop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1758379660229 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cordic_test 24 " "Ignored 24 assignments for entity \"cordic_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity cordic_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity cordic_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity cordic_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1758379660229 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1758379660229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/cordic.map.smsg " "Generated suppressed messages file /home/pauloq/Documentos/cordic_verilog/verilog_code/output_files/cordic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379660237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758379660315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758379660315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1541 " "Implemented 1541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758379660371 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758379660371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758379660371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758379660371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758379660378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 20 11:47:40 2025 " "Processing ended: Sat Sep 20 11:47:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758379660378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758379660378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758379660378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758379660378 ""}
