module shift16 (
  input a[16],
  input b[16],
  input alufn[6],
  output op[16]
  ) {

  always {
    case(alufn[1:0]) {
    default:
      op = 0;
    2b00:
      op = a <<< b[3:0];
    2b01:
      op = a >>> b[3:0];
    2b11:
      op = $signed(a) >>> b[3:0];
    }
  }
}
