// Seed: 460860467
`include ""
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  logic id_5 = {1{id_3[1]}};
  type_9(
      1'b0, id_4
  );
  assign id_2 = 1;
endmodule
