<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pa" timeStamp="Wed Nov 19 00:24:24 2025">
<section name="Project Information" visible="false">
<property name="ProjectID" value="ccc75f01f7504cc98f7d02b2c9ce987d" type="ProjectID"/>
<property name="ProjectIteration" value="1" type="ProjectIteration"/>
</section>
<section name="PlanAhead Usage" visible="true">
<item name="Project Data">
<property name="SrcSetCount" value="1" type="SrcSetCount"/>
<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
<property name="DesignMode" value="RTL" type="DesignMode"/>
<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
</item>
<item name="Java Command Handlers">
<property name="AddSources" value="3" type="JavaHandler"/>
<property name="CoreView" value="8" type="JavaHandler"/>
<property name="CustomizeCore" value="5" type="JavaHandler"/>
<property name="EditDelete" value="2" type="JavaHandler"/>
<property name="NewProject" value="1" type="JavaHandler"/>
</item>
<item name="Gui Resources Info">
<property name="Component Name, dmem1" value="1" type="GuiResourceData"/>
<property name="DMEM.v, 14, 425" value="1" type="GuiResourceData"/>
<property name="DMEM.v, 14, 425, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="Data Width, 8" value="1" type="GuiResourceData"/>
<property name="Depth, 2048" value="1" type="GuiResourceData"/>
<property name="FINISH, Finish" value="1" type="GuiResourceData"/>
<property name="NEXT, Next " value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 17" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 17, Distributed Memory Generator, 0, false" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Distributed Memory Generator ;  ; Production ; Included ; xilinx.com:ip:dist_mem_gen:8.0, 17, Distributed Memory Generator, 0, false, false, false, false, false, true" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, Memories  Storage Elements ;  ;  ;  ; , 12" value="1" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs  BRAM ;  ;  ;  ; , 17" value="2" type="GuiResourceData"/>
<property name="PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, RAMs  ROMs ;  ;  ;  ; , 16" value="1" type="GuiResourceData"/>
<property name="PAResourceCommand.PACommandNames_ADD_SOURCES, Add Sources..." value="1" type="GuiResourceData"/>
<property name="PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update" value="1" type="GuiResourceData"/>
<property name="PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, [root, Design Sources, Verilog], 1, true, false, false, false, true, false" value="1" type="GuiResourceData"/>
<property name="PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, [root, Design Sources, top (top.v" value="5" type="GuiResourceData"/>
<property name="PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, [, Project Manager, IP Catalog], 4, false" value="1" type="GuiResourceData"/>
<property name="PAResourceEtoH.GettingStartedView_RECENT_PROJECTS, E:/Homeworks/cpupip8/cpupip8.xpr, 0" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, Generate" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, Add Files" value="3" type="GuiResourceData"/>
<property name="PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, VerilogSourceFile_small ; 1 ; ALU.v ; xil_defaultlib ; E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new, 0, ALU.v, 2" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, VerilogSourceFile_small ; 6 ; EX_MEM.v ; xil_defaultlib ; E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new, 5, EX_MEM.v, 2" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, VerilogSourceFile_small ; 8 ; IF_ID.v ; xil_defaultlib ; E:/Homeworks/cpupip8/cpupip8.srcs/sources_1/new, 7, IF_ID.v, 2" value="1" type="GuiResourceData"/>
<property name="PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy" value="1" type="GuiResourceData"/>
<property name="RDIResource.BaseDialog_OK, OK" value="1" type="GuiResourceData"/>
</item>
<item name="Other">
<property name="GuiMode" value="9" type="GuiMode"/>
<property name="BatchMode" value="0" type="BatchMode"/>
<property name="TclMode" value="5" type="TclMode"/>
</item>
</section>
</application>
</document>
