xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
VGA_Clock_clk_wiz.v,verilog,xil_defaultlib,../../../../dld_final_project.srcs/sources_1/ip/VGA_Clock/VGA_Clock_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
VGA_Clock.v,verilog,xil_defaultlib,../../../../dld_final_project.srcs/sources_1/ip/VGA_Clock/VGA_Clock.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
