This directory contains the SystemVerilog RTL implementation of the UART-16550 core.
