Warning (10268): Verilog HDL information at reg_file.v(32): always construct contains both blocking and non-blocking assignments File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v Line: 32
Warning (10268): Verilog HDL information at RISCV_5StagePipelined_Processor.v(224): always construct contains both blocking and non-blocking assignments File: D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v Line: 224
