---
layout: post
title:  "Verilog运算符与块语句"
date:   2024-3-26 20:26:20 +0700
tags:
  - Verilog HDL

---

---

# Verilog运算符与块语句



算数运算符

除法和求模运算的区别例子

```verilog
module arithmetic (
	output	c,d,e
    input	a,b,clk);
    wire[3:0] a,b;
    reg[3:0] c,d;
    reg[7:0] e;
    always 0(posedge clk)
        begin
            c=a / b;	//整数除法运算时,结果值略去小数部分,只取整数部分
            d=a % b;	//求余数
            e=a * b;	//乘法
        end
endmodule
```

