// Seed: 3868264096
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4
);
  tri  id_6;
  wire id_7;
  assign id_4 = id_6;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input wor id_6
);
  always_latch id_0 <= id_6 * "";
  assign id_0 = 1;
  always if (1) $display(1, 1);
  module_0(
      id_3, id_5, id_6, id_2, id_4
  );
endmodule
