*******************************************************************

  Operator    [gopIDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIDDR
{
    parameter
    (
        string CP_IREG_SET     = "SET",
        string CP_CLK_POL      = "FALSE",
        string CP_SR_POL       = "FALSE",
        string CP_REG_SYNC     = "ASYNC",
        string CP_ILATCH_EN    = "DISABLE",
        string CP_Y_SEL        = "STA",
        string CP_DDR_EN       = "DISABLE",
        string CP_DIN_POL      = "FALSE",
        string CP_IREG_SEL     = "FALSE",
        string CP_GRS_DIS      = "FALSE",
        string CP_ICLK_EN      = "DISABLE",
        string CP_ISR_EN       = "DISABLE",
        string CP_MIPI_EN      = "DISABLE",
                               
        string CP_TQMODE       = "DDR",
        string CP_OUTDLY_EN    = "DISABLE"
    );
    port
    (
        input   DIN,
        input   CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input   CE_IREG /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input   SR /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        
        output  Q0,
        output  Q1,
        output  TQ,
        
        input   DQ_DLY_IN,
        output  DQ_OUT
    );
};

implementation impl of gopIDDR
{
    device devIOL iol
    parameter map
    (
        CP_DIN_POL        => CP_DIN_POL,  
        CP_SR_POL         => CP_SR_POL,  
        CP_ISR_EN         => CP_ISR_EN,  
        CP_DDR_EN         => CP_DDR_EN,  
        CP_IREG_SET       => CP_IREG_SET, 
        CP_ILATCH_EN      => CP_ILATCH_EN,
        CP_GRS_DIS        => CP_GRS_DIS,
        CP_REG_SYNC       => CP_REG_SYNC, 
        CP_ICLK_EN        => CP_ICLK_EN,  
        CP_CLK_POL        => CP_CLK_POL,  
        CP_IREG_SEL       => CP_IREG_SEL,
        CP_TQMODE         => CP_TQMODE,
        CP_OUTDLY_EN      => CP_OUTDLY_EN 
    )
    
    port map 
    (
        DIN          => DIN,    
        CE_IREG      => CE_IREG,
        SR           => SR,     
        CLK          => CLK,    
        Q0           => Q0,     
        Q1           => Q1,
        TQ           => TQ,
           
        DQ_DLY_IN    =>  DQ_DLY_IN,
        DQ_OUT       =>  DQ_OUT 
    );
};


