{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600458261596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600458261615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 15:44:21 2020 " "Processing started: Fri Sep 18 15:44:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600458261615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458261615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458261615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600458262122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab1-group03-tuesday/experiment5/rtl/experiment5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600458271994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458271994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab1-group03-tuesday/experiment5/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab1-group03-tuesday/experiment5/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600458271998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458271998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment5 " "Elaborating entity \"experiment5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600458272043 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_green experiment5.sv(187) " "Verilog HDL Always Construct warning at experiment5.sv(187): inferring latch(es) for variable \"led_green\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1600458272049 "|experiment5"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "stop_count experiment5.sv(211) " "Can't resolve multiple constant drivers for net \"stop_count\" at experiment5.sv(211)" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" 211 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458272055 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "experiment5.sv(193) " "Constant driver at experiment5.sv(193)" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" 193 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458272055 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "CDown experiment5.sv(211) " "Can't resolve multiple constant drivers for net \"CDown\" at experiment5.sv(211)" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab1-group03-tuesday/experiment5/rtl/experiment5.sv" 211 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458272055 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600458272056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600458272171 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 18 15:44:32 2020 " "Processing ended: Fri Sep 18 15:44:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600458272171 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600458272171 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600458272171 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600458272171 ""}
