{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587563996928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587563996930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 16:59:56 2020 " "Processing started: Wed Apr 22 16:59:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587563996930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587563996930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temacounter -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off temacounter -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587563996930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1587563997366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Andrei/Documents/CID/tema counter/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587564008249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587564008249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorie.v 1 1 " "Found 1 design units, including 1 entities, in source file memorie.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorie " "Found entity 1: memorie" {  } { { "memorie.v" "" { Text "C:/Users/Andrei/Documents/CID/tema counter/memorie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Andrei/Documents/CID/tema counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/Andrei/Documents/CID/tema counter/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1587564008254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1587564008279 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk testbench.v(16) " "Verilog HDL warning at testbench.v(16): initial value for variable clk should be constant" {  } { { "testbench.v" "" { Text "C:/Users/Andrei/Documents/CID/tema counter/testbench.v" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1587564008284 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:DUT1 " "Elaborating entity \"TOP\" for hierarchy \"TOP:DUT1\"" {  } { { "testbench.v" "DUT1" { Text "C:/Users/Andrei/Documents/CID/tema counter/testbench.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587564008289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorie TOP:DUT1\|memorie:DUT1 " "Elaborating entity \"memorie\" for hierarchy \"TOP:DUT1\|memorie:DUT1\"" {  } { { "TOP.v" "DUT1" { Text "C:/Users/Andrei/Documents/CID/tema counter/TOP.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587564008289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter TOP:DUT1\|counter:DUT2 " "Elaborating entity \"counter\" for hierarchy \"TOP:DUT1\|counter:DUT2\"" {  } { { "TOP.v" "DUT2" { Text "C:/Users/Andrei/Documents/CID/tema counter/TOP.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1587564008289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1587564008339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 17:00:08 2020 " "Processing ended: Wed Apr 22 17:00:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1587564008339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1587564008339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1587564008339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587564008339 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus II Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587564008922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1587564010562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1587564010567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 17:00:10 2020 " "Processing started: Wed Apr 22 17:00:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1587564010567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1587564010567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim temacounter testbench " "Command: quartus_sh -t c:/altera/14.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim temacounter testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1587564010567 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim temacounter testbench " "Quartus(args): --rtl_sim temacounter testbench" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1587564010567 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1587564010707 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1587564010788 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1587564010793 ""}
{ "Warning" "0" "" "Warning: File testbench_run_msim_rtl_verilog.do already exists - backing up current file as testbench_run_msim_rtl_verilog.do.bak4" {  } {  } 0 0 "Warning: File testbench_run_msim_rtl_verilog.do already exists - backing up current file as testbench_run_msim_rtl_verilog.do.bak4" 0 0 "Quartus II" 0 0 1587564010833 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Andrei/Documents/CID/tema counter/simulation/modelsim/testbench_run_msim_rtl_verilog.do" {  } { { "C:/Users/Andrei/Documents/CID/tema counter/simulation/modelsim/testbench_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Andrei/Documents/CID/tema counter/simulation/modelsim/testbench_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Andrei/Documents/CID/tema counter/simulation/modelsim/testbench_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1587564010843 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1587564010843 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1587564011018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus II Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1587564111740 ""}
