# CAN FD IP Core

[![pipeline status](https://gitlab.fel.cvut.cz/illeondr/CAN_FD_IP_Core/badges/master/pipeline.svg)](http://illeondr.pages.fel.cvut.cz/CAN_FD_IP_Core/tests_fast.xml)
[![coverage report](https://gitlab.fel.cvut.cz/illeondr/CAN_FD_IP_Core/badges/master/coverage.svg)](http://illeondr.pages.fel.cvut.cz/CAN_FD_IP_Core/coverage/)
[![documentation](https://img.shields.io/badge/documentation--blue.svg)]( http://illeondr.pages.fel.cvut.cz/CAN_FD_IP_Core/Progdokum.pdf)

CAN FD IP Core written in VHDL, originally developed at Czech Technical University -- Faculty of Electrical Engineering -- Department of Measurement.

The Core supports ISO and NON-ISO versions of CAN FD protocol for synthesis into
FPGAs. Core contains test framework written in VHDL and runable with Python in
Modelsim or GHDL.
