; Top Design: "project_system_lib:test_board_ideal_mixer:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="project_system_lib:test_board_ideal_mixer:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
Mixer:MIX1  Vin Vout Vosc SideBand=0 ImageRej=10 dB ConvGain=dbpolar(0,0) S11=polar(0,0) S22=polar(0,180) S33=0 GainCompType=0 ReferToInput=0 GainCompSat=5.0 dB GainComp=1.0 dB 
#uselib "ckt" , "OSCwPhNoise"
OSCwPhNoise:OSC1  Vosc Freq=Freq_osc P=dbmtow(0) Rout=50 Ohm PhaseNoise=list(10Hz,-20dB, 100Hz,-40dB, 1kHz,-50dB) 
Port:Term1  Vout 0 Num=1 Z=50 Ohm Noise=yes 
HB:HB1 MaxOrder=5 Freq[1]=Freq_in - Freq_osc Freq[2]=Freq_osc Freq[3]=Freq_in Order[1]=3 Order[2]=3 Order[3]=3 StatusLevel=2 HBSS_WSP=0 OutputPlan="HB1_Output" 

OutputPlan:HB1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB1_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=Freq_in - Freq_osc Order[1]=3 

Component:tahb_HB1 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB1_tran" HB_Analysis="HB1" 


Freq_in=2.412 GHz
Freq_osc=1543 MHz
Port:PORT2  Vin 0 Num=2 Z=50 Ohm P[1]=polar(dbmtow(0),0) Freq[1]=Freq_in    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
