/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\errors\T_EIDXVAR.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_T_EIDXVAR_info.h"
#include "T_T_EIDXVAR_info-protos.c"

static set_error_t set_b_r10(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v6_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r10___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v6_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw1;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v6_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw1:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v6_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v6_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r10(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v16_value UNUSED ;
    memset((void *)&v16_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v19_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v19_value, 0, sizeof(attr_value_t ));
        v19_value = SIM_make_attr_uint64(0);
        {
            int64 v21_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v22__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r10___get64(_dev, (_portobj->indices)[0], &v22__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw2;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v21_i = v22__ret_value;
                #line 137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v19_value = SIM_make_attr_uint64(v21_i);
        }
        if (false) throw2:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v19_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v16_value = v19_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 149 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v16_value;
    return _val0;
}

static set_error_t set_b_r11(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v24_value UNUSED  = attr0;
        set_error_t v24_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v27_value UNUSED  = v24_value;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v27_err UNUSED  = 0;
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r11___set64(_dev, (_portobj->indices)[0], _i1, SIM_attr_integer(v27_value)))
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw3;
            #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v27_err = 0;
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw3:
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v27_err = 3;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v24_err = v27_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _status = v24_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_b_r11(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(2);
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t _val1;
        attr_value_t v37_value UNUSED ;
        memset((void *)&v37_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v40_value UNUSED ;
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v40_value, 0, sizeof(attr_value_t ));
            v40_value = SIM_make_attr_uint64(0);
            {
                int64 v42_i UNUSED  = 0;
                {
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v43__ret_value UNUSED  = 0;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__r11___get64(_dev, (_portobj->indices)[0], _i1, &v43__ret_value))
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto throw4;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v42_i = v43__ret_value;
                    #line 221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
                }
                #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v40_value = SIM_make_attr_uint64(v42_i);
            }
            if (false) throw4:
            #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v40_value = SIM_make_attr_invalid();
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v37_value = v40_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _val1 = v37_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_b_r12(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v48_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v48_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r12___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v48_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw5;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v48_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw5:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v48_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v48_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 265 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r12(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v58_value UNUSED ;
    memset((void *)&v58_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v61_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v61_value, 0, sizeof(attr_value_t ));
        v61_value = SIM_make_attr_uint64(0);
        {
            int64 v63_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v64__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r12___get64(_dev, (_portobj->indices)[0], &v64__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw6;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v63_i = v64__ret_value;
                #line 294 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v61_value = SIM_make_attr_uint64(v63_i);
        }
        if (false) throw6:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v61_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v58_value = v61_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v58_value;
    return _val0;
}

static set_error_t set_b_r13(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v69_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v69_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r13___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v69_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw7;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v69_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw7:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v69_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v69_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r13(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v79_value UNUSED ;
    memset((void *)&v79_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v82_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v82_value, 0, sizeof(attr_value_t ));
        v82_value = SIM_make_attr_uint64(0);
        {
            int64 v84_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v85__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r13___get64(_dev, (_portobj->indices)[0], &v85__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw8;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v84_i = v85__ret_value;
                #line 365 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v82_value = SIM_make_attr_uint64(v84_i);
        }
        if (false) throw8:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v82_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v79_value = v82_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 377 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v79_value;
    return _val0;
}

static set_error_t set_b_r16(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v90_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v90_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r16___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v90_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw9;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v90_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw9:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v90_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v90_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 407 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r16(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v100_value UNUSED ;
    memset((void *)&v100_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v103_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v103_value, 0, sizeof(attr_value_t ));
        v103_value = SIM_make_attr_uint64(0);
        {
            int64 v105_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v106__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r16___get64(_dev, (_portobj->indices)[0], &v106__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw10;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v105_i = v106__ret_value;
                #line 436 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v103_value = SIM_make_attr_uint64(v105_i);
        }
        if (false) throw10:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v103_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v100_value = v103_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 448 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v100_value;
    return _val0;
}

static set_error_t set_b_r2(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v108_value UNUSED  = attr0;
        set_error_t v108_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v111_value UNUSED  = v108_value;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v111_err UNUSED  = 0;
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r2___set64(_dev, (_portobj->indices)[0], _i1, SIM_attr_integer(v111_value)))
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw11;
            #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v111_err = 0;
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw11:
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v111_err = 3;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v108_err = v111_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 483 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _status = v108_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_b_r2(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(2);
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t _val1;
        attr_value_t v121_value UNUSED ;
        memset((void *)&v121_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v124_value UNUSED ;
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v124_value, 0, sizeof(attr_value_t ));
            v124_value = SIM_make_attr_uint64(0);
            {
                int64 v126_i UNUSED  = 0;
                {
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v127__ret_value UNUSED  = 0;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__r2___get64(_dev, (_portobj->indices)[0], _i1, &v127__ret_value))
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto throw12;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v126_i = v127__ret_value;
                    #line 520 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
                }
                #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v124_value = SIM_make_attr_uint64(v126_i);
            }
            if (false) throw12:
            #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v124_value = SIM_make_attr_invalid();
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v121_value = v124_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _val1 = v121_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_b_r7(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v129_value UNUSED  = attr0;
        set_error_t v129_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v132_value UNUSED  = v129_value;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v132_err UNUSED  = 0;
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r7___set64(_dev, (_portobj->indices)[0], _i1, SIM_attr_integer(v132_value)))
            #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw13;
            #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v132_err = 0;
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw13:
            #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v132_err = 3;
            #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v129_err = v132_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 569 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _status = v129_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_b_r7(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(2);
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t _val1;
        attr_value_t v142_value UNUSED ;
        memset((void *)&v142_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v145_value UNUSED ;
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v145_value, 0, sizeof(attr_value_t ));
            v145_value = SIM_make_attr_uint64(0);
            {
                int64 v147_i UNUSED  = 0;
                {
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v148__ret_value UNUSED  = 0;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__r7___get64(_dev, (_portobj->indices)[0], _i1, &v148__ret_value))
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    goto throw14;
                    #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v147_i = v148__ret_value;
                    #line 606 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
                }
                #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v145_value = SIM_make_attr_uint64(v147_i);
            }
            if (false) throw14:
            #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v145_value = SIM_make_attr_invalid();
            #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v142_value = v145_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _val1 = v142_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_b_r8(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v153_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v153_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r8___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v153_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw15;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v153_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw15:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v153_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v153_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r8(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v163_value UNUSED ;
    memset((void *)&v163_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v166_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v166_value, 0, sizeof(attr_value_t ));
        v166_value = SIM_make_attr_uint64(0);
        {
            int64 v168_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v169__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r8___get64(_dev, (_portobj->indices)[0], &v169__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw16;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v168_i = v169__ret_value;
                #line 679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v166_value = SIM_make_attr_uint64(v168_i);
        }
        if (false) throw16:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v166_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v163_value = v166_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v163_value;
    return _val0;
}

static set_error_t set_b_r9(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    set_error_t _status = Sim_Set_Illegal_Value;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v174_value UNUSED  = *_val;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        set_error_t v174_err UNUSED  = 0;
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (_DML_M_b__r9___set64(_dev, (_portobj->indices)[0], SIM_attr_integer(v174_value)))
        #line 1323 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        goto throw17;
        #line 1325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v174_err = 0;
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (false) throw17:
        #line 1327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v174_err = 3;
        #line 1320 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _status = v174_err;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 721 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return _status;
}

static attr_value_t get_b_r9(conf_object_t *_obj, lang_void *_aux)
{
     _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t*)_portobj->dev;
    attr_value_t _val0;
    attr_value_t v184_value UNUSED ;
    memset((void *)&v184_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v187_value UNUSED ;
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v187_value, 0, sizeof(attr_value_t ));
        v187_value = SIM_make_attr_uint64(0);
        {
            int64 v189_i UNUSED  = 0;
            {
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v190__ret_value UNUSED  = 0;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r9___get64(_dev, (_portobj->indices)[0], &v190__ret_value))
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                goto throw18;
                #line 1335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v189_i = v190__ret_value;
                #line 750 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v187_value = SIM_make_attr_uint64(v189_i);
        }
        if (false) throw18:
        #line 1338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v187_value = SIM_make_attr_invalid();
        #line 1331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v184_value = v187_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    _val0 = v184_value;
    return _val0;
}

static set_error_t set_first_attr(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v192_value UNUSED  = attr0;
        set_error_t v192_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v195_value UNUSED  = v192_value;
            #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v195_err UNUSED  = 0;
            v195_err = 0;
            #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_first_attr__before_set(_dev, _i1))
            #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw19;
            if (_DML_M_first_attr__set(_dev, _i1, v195_value))
            #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw19;
            if (_DML_M_first_attr__after_set(_dev, _i1))
            #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw19;
            #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw19:
            #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v195_err = 3;
            #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v192_err = v195_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _status = v192_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_first_attr(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(2);
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t _val1;
        attr_value_t v203_value UNUSED ;
        memset((void *)&v203_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v206_value UNUSED ;
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v206_value, 0, sizeof(attr_value_t ));
            {
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v208_value UNUSED ;
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v208_value, 0, sizeof(attr_value_t ));
                #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v208_value = SIM_make_attr_uint64(_dev->first_attr[_i1]);
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v206_value = v208_value;
                #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v203_value = v206_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _val1 = v203_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static set_error_t set_second_attr(conf_object_t *_obj, attr_value_t *_val, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    set_error_t _status = Sim_Set_Illegal_Value;
    uint32 _i1;
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t attr0 = SIM_attr_list_item(*_val, _i1);
        attr_value_t v211_value UNUSED  = attr0;
        set_error_t v211_err UNUSED  = 0;
        #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v214_value UNUSED  = v211_value;
            #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            set_error_t v214_err UNUSED  = 0;
            v214_err = 0;
            #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_second_attr__before_set(_dev, _i1))
            #line 379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw20;
            if (_DML_M_second_attr__set(_dev, _i1, v214_value))
            #line 380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw20;
            if (_DML_M_second_attr__after_set(_dev, _i1))
            #line 381 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto throw20;
            #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (false) throw20:
            #line 383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v214_err = 3;
            #line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v211_err = v214_err;
            #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 881 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _status = v211_err;
        if (_status != Sim_Set_Ok) goto exit;
    }
    exit:
    return _status;
}

static attr_value_t get_second_attr(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    uint32 _i1;
    _val0 = SIM_alloc_attr_list(2);
    for (_i1 = 0; _i1 < 2; _i1++) {
        attr_value_t _val1;
        attr_value_t v222_value UNUSED ;
        memset((void *)&v222_value, 0, sizeof(attr_value_t ));
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            attr_value_t v225_value UNUSED ;
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            memset((void *)&v225_value, 0, sizeof(attr_value_t ));
            {
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v227_value UNUSED ;
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v227_value, 0, sizeof(attr_value_t ));
                #line 351 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v227_value = SIM_make_attr_uint64(_dev->second_attr[_i1]);
                #line 345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v225_value = v227_value;
                #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v222_value = v225_value;
            #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        _val1 = v222_value;
        SIM_attr_list_set_item(&_val0, _i1, _val1);
    }
    return _val0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v231__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v231__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v231__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v232__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v232__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v232__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v233__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v233__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v233__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v234__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v234__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v234__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v239__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v239__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v239__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v240__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v240__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v240__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v241__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v241__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v241__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v242__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v242__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v242__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v247__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v247__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v247__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v248__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v248__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v248__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v249__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v249__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v249__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v250__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v250__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v250__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v253__ret_connections UNUSED ;
        memset((void *)&v253__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v253__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v253__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v254__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v254__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v254__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v255__ret_connections UNUSED ;
        memset((void *)&v255__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 0, &v255__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        connections = v255__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v256__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 0, connection, before, &v256__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        success = v256__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v257__ret_connections UNUSED ;
        memset((void *)&v257__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 1, &v257__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        connections = v257__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v258__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 1, connection, before, &v258__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        success = v258__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v259__ret_vals UNUSED ;
        memset((void *)&v259__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, (_portobj->indices)[0], &v259__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v259__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v260__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, (_portobj->indices)[0], num, &v260__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v260__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v261__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, (_portobj->indices)[0], name, &v261__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v261__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v262__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, (_portobj->indices)[0], num, &v262__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v262__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v263__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v263__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v263__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v265__ret_vals UNUSED ;
        memset((void *)&v265__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 0, &v265__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        vals = v265__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v266__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 0, num, &v266__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        name = v266__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v267__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 0, name, &v267__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v267__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v268__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 0, num, &v268__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v268__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v269__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 0, reg, reqinfo, &v269__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v269__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v271__ret_vals UNUSED ;
        memset((void *)&v271__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 1, &v271__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        vals = v271__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v272__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 1, num, &v272__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        name = v272__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v273__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 1, name, &v273__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v273__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v274__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 1, num, &v274__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v274__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v275__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 1, reg, reqinfo, &v275__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v275__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v277__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v277__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v277__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v278__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 0, mem_op, map_info, &v278__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ex = v278__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v279__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 1, mem_op, map_info, &v279__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ex = v279__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v280__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v280__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v280__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v281__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, (_portobj->indices)[0], &v281__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v281__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v282__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v282__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v282__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v283__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v283__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v283__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v284__ret_info UNUSED ;
        memset((void *)&v284__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v284__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v284__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v286__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 0, &v286__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        big_endian = v286__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v287__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 0, &v287__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        desc = v287__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v288__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 0, reg, &v288__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v288__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v289__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 0, &v289__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v289__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v290__ret_info UNUSED ;
        memset((void *)&v290__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 0, reg, &v290__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v290__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v292__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 1, &v292__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        big_endian = v292__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v293__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 1, &v293__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        desc = v293__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v294__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 1, reg, &v294__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v294__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v295__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 1, &v295__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v295__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v296__ret_info UNUSED ;
        memset((void *)&v296__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 1, reg, &v296__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v296__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v298__ret_ret UNUSED ;
        memset((void *)&v298__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v298__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v298__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v299__ret_ret UNUSED ;
        memset((void *)&v299__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v299__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v299__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v300__ret_ret UNUSED ;
        memset((void *)&v300__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 0, &v300__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v300__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v301__ret_ret UNUSED ;
        memset((void *)&v301__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 0, &v301__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v301__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v302__ret_ret UNUSED ;
        memset((void *)&v302__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 1, &v302__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v302__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v303__ret_ret UNUSED ;
        memset((void *)&v303__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 1, &v303__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v303__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (!(SIM_object_clock(&_dev->obj) != NULL))
    #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_35, &_dev->obj, NULL, NULL);
    #line 1900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    for (uint32 _i0 = 0; _i0 < 2; _i0++) {
        #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (!(SIM_object_clock(&_dev->obj) != NULL))
        #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1957 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_event_cancel_time(&_dev->obj, _send_now_evclass_36[_i0], &_dev->obj, NULL, NULL);
        #line 1912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_e__callback(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_e__callback(_dev, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_e__destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_e__destroy(_dev, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_e__get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v321__ret_info UNUSED ;
        memset((void *)&v321__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_e__get_event_info(_dev, data, &v321__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v321__ret_info;
    }
    return info;
}

static void  *_DML_EV_e__set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v322__ret_data UNUSED  = NULL;
        if (_DML_M_e__set_event_info(_dev, info, &v322__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v322__ret_data;
    }
    return data;
}

static char *_DML_EV_e__describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v323__ret_description UNUSED  = NULL;
        if (_DML_M_e__describe_event(_dev, data, &v323__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v323__ret_description;
    }
    return description;
}

static void  _DML_EV_ea__callback0(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ea__callback(_dev, 0, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_ea__destroy0(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ea__destroy(_dev, 0, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_ea__get_event_info0(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v326__ret_info UNUSED ;
        memset((void *)&v326__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_ea__get_event_info(_dev, 0, data, &v326__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v326__ret_info;
    }
    return info;
}

static void  *_DML_EV_ea__set_event_info0(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v327__ret_data UNUSED  = NULL;
        if (_DML_M_ea__set_event_info(_dev, 0, info, &v327__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v327__ret_data;
    }
    return data;
}

static char *_DML_EV_ea__describe_event0(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v328__ret_description UNUSED  = NULL;
        if (_DML_M_ea__describe_event(_dev, 0, data, &v328__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v328__ret_description;
    }
    return description;
}

static void  _DML_EV_ea__callback1(conf_object_t *_obj, void  *param)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ea__callback(_dev, 1, param))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static void  _DML_EV_ea__destroy1(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_ea__destroy(_dev, 1, data))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

static attr_value_t _DML_EV_ea__get_event_info1(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v331__ret_info UNUSED ;
        memset((void *)&v331__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_ea__get_event_info(_dev, 1, data, &v331__ret_info))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        info = v331__ret_info;
    }
    return info;
}

static void  *_DML_EV_ea__set_event_info1(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *data = NULL;
    {
        void  *v332__ret_data UNUSED  = NULL;
        if (_DML_M_ea__set_event_info(_dev, 1, info, &v332__ret_data))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        data = v332__ret_data;
    }
    return data;
}

static char *_DML_EV_ea__describe_event1(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *description = NULL;
    {
        char *v333__ret_description UNUSED  = NULL;
        if (_DML_M_ea__describe_event(_dev, 1, data, &v333__ret_description))
        SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
        description = v333__ret_description;
    }
    return description;
}

static const _id_info_t _id_infos[38] UNUSED = {
    {"dev", NULL, 0, 1},
    {"b[%u].bank_instrumentation_subscribe", (const uint32 []) {2}, 1, 2},
    {"b[%u].instrumentation_order", (const uint32 []) {2}, 1, 3},
    {"b[%u].int_register", (const uint32 []) {2}, 1, 4},
    {"b[%u].io_memory", (const uint32 []) {2}, 1, 5},
    {"b[%u].r10", (const uint32 []) {2}, 1, 6},
    {"b[%u].r10", (const uint32 []) {2}, 1, 7},
    {"b[%u].r11[%u]", (const uint32 []) {2, 2}, 2, 8},
    {"b[%u].r11[%u]", (const uint32 []) {2, 2}, 2, 9},
    {"b[%u].r12", (const uint32 []) {2}, 1, 10},
    {"b[%u].r12", (const uint32 []) {2}, 1, 11},
    {"b[%u].r13", (const uint32 []) {2}, 1, 12},
    {"b[%u].r13", (const uint32 []) {2}, 1, 13},
    {"b[%u].r14", (const uint32 []) {2}, 1, 14},
    {"b[%u].r14", (const uint32 []) {2}, 1, 15},
    {"b[%u].r15", (const uint32 []) {2}, 1, 16},
    {"b[%u].r15", (const uint32 []) {2}, 1, 17},
    {"b[%u].r16", (const uint32 []) {2}, 1, 18},
    {"b[%u].r16", (const uint32 []) {2}, 1, 19},
    {"b[%u].r2[%u]", (const uint32 []) {2, 2}, 2, 20},
    {"b[%u].r2[%u]", (const uint32 []) {2, 2}, 2, 21},
    {"b[%u].r3[%u]", (const uint32 []) {2, 2}, 2, 22},
    {"b[%u].r3[%u]", (const uint32 []) {2, 2}, 2, 23},
    {"b[%u].r6[%u]", (const uint32 []) {2, 2}, 2, 24},
    {"b[%u].r6[%u]", (const uint32 []) {2, 2}, 2, 25},
    {"b[%u].r7[%u].f2", (const uint32 []) {2, 2}, 2, 26},
    {"b[%u].r7[%u]", (const uint32 []) {2, 2}, 2, 27},
    {"b[%u].r8", (const uint32 []) {2}, 1, 28},
    {"b[%u].r8", (const uint32 []) {2}, 1, 29},
    {"b[%u].r9", (const uint32 []) {2}, 1, 30},
    {"b[%u].r9", (const uint32 []) {2}, 1, 31},
    {"b[%u].register_view", (const uint32 []) {2}, 1, 32},
    {"b[%u].register_view_catalog", (const uint32 []) {2}, 1, 33},
    {"b[%u]", (const uint32 []) {2}, 1, 34},
    {"e", NULL, 0, 35},
    {"ea[%u]", (const uint32 []) {2}, 1, 36},
    {"first_attr[%u]", (const uint32 []) {2}, 1, 37},
    {"second_attr[%u]", (const uint32 []) {2}, 1, 38}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[38] UNUSED = {(&_tr__dev__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_r10__object), (&_tr_b_r10__object), (&_tr_b_r11__object), (&_tr_b_r11__object), (&_tr_b_r12__object), (&_tr_b_r12__object), (&_tr_b_r13__object), (&_tr_b_r13__object), (&_tr_b_r14__object), (&_tr_b_r14__object), (&_tr_b_r15__object), (&_tr_b_r15__object), (&_tr_b_r16__object), (&_tr_b_r16__object), (&_tr_b_r2__object), (&_tr_b_r2__object), (&_tr_b_r3__object), (&_tr_b_r3__object), (&_tr_b_r6__object), (&_tr_b_r6__object), (&_tr_b_r7_f2__object), (&_tr_b_r7__object), (&_tr_b_r8__object), (&_tr_b_r8__object), (&_tr_b_r9__object), (&_tr_b_r9__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_e__object), (&_tr_ea__object), (&_tr_first_attr__object), (&_tr_second_attr__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 2153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 2156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 2; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].init */
static bool _DML_M_b__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v342_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v342_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v343_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v344__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v344__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v343_table_size = v344__ret_num;
            #line 2232 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v342_ret = SIM_alloc_attr_list(v343_table_size);
        int v343_i UNUSED  = 0;
        for (v343_i = 0; v343_i < v343_table_size; (v343_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v345_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v346__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v346__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v343_i, &v346__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v345_full_info = v346__ret_info;
                #line 2253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v342_ret, v343_i, SIM_attr_copy(SIM_attr_list_item(v345_full_info, 3)));
            SIM_attr_free(&v345_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v342_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v347_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v347_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v348_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v349__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v349__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v348_table_size = v349__ret_num;
            #line 2288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v347_ret = SIM_alloc_attr_list(v348_table_size);
        int v348_i UNUSED  = 0;
        for (v348_i = 0; v348_i < v348_table_size; (v348_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v350_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v351__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v351__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v348_i, &v351__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v350_full_info = v351__ret_info;
                #line 2309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v347_ret, v348_i, SIM_attr_copy(SIM_attr_list_item(v350_full_info, 0)));
            SIM_attr_free(&v350_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v347_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2322 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v353_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v353_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v353_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v353_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v353_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v354_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v354_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v355_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v355_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v355_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v354_info = VT_call_python_module_function("register_view", "register_info", &v355_args);
        SIM_attr_free(&v355_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v354_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2371 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v356_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v357_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v357_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v357_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v357_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v357_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v357_ret = VT_call_python_module_function("register_view", "number_of_registers", &v357_args);
        SIM_attr_free(&v357_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v356_num = SIM_attr_integer(v357_ret);
        SIM_attr_free(&v357_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v356_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2403 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v358_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v359_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v359_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v359_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v359_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v359_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v359_ret = VT_call_python_module_function("register_view", "get_register_value", &v359_args);
        SIM_attr_free(&v359_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v358_val = SIM_attr_integer(v359_ret);
        SIM_attr_free(&v359_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v358_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v360_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v361_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v361_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v361_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v361_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v361_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v361_ret = VT_call_python_module_function("register_view", "description", &v361_args);
        SIM_attr_free(&v361_args);
        v360_desc = SIM_attr_string(v361_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v360_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2465 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v362_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v363_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v363_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v363_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v363_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v363_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v363_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v363_args);
        SIM_attr_free(&v363_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v362_big_endian = SIM_attr_boolean(v363_ret);
        SIM_attr_free(&v363_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v362_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2497 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v364_ex UNUSED  = 0;
    v364_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw21;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw21:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v364_ex = 0x407;
    *ex = v364_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2519 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].access */
static bool _DML_M_b__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj[_idx0], 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v371_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v371_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v371_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v372_success UNUSED  = 0;
            uint64 v372_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v373__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v373__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, _idx0, v371_memop, v371_offset, v371_size, &v373__ret_success, &v373__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v372_success = v373__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v372_val = v373__ret_readvalue;
                #line 2556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v372_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v375_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v375_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v375_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v372_success = v375_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v372_val = v375_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v372_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v378_memop UNUSED  = v371_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v378_offset UNUSED  = v371_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v378_size UNUSED  = v371_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, _idx0, v378_memop, v378_offset, v378_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v383_memop UNUSED  = v371_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v383_val UNUSED  = v372_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v385_memop UNUSED  = v383_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v385_value UNUSED  = v383_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v385_memop, v385_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v387_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v388_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v388_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v388_writeval = SIM_get_mem_op_value_le(v388_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v387_writeval = v388_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v390_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v390_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v390_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v390_value UNUSED  = v387_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v391_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v392__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, _idx0, v390_memop, v390_offset, v390_size, v390_value, &v392__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v391_success = v392__ret_success;
                    #line 2647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v391_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v394_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v394_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v391_success = v394_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v391_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v397_memop UNUSED  = v390_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v397_offset UNUSED  = v390_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v397_size UNUSED  = v390_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, _idx0, v397_memop, v397_offset, v397_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].write_access */
static bool _DML_M_b__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v404_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v405_bank_obj UNUSED  = NULL;
        v405_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v405_suppress UNUSED  = 0;
        conf_object_t *v405_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v405_bank_obj, v405_ini, &offset, size, &writevalue, &v405_suppress, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v405_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v404_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v405_bank_obj, v405_ini, &offset, size, &v404_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit92;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v410_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v411__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v411__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v410_accessed_size = v411__ret_access_size;
                #line 2729 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v404_success = v410_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v405_bank_obj, v405_ini, &offset, size, &v404_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit92: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v404_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2748 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j]._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 2754 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, uint32, generic_transaction_t *, uint64);} regs1[2] = {
        {0ull, 1, 0, _DML_M_b__r6___write_access_nopartial},
        {1ull, 1, 1, _DML_M_b__r6___write_access_nopartial},
    };
    for (int first = 0, last = 1; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= size) {
                *access_size = bytes;
                return regs1[last].fun(_dev, _idx0, regs1[last].idx0, memop, write_value & (DML_shlu(1, bytes * 8) - 1));
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *access_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v414_success UNUSED  = 0;
        v414_success = _DML_M_b___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
        *access_size = (uint8 )(v414_success ? (size) : 0LL);
        return 0;
    }
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j]._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i]._write_access_nopartial */
static bool _DML_M_b__r6___write_access_nopartial(test_t *_dev, uint32 _idx0, uint32 _idx1, generic_transaction_t *memop, uint64 value)
#line 1470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v420_memop UNUSED  = memop;
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v420_value UNUSED  = value;
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v420_memop))
        #line 1476 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            if (_DML_M_b__r6__before_set(_dev, _idx0, _idx1))
            #line 1477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6___set64(_dev, _idx0, _idx1, v420_value))
            #line 1484 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__r6__after_set(_dev, _idx0, _idx1))
            #line 1486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
        }
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v430_memop UNUSED  = v420_memop;
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v430_value UNUSED  = v420_value;
                #line 1496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj[_idx0], Register_Write, "%s to register b[%u].r6[%u] (addr %#llx) <- 0x%0*llx", SIM_get_mem_op_inquiry(v430_memop) ? "Inquiry write" : "Write", (uint32 )(_idx0), (uint32 )(_idx1), (uint64 )SIM_get_mem_op_physical_address(v430_memop), 2, (uint64 )v430_value);
                #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v434_value UNUSED  = v430_value;
                    #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    {
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v436_value UNUSED  = v434_value;
                        #line 1311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        _dev->b.r6[_idx0][_idx1] = v436_value;
                        #line 1193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1554 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i].after_set */
static bool _DML_M_b__r6__after_set(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i]._set64 */
static bool _DML_M_b__r6___set64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v445_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v447_value UNUSED  = v445_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r6[_idx0][_idx1] = v447_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i].before_set */
static bool _DML_M_b__r6__before_set(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v456_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v456_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v456_name, "bank.");
        _dml_strcpy(v456_name + 5, __qname(&_dev->_qname_cache, "b[%u]", (int)_idx0));
        _dev->b._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v456_name);
    }
    bank_obj = _dev->b._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit107;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit107: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 2950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].read_access */
static bool _DML_M_b__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v459_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v459_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v460_bank_obj UNUSED  = NULL;
        v460_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v460_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v460_inquiry_override UNUSED  = 0;
        conf_object_t *v460_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v460_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v460_bank_obj, v460_ini, &v460_inquiry_override, &offset, size, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
            if (v460_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v460_inquiry = 1;
            }
        }
        {
            uint8 v464_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v465__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v465__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___read_one_reg(_dev, _idx0, memop, offset, size, &v465__ret_consumed_size, &v465__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v464_accessed_size = v465__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v459_readvalue = v465__ret_readvalue;
                #line 2996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v459_success = v464_accessed_size == size;
            if (!v460_inquiry || v460_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v460_bank_obj, v460_ini, &offset, size, &v459_readvalue, &v459_success, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v460_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit108;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit108: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v459_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v459_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j]._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    static const struct { uint64 offset; int size; int idx0;  bool (*fun)(test_t *, uint32, uint32, generic_transaction_t *, uint64 *);} regs1[2] = {
        {0ull, 1, 0, _DML_M_b__r6___read_access_nopartial},
        {1ull, 1, 1, _DML_M_b__r6___read_access_nopartial},
    };
    for (int first = 0, last = 1; true; ) {
        int middle = (first + last) / 2;
        if (regs1[middle].offset < offset) {
            first = middle + 1;
        } else if (regs1[middle].offset == offset) {
            first = middle + 1;
            last = middle;
        } else {
            last = middle - 1;
            if (last == -1)
                break;
        }
        if (first > last) {
            int64 bytes = regs1[last].size;
            if (regs1[last].offset == offset && bytes <= access_size) {
                *consumed_size = bytes;
                uint64 val = 0;
                bool ret = regs1[last].fun(_dev, _idx0, regs1[last].idx0, memop, &val);
                if (ret) return true;
                *readvalue = val;
                return false;
            }
            if (offset >= regs1[last].offset && offset < regs1[last].offset + regs1[last].size) {
                *consumed_size = 0LL;
                return false;
            }
            break;
        }
    }
    {
        bool v469_success UNUSED  = 0;
        {
            uint64 v470__ret_readvalue UNUSED  = 0LL;
            v469_success = _DML_M_b___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v470__ret_readvalue);
            *readvalue = v470__ret_readvalue;
        }
        *consumed_size = (uint8 )(v469_success ? (access_size) : 0LL);
        return 0;
    }
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j]._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3093 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i]._read_access_nopartial */
static bool _DML_M_b__r6___read_access_nopartial(test_t *_dev, uint32 _idx0, uint32 _idx1, generic_transaction_t *memop, uint64 *value)
#line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1404 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v474_value UNUSED  = 0;
    {
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v476_memop UNUSED  = memop;
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v476_value UNUSED  = 0;
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (SIM_get_mem_op_inquiry(v476_memop))
        #line 1410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint64 v478_full_value UNUSED  = 0;
            {
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v479__ret_value UNUSED  = 0;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__r6___get64(_dev, _idx0, _idx1, &v479__ret_value))
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1412 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v478_full_value = v479__ret_value;
                #line 3120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
            }
            #line 1416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v476_value = v478_full_value;
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        else
        #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v484_memop UNUSED  = v476_memop;
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v484_value UNUSED  = 0;
                #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v488_value UNUSED  = 0;
                    {
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v490_value UNUSED  = 0;
                        #line 1300 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v490_value = _dev->b.r6[_idx0][_idx1];
                        #line 1298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v488_value = v490_value;
                        #line 1172 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v484_value = v488_value;
                    #line 1455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj[_idx0], Register_Read, "%s from register b[%u].r6[%u] (addr %#llx) -> 0x%0*llx", SIM_get_mem_op_inquiry(v484_memop) ? "Inquiry read" : "Read", (uint32 )(_idx0), (uint32 )(_idx1), (uint64 )SIM_get_mem_op_physical_address(v484_memop), 2, (uint64 )v484_value);
                #line 1425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v476_value = v484_value;
                #line 1420 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v474_value = v476_value;
        #line 1405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v474_value;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1406 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i]._get64 */
static bool _DML_M_b__r6___get64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v495_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v497_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v499_value UNUSED  = 0;
            v499_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v499_value = _dev->b.r6[_idx0][_idx1];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v497_value = v499_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v495_value = v497_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v495_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v503_info UNUSED  = 0;
    v503_info = 0;
    *info = v503_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3224 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v505_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v505_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v506_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v505_vals = SIM_alloc_attr_list(v506_count);
        v506_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v505_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3282 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v507_success UNUSED  = 0;
    v507_success = _move_before(connection, before, &_dev->b._connections[_idx0]);
    *success = v507_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v509_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v509_connections, 0, sizeof(attr_value_t ));
    v509_connections = _get_connections(&_dev->b._connections[_idx0]);
    *connections = v509_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0], &_dev->b._after_read_callbacks[_idx0], &_dev->b._before_write_callbacks[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v515_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v515_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
    *handle = v515_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3349 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v517_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v517_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
    *handle = v517_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v519_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v519_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    *handle = v519_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3379 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v521_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v521_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
    *handle = v521_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3394 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3404 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* second_attr[$i].after_set */
static bool _DML_M_second_attr__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* second_attr[$i].set */
static bool _DML_M_second_attr__set(test_t *_dev, uint32 _idx0, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->second_attr[_idx0] = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* second_attr[$i].before_set */
static bool _DML_M_second_attr__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* first_attr[$i].after_set */
static bool _DML_M_first_attr__after_set(test_t *_dev, uint32 _idx0)
#line 297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 298 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* first_attr[$i].set */
static bool _DML_M_first_attr__set(test_t *_dev, uint32 _idx0, attr_value_t value)
#line 359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->first_attr[_idx0] = SIM_attr_integer(value);
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3465 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* first_attr[$i].before_set */
static bool _DML_M_first_attr__before_set(test_t *_dev, uint32 _idx0)
#line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r9._get64 */
static bool _DML_M_b__r9___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v539_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v541_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v543_value UNUSED  = 0;
            v543_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v543_value = _dev->b.r9[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v541_value = v543_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v539_value = v541_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v539_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r9._set64 */
static bool _DML_M_b__r9___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v549_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v551_value UNUSED  = v549_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r9[_idx0] = v551_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3526 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r8._get64 */
static bool _DML_M_b__r8___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v555_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v557_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v559_value UNUSED  = 0;
            v559_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v559_value = _dev->b.r8[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v557_value = v559_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v555_value = v557_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v555_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r8._set64 */
static bool _DML_M_b__r8___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v565_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v567_value UNUSED  = v565_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r8[_idx0] = v567_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3578 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r7[$i]._get64 */
static bool _DML_M_b__r7___get64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v571_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v573_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v575_value UNUSED  = 0;
            v575_value = 0;
            {
                uint8 v577_fieldval UNUSED  = 0;
                #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v581_value UNUSED  = 0;
                    {
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        uint8 v583_value UNUSED  = 0;
                        #line 1649 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v583_value = _dev->b.r7.f2[_idx0][_idx1];
                        #line 1647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                        v581_value = v583_value;
                        #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    }
                    #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v577_fieldval = DML_combine_bits(v577_fieldval, (uint64 )v581_value << 1, 2);
                    #line 1373 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v575_value = v577_fieldval;
            }
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v573_value = v575_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v571_value = v573_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v571_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3628 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r7[$i]._set64 */
static bool _DML_M_b__r7___set64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v587_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v589_value UNUSED  = v587_value;
            #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v594_value UNUSED  = (uint8 )((uint8 )(v589_value >> 1 & 1));
                #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint8 v596_value UNUSED  = v594_value;
                    #line 1641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _dev->b.r7.f2[_idx0][_idx1] = v596_value;
                    #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 1348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3662 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r2[$i]._get64 */
static bool _DML_M_b__r2___get64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v598_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint32 v600_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v602_value UNUSED  = 0;
            v602_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v602_value = _dev->b.r2[_idx0][_idx1];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v600_value = v602_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v598_value = v600_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v598_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r2[$i]._set64 */
static bool _DML_M_b__r2___set64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v608_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v610_value UNUSED  = v608_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r2[_idx0][_idx1] = v610_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3714 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r16._get64 */
static bool _DML_M_b__r16___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v614_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v616_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v618_value UNUSED  = 0;
            v618_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v618_value = _dev->b.r16[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v616_value = v618_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v614_value = v616_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v614_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3744 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r16._set64 */
static bool _DML_M_b__r16___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v624_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v626_value UNUSED  = v624_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r16[_idx0] = v626_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r13._get64 */
static bool _DML_M_b__r13___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v630_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v632_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v634_value UNUSED  = 0;
            v634_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v634_value = _dev->b.r13[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v632_value = v634_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v630_value = v632_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v630_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r13._set64 */
static bool _DML_M_b__r13___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v640_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v642_value UNUSED  = v640_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r13[_idx0] = v642_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3818 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r12._get64 */
static bool _DML_M_b__r12___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v646_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v648_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v650_value UNUSED  = 0;
            v650_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v650_value = _dev->b.r12[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v648_value = v650_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v646_value = v648_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v646_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3848 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r12._set64 */
static bool _DML_M_b__r12___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v656_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v658_value UNUSED  = v656_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r12[_idx0] = v658_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3870 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r11[$i]._get64 */
static bool _DML_M_b__r11___get64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v662_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v664_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v666_value UNUSED  = 0;
            v666_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v666_value = _dev->b.r11[_idx0][_idx1];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v664_value = v666_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v662_value = v664_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v662_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r11[$i]._set64 */
static bool _DML_M_b__r11___set64(test_t *_dev, uint32 _idx0, uint32 _idx1, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v672_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v674_value UNUSED  = v672_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r11[_idx0][_idx1] = v674_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3922 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r10._get64 */
static bool _DML_M_b__r10___get64(test_t *_dev, uint32 _idx0, uint64 *value)
#line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1394 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v678_value UNUSED  = 0;
    {
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint8 v680_value UNUSED  = 0;
        {
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint8 v682_value UNUSED  = 0;
            v682_value = 0;
            #line 1380 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v682_value = _dev->b.r10[_idx0];
            #line 1361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v680_value = v682_value;
            #line 1200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1199 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v678_value = v680_value;
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    *value = v678_value;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r10._set64 */
static bool _DML_M_b__r10___set64(test_t *_dev, uint32 _idx0, uint64 value)
#line 1389 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    {
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        uint64 v688_value UNUSED  = value;
        #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v690_value UNUSED  = v688_value;
            #line 1353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _dev->b.r10[_idx0] = v690_value;
            #line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 1390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    return 0;
    #line 1391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* ea[$i].set_event_info */
static bool _DML_M_ea__set_event_info(test_t *_dev, uint32 _idx0, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v694_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v694_data = NULL;
    *data = v694_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3991 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* ea[$i].get_event_info */
static bool _DML_M_ea__get_event_info(test_t *_dev, uint32 _idx0, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v697_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v697_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "ea[%u].get_event_info(): Don't know how to handle non-NULL event data", (uint32 )(_idx0));
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v697_info = SIM_make_attr_nil();
    *info = v697_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4010 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* ea[$i].destroy */
static bool _DML_M_ea__destroy(test_t *_dev, uint32 _idx0, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4019 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* ea[$i].describe_event */
static bool _DML_M_ea__describe_event(test_t *_dev, uint32 _idx0, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v701_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v701_description = MM_STRDUP(__qname(&_dev->_qname_cache, "ea[%u]", (int)_idx0));
    *description = v701_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4034 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* ea[$i].callback */
static bool _DML_M_ea__callback(test_t *_dev, uint32 _idx0, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_INFO(1, &_dev->obj, 0, "Event %s triggered", "ea");
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* e.set_event_info */
static bool _DML_M_e__set_event_info(test_t *_dev, attr_value_t info, void  **data)
#line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1830 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    void  *v708_data UNUSED  = NULL;
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0, "Strange event info");
    #line 1834 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v708_data = NULL;
    *data = v708_data;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1835 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4063 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* e.get_event_info */
static bool _DML_M_e__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
#line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v711_info UNUSED ;
    #line 1822 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v711_info, 0, sizeof(attr_value_t ));
    if (data != (NULL))
    SIM_LOG_ERROR(&_dev->obj, 0, "e.get_event_info(): Don't know how to handle non-NULL event data");
    #line 1827 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v711_info = SIM_make_attr_nil();
    *info = v711_info;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1828 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* e.destroy */
static bool _DML_M_e__destroy(test_t *_dev, void  *data)
#line 1837 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    return 0;
    #line 1838 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4091 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* e.describe_event */
static bool _DML_M_e__describe_event(test_t *_dev, void  *data, char **description)
#line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1815 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char *v715_description UNUSED  = NULL;
    #line 1819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v715_description = MM_STRDUP("e");
    *description = v715_description;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1820 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4106 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* e.callback */
static bool _DML_M_e__callback(test_t *_dev, void  *param)
#line 1969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    SIM_LOG_INFO(1, &_dev->obj, 0, "Event %s triggered", "e");
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4118 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai5_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai5_0 = 0; (_ai5_0) < 2; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai5_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__soft_reset(_dev, _ai5_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai6_0;
        #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai6_0 = 0; (_ai6_0) < 2; ({
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai6_0;
            #line 442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r6__soft_reset(_dev, _idx0, _ai6_0))
        #line 443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai7_0;
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai7_0 = 0; (_ai7_0) < 2; ({
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai7_0;
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r11__soft_reset(_dev, _idx0, _ai7_0))
        #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4181 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r13__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r14__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r15__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r16__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai7_0;
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai7_0 = 0; (_ai7_0) < 2; ({
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai7_0;
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r2__soft_reset(_dev, _idx0, _ai7_0))
        #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai7_0;
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai7_0 = 0; (_ai7_0) < 2; ({
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai7_0;
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r3__soft_reset(_dev, _idx0, _ai7_0))
        #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai7_0;
        #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai7_0 = 0; (_ai7_0) < 2; ({
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai7_0;
            #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r7__soft_reset(_dev, _idx0, _ai7_0))
        #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r8__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__soft_reset(_dev, _idx0))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4260 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r9.soft_reset */
static bool _DML_M_b__r9__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r8.soft_reset */
static bool _DML_M_b__r8__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r7[$i].soft_reset */
static bool _DML_M_b__r7__soft_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r7.f2[_idx0][_idx1] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r3[$i].soft_reset */
static bool _DML_M_b__r3__soft_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r3[_idx0][_idx1] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r2[$i].soft_reset */
static bool _DML_M_b__r2__soft_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r2[_idx0][_idx1] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r16.soft_reset */
static bool _DML_M_b__r16__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r16[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r15.soft_reset */
static bool _DML_M_b__r15__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r15[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4344 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r14.soft_reset */
static bool _DML_M_b__r14__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r14[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4356 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r13.soft_reset */
static bool _DML_M_b__r13__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r13[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r12.soft_reset */
static bool _DML_M_b__r12__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r11[$i].soft_reset */
static bool _DML_M_b__r11__soft_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11[_idx0][_idx1] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r10.soft_reset */
static bool _DML_M_b__r10__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10[_idx0] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4404 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i].soft_reset */
static bool _DML_M_b__r6__soft_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6[_idx0][_idx1] = 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai9_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai9_0 = 0; (_ai9_0) < 2; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai9_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__hard_reset(_dev, _ai9_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai10_0;
        #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai10_0 = 0; (_ai10_0) < 2; ({
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai10_0;
            #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r6__hard_reset(_dev, _idx0, _ai10_0))
        #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4460 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r10__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai11_0;
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai11_0 = 0; (_ai11_0) < 2; ({
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai11_0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r11__hard_reset(_dev, _idx0, _ai11_0))
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r12__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r13__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r14__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r15__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r16__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai11_0;
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai11_0 = 0; (_ai11_0) < 2; ({
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai11_0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r2__hard_reset(_dev, _idx0, _ai11_0))
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai11_0;
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai11_0 = 0; (_ai11_0) < 2; ({
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai11_0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r3__hard_reset(_dev, _idx0, _ai11_0))
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai11_0;
        #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai11_0 = 0; (_ai11_0) < 2; ({
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai11_0;
            #line 437 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__r7__hard_reset(_dev, _idx0, _ai11_0))
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4544 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"
    }
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r8__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__r9__hard_reset(_dev, _idx0))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 1;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r9.hard_reset */
static bool _DML_M_b__r9__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r9[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r8.hard_reset */
static bool _DML_M_b__r8__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r8[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r7[$i].hard_reset */
static bool _DML_M_b__r7__hard_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r7.f2[_idx0][_idx1] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4594 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r3[$i].hard_reset */
static bool _DML_M_b__r3__hard_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r3[_idx0][_idx1] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4606 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r2[$i].hard_reset */
static bool _DML_M_b__r2__hard_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r2[_idx0][_idx1] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r16.hard_reset */
static bool _DML_M_b__r16__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r16[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4630 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r15.hard_reset */
static bool _DML_M_b__r15__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r15[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r14.hard_reset */
static bool _DML_M_b__r14__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r14[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r13.hard_reset */
static bool _DML_M_b__r13__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r13[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4666 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r12.hard_reset */
static bool _DML_M_b__r12__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r12[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r11[$i].hard_reset */
static bool _DML_M_b__r11__hard_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r11[_idx0][_idx1] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4690 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r10.hard_reset */
static bool _DML_M_b__r10__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r10[_idx0] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4702 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

/* b[$j].r6[$i].hard_reset */
static bool _DML_M_b__r6__hard_reset(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->b.r6[_idx0][_idx1] = 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4714 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\T_EIDXVAR_info\\T_T_EIDXVAR_info.c"

conf_class_t *
_initialize_T_T_EIDXVAR_info(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_b, NULL);
        sb_free(&portname);
    }
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r10", get_b_r10, set_b_r10, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b[$j].r10");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r11", get_b_r11, set_b_r11, Sim_Attr_Optional, "[i{2}]", "x");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r12", get_b_r12, set_b_r12, Sim_Attr_Optional, "i", "x");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r13", get_b_r13, set_b_r13, Sim_Attr_Optional, "i", "x");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r16", get_b_r16, set_b_r16, Sim_Attr_Optional, "i", "a");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r2", get_b_r2, set_b_r2, Sim_Attr_Optional|Sim_Attr_Internal, "[i{2}]", "register b[$j].r2[$i]");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r7", get_b_r7, set_b_r7, Sim_Attr_Optional|Sim_Attr_Internal, "[i{2}]", "register b[$j].r7[$i]");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r8", get_b_r8, set_b_r8, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b[$j].r8");
    _register_port_array_attr(class, _port_class_b, offsetof(test_t, b._obj[0]), 2, true, "b", "r9", get_b_r9, set_b_r9, Sim_Attr_Optional|Sim_Attr_Internal, "i", "register b[$j].r9");
    _DML_register_attribute(class, "first_attr", get_first_attr, NULL, set_first_attr, NULL, Sim_Attr_Optional, "[i{2}]", "xyz");
    _DML_register_attribute(class, "second_attr", get_second_attr, NULL, set_second_attr, NULL, Sim_Attr_Optional, "[i{2}]", "xyz");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[2] = {{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[2] = {{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[2] = {{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__0,
        .get_name = &_DML_IFACE_b__int_register__get_name__0,
        .get_number = &_DML_IFACE_b__int_register__get_number__0,
        .read = &_DML_IFACE_b__int_register__read__0,
        .register_info = &_DML_IFACE_b__int_register__register_info__0,
        .write = &_DML_IFACE_b__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__1,
        .get_name = &_DML_IFACE_b__int_register__get_name__1,
        .get_number = &_DML_IFACE_b__int_register__get_number__1,
        .read = &_DML_IFACE_b__int_register__read__1,
        .register_info = &_DML_IFACE_b__int_register__register_info__1,
        .write = &_DML_IFACE_b__int_register__write__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[2] = {{
        .operation = &_DML_IFACE_b__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[2] = {{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_b__register_view__description__0,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_b__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_b__register_view__description__1,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_b__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[2] = {{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__1,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 2; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r10__object);
    _tinit_object(&_tr_b_r11__object);
    _tinit_object(&_tr_b_r11__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r12__object);
    _tinit_object(&_tr_b_r13__object);
    _tinit_object(&_tr_b_r13__object);
    _tinit_object(&_tr_b_r14__object);
    _tinit_object(&_tr_b_r14__object);
    _tinit_object(&_tr_b_r15__object);
    _tinit_object(&_tr_b_r15__object);
    _tinit_object(&_tr_b_r16__object);
    _tinit_object(&_tr_b_r16__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_object(&_tr_b_r2__object);
    _tinit_object(&_tr_b_r2__object);
    _tinit_object(&_tr_b_r3__object);
    _tinit_object(&_tr_b_r3__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r6__object);
    _tinit_object(&_tr_b_r7__object);
    _tinit_object(&_tr_b_r7_f2__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r8__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_r9__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_e__object);
    _tinit_object(&_tr_ea__object);
    _tinit_object(&_tr_first_attr__object);
    _tinit_object(&_tr_second_attr__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 38; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_35 = SIM_register_event("e", class, 0, _DML_EV_e__callback, _DML_EV_e__destroy, _DML_EV_e__get_event_info, _DML_EV_e__set_event_info, _DML_EV_e__describe_event);
    _send_now_evclass_36[0] = SIM_register_event("ea[0]", class, 0, _DML_EV_ea__callback0, _DML_EV_ea__destroy0, _DML_EV_ea__get_event_info0, _DML_EV_ea__set_event_info0, _DML_EV_ea__describe_event0);
    _send_now_evclass_36[1] = SIM_register_event("ea[1]", class, 0, _DML_EV_ea__callback1, _DML_EV_ea__destroy1, _DML_EV_ea__get_event_info1, _DML_EV_ea__set_event_info1, _DML_EV_ea__describe_event1);
}

static void _init_port_objs(test_t *_dev)
{
    for (int _i0 = 0; _i0 < 2; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        _dev->b._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static UNUSED bool e__callback(test_t *_dev, void  *param)
{
    return _DML_M_e__callback(_dev, param);
}
static UNUSED bool e__describe_event(test_t *_dev, void  *data, char **description)
{
    return _DML_M_e__describe_event(_dev, data, description);
}
static UNUSED bool e__destroy(test_t *_dev, void  *data)
{
    return _DML_M_e__destroy(_dev, data);
}
static UNUSED bool e__get_event_info(test_t *_dev, void  *data, attr_value_t *info)
{
    return _DML_M_e__get_event_info(_dev, data, info);
}
static UNUSED bool e__set_event_info(test_t *_dev, attr_value_t info, void  **data)
{
    return _DML_M_e__set_event_info(_dev, info, data);
}
static UNUSED bool ea__callback(test_t *_dev, uint32 _idx0, void  *param)
{
    return _DML_M_ea__callback(_dev, _idx0, param);
}
static UNUSED bool ea__describe_event(test_t *_dev, uint32 _idx0, void  *data, char **description)
{
    return _DML_M_ea__describe_event(_dev, _idx0, data, description);
}
static UNUSED bool ea__destroy(test_t *_dev, uint32 _idx0, void  *data)
{
    return _DML_M_ea__destroy(_dev, _idx0, data);
}
static UNUSED bool ea__get_event_info(test_t *_dev, uint32 _idx0, void  *data, attr_value_t *info)
{
    return _DML_M_ea__get_event_info(_dev, _idx0, data, info);
}
static UNUSED bool ea__set_event_info(test_t *_dev, uint32 _idx0, attr_value_t info, void  **data)
{
    return _DML_M_ea__set_event_info(_dev, _idx0, info, data);
}
static const uint32 _indices_[2][1] UNUSED = {{0},
    {1}};

