//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Feb 06 02:26:41 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               73      180      40.56%
Global Buffers                    0       4         0.00%
LUTs                              8       1536      0.52%
CLB Slices                        4       768       0.52%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

********************************************************

Library: work    Cell: add_third_byte    View: INTERFACE

********************************************************

  Cell      Library  References     Total Area

 GND        xcv     1 x
 IBUF       xcv    16 x
 LUT2       xcv     8 x      1      8 LUTs
 MUXCY      xcv     1 x      1      1 MUX CARRYs
 MUXCY_L    xcv     7 x      1      7 MUX CARRYs
 OBUF       xcv     9 x
 XORCY      xcv     8 x

 Number of ports :                      73
 Number of nets :                       66
 Number of instances :                  50
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                        8
 Number of MUX CARRYs :                  8
 Number of gates :                       8
 Number of accumulated instances :      50


*****************************
 IO Register Mapping Report
*****************************
Design: work.add_third_byte.INTERFACE

+------------+-----------+----------+----------+----------+
| Port       | Direction |   INFF   |  OUTFF   |  TRIFF   |
+------------+-----------+----------+----------+----------+
| a(0)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(0)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(1)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(2)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| a(3)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(0)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(1)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(2)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(7)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(6)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(5)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(4)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(3)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(2)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(1)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| b(3)(0)    | Input     |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(7)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(6)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(5)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(4)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(3)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(2)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(1)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| sum(0)     | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
| co         | Output    |          |          |          |
+------------+-----------+----------+----------+----------+
Total registers mapped: 0
