<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p731.sv</a>
time_elapsed: 0.025s
ram usage: 9648 KB
</pre>
<pre class="log">

module generic_fifo (
	in,
	clk,
	read,
	write,
	reset,
	out,
	full,
	empty
);
	parameter MSB = 3;
	parameter LSB = 0;
	input wire [MSB:LSB] in;
	input wire clk;
	input wire read;
	input wire write;
	input wire reset;
	output reg [MSB:LSB] out;
	output wire full;
	output wire empty;
	parameter DEPTH = 4;
	localparam FIFO_MSB = (DEPTH * MSB);
	localparam FIFO_LSB = LSB;
	wire [FIFO_MSB:FIFO_LSB] fifo;
	wire [LOG2(DEPTH):0] depth;
	always @(posedge clk or posedge reset)
		casez ({read, write, reset})
			3&#39;b???: out &lt;= 0;
		endcase
endmodule

</pre>
</body>