{
  "module_name": "smsc95xx.h",
  "hash_id": "4da8ed5c4f4ecc32ba6b5c6b909f72d4350c03786fa37cccde4ee4e6d894f813",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/usb/smsc95xx.h",
  "human_readable_source": " \n  \n\n#ifndef _SMSC95XX_H\n#define _SMSC95XX_H\n\n \n#define TX_CMD_A_DATA_OFFSET_\t(0x001F0000)\t \n#define TX_CMD_A_FIRST_SEG_\t(0x00002000)\t \n#define TX_CMD_A_LAST_SEG_\t(0x00001000)\t \n#define TX_CMD_A_BUF_SIZE_\t(0x000007FF)\t \n\n#define TX_CMD_B_CSUM_ENABLE\t(0x00004000)\t \n#define TX_CMD_B_ADD_CRC_DIS_\t(0x00002000)\t \n#define TX_CMD_B_DIS_PADDING_\t(0x00001000)\t \n#define TX_CMD_B_FRAME_LENGTH_\t(0x000007FF)\t \n\n \n#define RX_STS_FF_\t\t(0x40000000)\t \n#define RX_STS_FL_\t\t(0x3FFF0000)\t \n#define RX_STS_ES_\t\t(0x00008000)\t \n#define RX_STS_BF_\t\t(0x00002000)\t \n#define RX_STS_LE_\t\t(0x00001000)\t \n#define RX_STS_RF_\t\t(0x00000800)\t \n#define RX_STS_MF_\t\t(0x00000400)\t \n#define RX_STS_TL_\t\t(0x00000080)\t \n#define RX_STS_CS_\t\t(0x00000040)\t \n#define RX_STS_FT_\t\t(0x00000020)\t \n#define RX_STS_RW_\t\t(0x00000010)\t \n#define RX_STS_ME_\t\t(0x00000008)\t \n#define RX_STS_DB_\t\t(0x00000004)\t \n#define RX_STS_CRC_\t\t(0x00000002)\t \n\n \n \n#define ID_REV\t\t\t(0x00)\n#define ID_REV_CHIP_ID_MASK_\t(0xFFFF0000)\n#define ID_REV_CHIP_REV_MASK_\t(0x0000FFFF)\n#define ID_REV_CHIP_ID_9500_\t(0x9500)\n#define ID_REV_CHIP_ID_9500A_\t(0x9E00)\n#define ID_REV_CHIP_ID_9512_\t(0xEC00)\n#define ID_REV_CHIP_ID_9530_\t(0x9530)\n#define ID_REV_CHIP_ID_89530_\t(0x9E08)\n#define ID_REV_CHIP_ID_9730_\t(0x9730)\n\n \n#define INT_STS\t\t\t(0x08)\n#define INT_STS_MAC_RTO_\t(0x00040000)\t \n#define INT_STS_TX_STOP_\t(0x00020000)\t \n#define INT_STS_RX_STOP_\t(0x00010000)\t \n#define INT_STS_PHY_INT_\t(0x00008000)\t \n#define INT_STS_TXE_\t\t(0x00004000)\t \n#define INT_STS_TDFU_\t\t(0x00002000)\t \n#define INT_STS_TDFO_\t\t(0x00001000)\t \n#define INT_STS_RXDF_\t\t(0x00000800)\t \n#define INT_STS_GPIOS_\t\t(0x000007FF)\t \n#define INT_STS_CLEAR_ALL_\t(0xFFFFFFFF)\n\n \n#define RX_CFG\t\t\t(0x0C)\n#define RX_FIFO_FLUSH_\t\t(0x00000001)\t \n\n \n#define TX_CFG\t\t\t(0x10)\n#define TX_CFG_ON_\t\t(0x00000004)\t \n#define TX_CFG_STOP_\t\t(0x00000002)\t \n#define TX_CFG_FIFO_FLUSH_\t(0x00000001)\t \n\n \n#define HW_CFG\t\t\t(0x14)\n#define HW_CFG_BIR_\t\t(0x00001000)\t \n#define HW_CFG_LEDB_\t\t(0x00000800)\t \n#define HW_CFG_RXDOFF_\t\t(0x00000600)\t \n#define HW_CFG_SBP_\t\t(0x00000100)\t \n#define HW_CFG_IME_\t\t(0x00000080)\t \n#define HW_CFG_DRP_\t\t(0x00000040)\t \n#define HW_CFG_MEF_\t\t(0x00000020)\t \n#define HW_CFG_ETC_\t\t(0x00000010)\t \n#define HW_CFG_LRST_\t\t(0x00000008)\t \n#define HW_CFG_PSEL_\t\t(0x00000004)\t \n#define HW_CFG_BCE_\t\t(0x00000002)\t \n#define HW_CFG_SRST_\t\t(0x00000001)\t \n\n \n#define RX_FIFO_INF\t\t(0x18)\n#define RX_FIFO_INF_USED_\t(0x0000FFFF)\t \n\n \n#define TX_FIFO_INF\t\t(0x1C)\n#define TX_FIFO_INF_FREE_\t(0x0000FFFF)\t \n\n \n#define PM_CTRL\t\t\t(0x20)\n#define PM_CTL_RES_CLR_WKP_STS\t(0x00000200)\t \n#define PM_CTL_RES_CLR_WKP_EN\t(0x00000100)\t \n#define PM_CTL_DEV_RDY_\t\t(0x00000080)\t \n#define PM_CTL_SUS_MODE_\t(0x00000060)\t \n#define PM_CTL_SUS_MODE_0\t(0x00000000)\n#define PM_CTL_SUS_MODE_1\t(0x00000020)\n#define PM_CTL_SUS_MODE_2\t(0x00000040)\n#define PM_CTL_SUS_MODE_3\t(0x00000060)\n#define PM_CTL_PHY_RST_\t\t(0x00000010)\t \n#define PM_CTL_WOL_EN_\t\t(0x00000008)\t \n#define PM_CTL_ED_EN_\t\t(0x00000004)\t \n#define PM_CTL_WUPS_\t\t(0x00000003)\t \n#define PM_CTL_WUPS_NO_\t\t(0x00000000)\t \n#define PM_CTL_WUPS_ED_\t\t(0x00000001)\t \n#define PM_CTL_WUPS_WOL_\t(0x00000002)\t \n#define PM_CTL_WUPS_MULTI_\t(0x00000003)\t \n\n \n#define LED_GPIO_CFG\t\t(0x24)\n#define LED_GPIO_CFG_SPD_LED\t(0x01000000)\t \n#define LED_GPIO_CFG_LNK_LED\t(0x00100000)\t \n#define LED_GPIO_CFG_FDX_LED\t(0x00010000)\t \n\n \n#define GPIO_CFG\t\t(0x28)\n\n \n#define AFC_CFG\t\t\t(0x2C)\n#define AFC_CFG_HI_\t\t(0x00FF0000)\t \n#define AFC_CFG_LO_\t\t(0x0000FF00)\t \n#define AFC_CFG_BACK_DUR_\t(0x000000F0)\t \n#define AFC_CFG_FC_MULT_\t(0x00000008)\t \n#define AFC_CFG_FC_BRD_\t\t(0x00000004)\t \n#define AFC_CFG_FC_ADD_\t\t(0x00000002)\t \n#define AFC_CFG_FC_ANY_\t\t(0x00000001)\t \n \n \n \n \n#define AFC_CFG_DEFAULT\t\t(0x00F830A1)\n\n \n#define E2P_CMD\t\t\t(0x30)\n#define E2P_CMD_BUSY_\t\t(0x80000000)\t \n#define E2P_CMD_MASK_\t\t(0x70000000)\t \n#define E2P_CMD_READ_\t\t(0x00000000)\t \n#define E2P_CMD_EWDS_\t\t(0x10000000)\t \n#define E2P_CMD_EWEN_\t\t(0x20000000)\t \n#define E2P_CMD_WRITE_\t\t(0x30000000)\t \n#define E2P_CMD_WRAL_\t\t(0x40000000)\t \n#define E2P_CMD_ERASE_\t\t(0x50000000)\t \n#define E2P_CMD_ERAL_\t\t(0x60000000)\t \n#define E2P_CMD_RELOAD_\t\t(0x70000000)\t \n#define E2P_CMD_TIMEOUT_\t(0x00000400)\t \n#define E2P_CMD_LOADED_\t\t(0x00000200)\t \n#define E2P_CMD_ADDR_\t\t(0x000001FF)\t \n\n#define MAX_EEPROM_SIZE\t\t(512)\n\n \n#define E2P_DATA\t\t(0x34)\n#define E2P_DATA_MASK_\t\t(0x000000FF)\t \n\n \n#define BURST_CAP\t\t(0x38)\n#define BURST_CAP_MASK_\t\t(0x000000FF)\t \n\n \n#define\tSTRAP_STATUS\t\t\t(0x3C)\n#define\tSTRAP_STATUS_PWR_SEL_\t\t(0x00000020)  \n#define\tSTRAP_STATUS_AMDIX_EN_\t\t(0x00000010)  \n#define\tSTRAP_STATUS_PORT_SWAP_\t\t(0x00000008)  \n#define\tSTRAP_STATUS_EEP_SIZE_\t\t(0x00000004)  \n#define\tSTRAP_STATUS_RMT_WKP_\t\t(0x00000002)  \n#define\tSTRAP_STATUS_EEP_DISABLE_\t(0x00000001)  \n\n \n#define DP_SEL\t\t\t(0x40)\n\n \n#define DP_CMD\t\t\t(0x44)\n\n \n#define DP_ADDR\t\t\t(0x48)\n\n \n#define DP_DATA0\t\t(0x4C)\n\n \n#define DP_DATA1\t\t(0x50)\n\n \n#define GPIO_WAKE\t\t(0x64)\n\n \n#define INT_EP_CTL\t\t(0x68)\n#define INT_EP_CTL_INTEP_\t(0x80000000)\t \n#define INT_EP_CTL_MAC_RTO_\t(0x00080000)\t \n#define INT_EP_CTL_RX_FIFO_\t(0x00040000)\t \n#define INT_EP_CTL_TX_STOP_\t(0x00020000)\t \n#define INT_EP_CTL_RX_STOP_\t(0x00010000)\t \n#define INT_EP_CTL_PHY_INT_\t(0x00008000)\t \n#define INT_EP_CTL_TXE_\t\t(0x00004000)\t \n#define INT_EP_CTL_TDFU_\t(0x00002000)\t \n#define INT_EP_CTL_TDFO_\t(0x00001000)\t \n#define INT_EP_CTL_RXDF_\t(0x00000800)\t \n#define INT_EP_CTL_GPIOS_\t(0x000007FF)\t \n\n \n#define BULK_IN_DLY\t\t(0x6C)\n\n \n \n#define MAC_CR\t\t\t(0x100)\n#define MAC_CR_RXALL_\t\t(0x80000000)\t \n#define MAC_CR_RCVOWN_\t\t(0x00800000)\t \n#define MAC_CR_LOOPBK_\t\t(0x00200000)\t \n#define MAC_CR_FDPX_\t\t(0x00100000)\t \n#define MAC_CR_MCPAS_\t\t(0x00080000)\t \n#define MAC_CR_PRMS_\t\t(0x00040000)\t \n#define MAC_CR_INVFILT_\t\t(0x00020000)\t \n#define MAC_CR_PASSBAD_\t\t(0x00010000)\t \n#define MAC_CR_HFILT_\t\t(0x00008000)\t \n#define MAC_CR_HPFILT_\t\t(0x00002000)\t \n#define MAC_CR_LCOLL_\t\t(0x00001000)\t \n#define MAC_CR_BCAST_\t\t(0x00000800)\t \n#define MAC_CR_DISRTY_\t\t(0x00000400)\t \n#define MAC_CR_PADSTR_\t\t(0x00000100)\t \n#define MAC_CR_BOLMT_MASK\t(0x000000C0)\t \n#define MAC_CR_DFCHK_\t\t(0x00000020)\t \n#define MAC_CR_TXEN_\t\t(0x00000008)\t \n#define MAC_CR_RXEN_\t\t(0x00000004)\t \n\n \n#define ADDRH\t\t\t(0x104)\n\n \n#define ADDRL\t\t\t(0x108)\n\n \n#define HASHH\t\t\t(0x10C)\n\n \n#define HASHL\t\t\t(0x110)\n\n \n#define MII_ADDR\t\t(0x114)\n#define MII_WRITE_\t\t(0x02)\n#define MII_BUSY_\t\t(0x01)\n#define MII_READ_\t\t(0x00)  \n\n \n#define MII_DATA\t\t(0x118)\n\n \n#define FLOW\t\t\t(0x11C)\n#define FLOW_FCPT_\t\t(0xFFFF0000)\t \n#define FLOW_FCPASS_\t\t(0x00000004)\t \n#define FLOW_FCEN_\t\t(0x00000002)\t \n#define FLOW_FCBSY_\t\t(0x00000001)\t \n\n \n#define VLAN1\t\t\t(0x120)\n\n \n#define VLAN2\t\t\t(0x124)\n\n \n#define WUFF\t\t\t(0x128)\n#define LAN9500_WUFF_NUM\t(4)\n#define LAN9500A_WUFF_NUM\t(8)\n\n \n#define WUCSR\t\t\t(0x12C)\n#define WUCSR_WFF_PTR_RST_\t(0x80000000)\t \n#define WUCSR_GUE_\t\t(0x00000200)\t \n#define WUCSR_WUFR_\t\t(0x00000040)\t \n#define WUCSR_MPR_\t\t(0x00000020)\t \n#define WUCSR_WAKE_EN_\t\t(0x00000004)\t \n#define WUCSR_MPEN_\t\t(0x00000002)\t \n\n \n#define COE_CR\t\t\t(0x130)\n#define Tx_COE_EN_\t\t(0x00010000)\t \n#define Rx_COE_MODE_\t\t(0x00000002)\t \n#define Rx_COE_EN_\t\t(0x00000001)\t \n\n \n \n#define PHY_EDPD_CONFIG\t\t\t(16)\n#define PHY_EDPD_CONFIG_TX_NLP_EN_\t((u16)0x8000)\n#define PHY_EDPD_CONFIG_TX_NLP_1000_\t((u16)0x0000)\n#define PHY_EDPD_CONFIG_TX_NLP_768_\t((u16)0x2000)\n#define PHY_EDPD_CONFIG_TX_NLP_512_\t((u16)0x4000)\n#define PHY_EDPD_CONFIG_TX_NLP_256_\t((u16)0x6000)\n#define PHY_EDPD_CONFIG_RX_1_NLP_\t((u16)0x1000)\n#define PHY_EDPD_CONFIG_RX_NLP_64_\t((u16)0x0000)\n#define PHY_EDPD_CONFIG_RX_NLP_256_\t((u16)0x0400)\n#define PHY_EDPD_CONFIG_RX_NLP_512_\t((u16)0x0800)\n#define PHY_EDPD_CONFIG_RX_NLP_1000_\t((u16)0x0C00)\n#define PHY_EDPD_CONFIG_EXT_CROSSOVER_\t((u16)0x0001)\n#define PHY_EDPD_CONFIG_DEFAULT\t\t(PHY_EDPD_CONFIG_TX_NLP_EN_ | \\\n\t\t\t\t\t PHY_EDPD_CONFIG_TX_NLP_768_ | \\\n\t\t\t\t\t PHY_EDPD_CONFIG_RX_1_NLP_)\n\n \n#define PHY_MODE_CTRL_STS\t\t(17)\n#define MODE_CTRL_STS_EDPWRDOWN_\t((u16)0x2000)\n#define MODE_CTRL_STS_ENERGYON_\t\t((u16)0x0002)\n\n \n#define SPECIAL_CTRL_STS\t\t(27)\n#define SPECIAL_CTRL_STS_OVRRD_AMDIX_\t((u16)0x8000)\n#define SPECIAL_CTRL_STS_AMDIX_ENABLE_\t((u16)0x4000)\n#define SPECIAL_CTRL_STS_AMDIX_STATE_\t((u16)0x2000)\n\n \n#define PHY_INT_SRC\t\t\t(29)\n#define PHY_INT_SRC_ENERGY_ON_\t\t((u16)0x0080)\n#define PHY_INT_SRC_ANEG_COMP_\t\t((u16)0x0040)\n#define PHY_INT_SRC_REMOTE_FAULT_\t((u16)0x0020)\n#define PHY_INT_SRC_LINK_DOWN_\t\t((u16)0x0010)\n\n \n#define PHY_INT_MASK\t\t\t(30)\n#define PHY_INT_MASK_ENERGY_ON_\t\t((u16)0x0080)\n#define PHY_INT_MASK_ANEG_COMP_\t\t((u16)0x0040)\n#define PHY_INT_MASK_REMOTE_FAULT_\t((u16)0x0020)\n#define PHY_INT_MASK_LINK_DOWN_\t\t((u16)0x0010)\n#define PHY_INT_MASK_DEFAULT_\t\t(PHY_INT_MASK_ANEG_COMP_ | \\\n\t\t\t\t\t PHY_INT_MASK_LINK_DOWN_)\n \n#define PHY_SPECIAL\t\t\t(31)\n#define PHY_SPECIAL_SPD_\t\t((u16)0x001C)\n#define PHY_SPECIAL_SPD_10HALF_\t\t((u16)0x0004)\n#define PHY_SPECIAL_SPD_10FULL_\t\t((u16)0x0014)\n#define PHY_SPECIAL_SPD_100HALF_\t((u16)0x0008)\n#define PHY_SPECIAL_SPD_100FULL_\t((u16)0x0018)\n\n \n#define USB_VENDOR_REQUEST_WRITE_REGISTER\t0xA0\n#define USB_VENDOR_REQUEST_READ_REGISTER\t0xA1\n#define USB_VENDOR_REQUEST_GET_STATS\t\t0xA2\n\n \n#define INT_ENP_MAC_RTO_\t\t((u32)BIT(18))\t \n#define INT_ENP_TX_STOP_\t\t((u32)BIT(17))\t \n#define INT_ENP_RX_STOP_\t\t((u32)BIT(16))\t \n#define INT_ENP_PHY_INT_\t\t((u32)BIT(15))\t \n#define INT_ENP_TXE_\t\t\t((u32)BIT(14))\t \n#define INT_ENP_TDFU_\t\t\t((u32)BIT(13))\t \n#define INT_ENP_TDFO_\t\t\t((u32)BIT(12))\t \n#define INT_ENP_RXDF_\t\t\t((u32)BIT(11))\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}