<annotationInfo>
<annotationInfo>
<item  id="1383" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_11797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_11803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1389" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_11809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1390" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_11878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1391" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_11882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1393" filename="pool/pooling.cpp" linenumber="35" name="xor_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln35_fu_11886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1394" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_2_fu_11892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1396" filename="pool/pooling.cpp" linenumber="35" name="tmp_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_103_fu_11909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="pool/pooling.cpp" linenumber="35" name="sext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln35_fu_11930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1399" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_3_fu_11934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1401" filename="pool/pooling.cpp" linenumber="35" name="tmp_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_104_fu_11951_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="pool/pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_11972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_4_fu_11978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1406" filename="pool/pooling.cpp" linenumber="35" name="tmp_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_105_fu_11995_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1408" filename="pool/pooling.cpp" linenumber="35" name="sext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln35_1_fu_12016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1409" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_5_fu_12020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1411" filename="pool/pooling.cpp" linenumber="35" name="tmp_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_106_fu_12037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_12058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1414" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_6_fu_12064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1416" filename="pool/pooling.cpp" linenumber="35" name="tmp_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_107_fu_12081_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1418" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_2_fu_12102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1419" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_7_fu_12108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1421" filename="pool/pooling.cpp" linenumber="35" name="tmp_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_108_fu_12125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_fu_12146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1637" filename="pool/pooling.cpp" linenumber="16" name="add_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_fu_12152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1642" filename="pool/pooling.cpp" linenumber="26" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_12158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1647" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_fu_12166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1649" filename="pool/pooling.cpp" linenumber="20" name="add_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_fu_12172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1654" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_12178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1659" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_fu_12182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1661" filename="pool/pooling.cpp" linenumber="23" name="add_ln23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_fu_12188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_fu_12194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1666" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_12198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1693" filename="pool/pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="pool/pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1721" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_12317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1722" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_12325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1723" filename="pool/pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_fu_12329_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1724" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_12339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1725" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_12343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1726" filename="pool/pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_11_fu_12347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1727" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_12357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1728" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_12361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_12367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_12373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1731" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_12379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1732" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_12385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1733" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_12391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1734" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_12397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1735" filename="pool/pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1736" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_12403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1737" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_12409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1844" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_1_fu_12417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1846" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_1_fu_12423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1851" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_1_fu_12429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1856" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_1_fu_12437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1858" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_1_fu_12443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1863" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_12449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1868" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_1_fu_12453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_1_fu_12459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1874" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_1_fu_12465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1875" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_12469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1902" filename="pool/pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1929" filename="pool/pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_12588_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1931" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_12596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1932" filename="pool/pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_18_fu_12600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1933" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_12610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1934" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_12614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1935" filename="pool/pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_19_fu_12618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1936" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_12628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1937" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_12632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1938" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_12638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1939" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_12644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_12650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1941" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_12656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1942" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_12662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1943" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_12668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1944" filename="pool/pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1945" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_12674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1946" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_12680_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_2_fu_12688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_2_fu_12694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2060" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_2_fu_12700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_2_fu_12708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2067" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_2_fu_12714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2072" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_12720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2077" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_2_fu_12724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2079" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_2_fu_12730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2083" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_2_fu_12736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2084" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_12740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2111" filename="pool/pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2138" filename="pool/pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_15_fu_12859_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2140" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_12867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2141" filename="pool/pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_26_fu_12871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2142" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_12881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_12885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2144" filename="pool/pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_27_fu_12889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2145" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_12899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2146" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_12903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2147" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_12909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2148" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_12915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2149" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_12921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2150" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_12927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2151" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_12933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2152" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_12939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2153" filename="pool/pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_12945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2155" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_12951_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2262" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_3_fu_12959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2264" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_3_fu_12965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2269" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_3_fu_12971_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2274" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_3_fu_12979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2276" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_3_fu_12985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2281" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_12991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2286" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_3_fu_12995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2288" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_3_fu_13001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2292" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_3_fu_13007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2293" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_3_fu_13011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2320" filename="pool/pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2347" filename="pool/pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2348" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_16_fu_13130_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2349" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_13138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2350" filename="pool/pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_34_fu_13142_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2351" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_13152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2352" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_13156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2353" filename="pool/pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_35_fu_13160_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2354" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_13170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2355" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_13174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2356" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_13180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2357" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_13186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2358" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_13192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2359" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_13198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2360" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_13204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2361" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_13210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2362" filename="pool/pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2363" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_13216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2364" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_13222_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2471" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_4_fu_13230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2473" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_4_fu_13236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2478" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_4_fu_13242_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2483" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_4_fu_13250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2485" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_4_fu_13256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2490" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_13262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2495" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_4_fu_13266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2497" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_4_fu_13272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2501" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_4_fu_13278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2502" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_4_fu_13282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2529" filename="pool/pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2556" filename="pool/pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2557" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_17_fu_13401_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2558" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_13409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2559" filename="pool/pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_45_fu_13413_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2560" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_13423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2561" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_13427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2562" filename="pool/pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_46_fu_13431_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2563" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_13441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2564" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_13445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2565" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_13451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2566" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_13457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2567" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_13463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2568" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_13469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2569" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_13475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2570" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_13481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2571" filename="pool/pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2572" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_13487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2573" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_13493_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2680" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_5_fu_13501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2682" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_5_fu_13507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2687" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_5_fu_13513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2692" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_5_fu_13521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2694" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_5_fu_13527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2699" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_13533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2704" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_5_fu_13537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2706" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_5_fu_13543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2710" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_5_fu_13549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2711" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_5_fu_13553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2738" filename="pool/pooling.cpp" linenumber="28" name="tmp_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2765" filename="pool/pooling.cpp" linenumber="28" name="tmp_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2766" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_18_fu_13672_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2767" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_13680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2768" filename="pool/pooling.cpp" linenumber="28" name="tmp_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_56_fu_13684_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2769" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_13694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2770" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_13698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2771" filename="pool/pooling.cpp" linenumber="28" name="tmp_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_60_fu_13702_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2772" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_13712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2773" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_13716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2774" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_13722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2775" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_13728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2776" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_13734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2777" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_13740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2778" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_13746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2779" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_13752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2780" filename="pool/pooling.cpp" linenumber="28" name="tmp_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2781" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_13758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2782" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_13764_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2889" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_6_fu_13772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2891" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_6_fu_13778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2896" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_6_fu_13784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2901" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_6_fu_13792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2903" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_6_fu_13798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2908" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_13804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2913" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_6_fu_13808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2915" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_6_fu_13814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2919" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_6_fu_13820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2920" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_6_fu_13824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2947" filename="pool/pooling.cpp" linenumber="28" name="tmp_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2974" filename="pool/pooling.cpp" linenumber="28" name="tmp_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2975" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_19_fu_13943_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2976" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_13951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2977" filename="pool/pooling.cpp" linenumber="28" name="tmp_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_69_fu_13955_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2978" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_13965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2979" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_13969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2980" filename="pool/pooling.cpp" linenumber="28" name="tmp_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_70_fu_13973_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2981" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_13983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2982" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_13987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2983" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_13993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2984" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_13999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2985" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_14005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2986" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_14011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2987" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_14017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2988" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_14023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2989" filename="pool/pooling.cpp" linenumber="28" name="tmp_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2990" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_14029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2991" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_14035_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3098" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_7_fu_14043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3100" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_7_fu_14049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3105" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_7_fu_14055_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3110" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_7_fu_14063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3112" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_7_fu_14069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3117" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_14075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3122" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_7_fu_14079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3124" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_7_fu_14085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3128" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_7_fu_14091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3129" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_7_fu_14095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3156" filename="pool/pooling.cpp" linenumber="28" name="tmp_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3183" filename="pool/pooling.cpp" linenumber="28" name="tmp_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3184" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_20_fu_14214_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3185" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_14222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3186" filename="pool/pooling.cpp" linenumber="28" name="tmp_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_75_fu_14226_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3187" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_14236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3188" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_14240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3189" filename="pool/pooling.cpp" linenumber="28" name="tmp_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_76_fu_14244_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3190" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_14254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3191" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_14258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3192" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_14264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3193" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_14270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3194" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_14276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3195" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_14282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3196" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_14288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3197" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_14294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3198" filename="pool/pooling.cpp" linenumber="28" name="tmp_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3199" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_14300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3200" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_7_fu_14306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3307" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_8_fu_14314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3309" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_8_fu_14320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3314" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_8_fu_14326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3319" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_8_fu_14334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3321" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_8_fu_14340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3326" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_14346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3331" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_8_fu_14350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3333" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_8_fu_14356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3337" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_8_fu_14362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3338" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_14366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3365" filename="pool/pooling.cpp" linenumber="28" name="tmp_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3392" filename="pool/pooling.cpp" linenumber="28" name="tmp_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3393" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_21_fu_14485_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3394" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_14493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3395" filename="pool/pooling.cpp" linenumber="28" name="tmp_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_80_fu_14497_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3396" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_14507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3397" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_14511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3398" filename="pool/pooling.cpp" linenumber="28" name="tmp_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_81_fu_14515_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3399" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_14525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3400" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_14529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3401" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_14535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3402" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_14541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3403" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_14547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3404" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_14553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3405" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_14559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3406" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_14565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3407" filename="pool/pooling.cpp" linenumber="28" name="tmp_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3408" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_14571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3409" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_14577_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3516" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_9_fu_14585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3518" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_9_fu_14591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3523" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_9_fu_14597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3528" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_9_fu_14605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3530" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_9_fu_14611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3535" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_14617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3540" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_9_fu_14621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3542" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_9_fu_14627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3546" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_9_fu_14633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3547" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_14637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3574" filename="pool/pooling.cpp" linenumber="28" name="tmp_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3601" filename="pool/pooling.cpp" linenumber="28" name="tmp_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3602" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_22_fu_14756_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3603" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_14764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3604" filename="pool/pooling.cpp" linenumber="28" name="tmp_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_85_fu_14768_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3605" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_29_fu_14778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3606" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_14782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3607" filename="pool/pooling.cpp" linenumber="28" name="tmp_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_86_fu_14786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3608" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_30_fu_14796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_14800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3610" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_14806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3611" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_14812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3612" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_14818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3613" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_14824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3614" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_14830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3615" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_14836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3616" filename="pool/pooling.cpp" linenumber="28" name="tmp_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3617" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_14842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3618" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_14848_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3725" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_10_fu_14856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3727" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_10_fu_14862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3732" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_s_fu_14868_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3737" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_10_fu_14876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3739" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_10_fu_14882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3744" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_28_fu_14888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3749" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_10_fu_14892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3751" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_10_fu_14898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3755" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_10_fu_14904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3756" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_14908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3783" filename="pool/pooling.cpp" linenumber="28" name="tmp_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3810" filename="pool/pooling.cpp" linenumber="28" name="tmp_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3811" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_23_fu_15027_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3812" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_15035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3813" filename="pool/pooling.cpp" linenumber="28" name="tmp_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_90_fu_15039_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3814" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_32_fu_15049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3815" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_15053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3816" filename="pool/pooling.cpp" linenumber="28" name="tmp_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_91_fu_15057_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3817" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_33_fu_15067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3818" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_15071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3819" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_15077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3820" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_15083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3821" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_15089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3822" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_15095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3823" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_15101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3824" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_15107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3825" filename="pool/pooling.cpp" linenumber="28" name="tmp_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3826" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_15113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3827" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_15119_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3934" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_11_fu_15127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3936" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_11_fu_15133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3941" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_10_fu_15139_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3946" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_11_fu_15147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3948" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_11_fu_15153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3953" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_31_fu_15159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3958" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_11_fu_15163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3960" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_11_fu_15169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3964" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_11_fu_15175_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3965" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_15179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3992" filename="pool/pooling.cpp" linenumber="28" name="tmp_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4019" filename="pool/pooling.cpp" linenumber="28" name="tmp_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4020" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_24_fu_15298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4021" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_15306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4022" filename="pool/pooling.cpp" linenumber="28" name="tmp_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_95_fu_15310_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4023" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_35_fu_15320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4024" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_15324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4025" filename="pool/pooling.cpp" linenumber="28" name="tmp_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_96_fu_15328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4026" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_36_fu_15338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4027" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_15342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4028" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_15348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4029" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_15354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4030" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_15360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4031" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_15366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4032" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_15372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4033" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_15378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4034" filename="pool/pooling.cpp" linenumber="28" name="tmp_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4035" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_15384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4036" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_15390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4143" filename="pool/pooling.cpp" linenumber="16" name="icmp_ln16_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_12_fu_15398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4145" filename="pool/pooling.cpp" linenumber="16" name="add_ln16_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln16_12_fu_15404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4150" filename="pool/pooling.cpp" linenumber="26" name="shl_ln26_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_11_fu_15410_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4155" filename="pool/pooling.cpp" linenumber="20" name="icmp_ln20_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_12_fu_15418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4157" filename="pool/pooling.cpp" linenumber="20" name="add_ln20_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_12_fu_15424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4162" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_34_fu_15430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4167" filename="pool/pooling.cpp" linenumber="23" name="icmp_ln23_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_12_fu_15434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4169" filename="pool/pooling.cpp" linenumber="23" name="add_ln23_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln23_12_fu_15440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4173" filename="pool/pooling.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln26_12_fu_15446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4174" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_15450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4201" filename="pool/pooling.cpp" linenumber="28" name="tmp_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4228" filename="pool/pooling.cpp" linenumber="28" name="tmp_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_26cud_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4229" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_25_fu_15569_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4230" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_15577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4231" filename="pool/pooling.cpp" linenumber="28" name="tmp_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_100_fu_15581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4232" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_37_fu_15591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4233" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_15595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4234" filename="pool/pooling.cpp" linenumber="28" name="tmp_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_101_fu_15599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4235" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_38_fu_15609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4236" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_15613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4237" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_15619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4238" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_15625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4239" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_15631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4240" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_15637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4241" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_15643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4242" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_15649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4243" filename="pool/pooling.cpp" linenumber="28" name="tmp_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4244" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_15655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="4245" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_15661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
