// Seed: 1461156235
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3
);
  assign id_5 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input supply0 id_2
);
  assign id_0 = (-1 ? -1 : id_1);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_3 = 1;
  wire id_8, id_9, id_10;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  module_2 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_3
  );
  logic [7:0][-1] id_12;
endmodule
