# Gemini_IP Regression Results

Generated on: Sun Dec 21 17:10:41 2025

**Overall Status: PASSED**
**Passed: 20 / 20**

| Test Name | Status | Description |
| :--- | :---: | :--- |
| SV_AXI_8 | ✅ PASS | SystemVerilog AXI 8-bit via Verilator |
| SV_AXI_16 | ✅ PASS | SystemVerilog AXI 16-bit via Verilator |
| SV_AXI_32 | ✅ PASS | SystemVerilog AXI 32-bit via Verilator |
| SV_APB_8 | ✅ PASS | SystemVerilog APB 8-bit via Verilator |
| SV_APB_16 | ✅ PASS | SystemVerilog APB 16-bit via Verilator |
| SV_APB_32 | ✅ PASS | SystemVerilog APB 32-bit via Verilator |
| SV_WB_8 | ✅ PASS | SystemVerilog WB 8-bit via Verilator |
| SV_WB_16 | ✅ PASS | SystemVerilog WB 16-bit via Verilator |
| SV_WB_32 | ✅ PASS | SystemVerilog WB 32-bit via Verilator |
| VHDL_AXI_8 | ✅ PASS | VHDL AXI 8-bit via GHDL |
| VHDL_AXI_16 | ✅ PASS | VHDL AXI 16-bit via GHDL |
| VHDL_AXI_32 | ✅ PASS | VHDL AXI 32-bit via GHDL |
| VHDL_APB_8 | ✅ PASS | VHDL APB 8-bit via GHDL |
| VHDL_APB_16 | ✅ PASS | VHDL APB 16-bit via GHDL |
| VHDL_APB_32 | ✅ PASS | VHDL APB 32-bit via GHDL |
| VHDL_WB_8 | ✅ PASS | VHDL WB 8-bit via GHDL |
| VHDL_WB_16 | ✅ PASS | VHDL WB 16-bit via GHDL |
| VHDL_WB_32 | ✅ PASS | VHDL WB 32-bit via GHDL |
| Xilinx_Native | ✅ PASS | Xilinx xsim native directed test |
| ModelSim_Native | ✅ PASS | ModelSim vsim native directed test |
