module counter(input clk, input reset, output reg[3:0] out); // define module with clock, reset, and output register

	always@(posedge clk) begin // always block triggered on positive edge of clock
		if(reset) // check if reset signal is HIGH
			out <= 4'd0; // if reset, set output to 0
		else // if reset is LOW
			out <= out + 1; // increment output by 1
	end
	
endmodule // end of module