<DOC>
<DOCNO>EP-0627099</DOCNO> 
<TEXT>
<INVENTION-TITLE>
PRODUCT SUMMING CIRCUITRY.
</INVENTION-TITLE>
<CLASSIFICATIONS>G06F700	G06F700	G06F748	G06F750	G06F7509	G06F7544	G06F1710	G06F1710	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G06F	G06F	G06F	G06F	G06F	G06F	G06F	G06F	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G06F7	G06F7	G06F7	G06F7	G06F7	G06F7	G06F17	G06F17	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
In processors, in particular digital signal processors, it often happens that products of a chain of pairs of data words must be summed, for example for correlation or convolution operations, in which each data word of each pair may only have one of both values +1 or -1. According to the invention, one data word of each pair is supplied to a summing/subtracting arrangement, instead of being supplied to a multiplier for forming a product, and determines whether the summing/subtracting arrangement carries out a summing or a subtracting operation. One input of the summing/subtracting unit receives the other data words of the pairs of data words and the other input is connected to the output of the accumulator register. A costly multiplier arrangement can thus be dispensed with, or when it is anyway available, it is not used, so that the processor dissipates less power.
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
PHILIPS ELECTRONICS NV
</APPLICANT-NAME>
<APPLICANT-NAME>
PHILIPS PATENTVERWALTUNG
</APPLICANT-NAME>
<APPLICANT-NAME>
KONINKLIJKE PHILIPS ELECTRONICS N.V.
</APPLICANT-NAME>
<APPLICANT-NAME>
PHILIPS CORPORATE INTELLECTUAL PROPERTY GMBH
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
BAIER ALFRED
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHUCK JOHANNES
</INVENTOR-NAME>
<INVENTOR-NAME>
WEINSZIEHR DIRK
</INVENTOR-NAME>
<INVENTOR-NAME>
BAIER, ALFRED
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHUCK, JOHANNES
</INVENTOR-NAME>
<INVENTOR-NAME>
WEINSZIEHR, DIRK
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
