{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678719413330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678719413330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 10:56:53 2023 " "Processing started: Mon Mar 13 10:56:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678719413330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678719413330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register " "Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374 -c Register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678719413330 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678719413731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_register.v 1 1 " "Found 1 design units, including 1 entities, in source file z_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 z_register " "Found entity 1: z_register" {  } { { "z_register.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/z_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "sub_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEGATE_ALUtb.v(46) " "Verilog HDL information at NEGATE_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NEGATE_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678719413796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEGATE_ALUtb " "Found entity 1: NEGATE_ALUtb" {  } { { "NEGATE_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/NEGATE_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_32_bit " "Found entity 1: negate_32_bit" {  } { { "negate.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1TB " "Found entity 1: mux2to1TB" {  } { { "mux2to1TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mux2to1TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32to1 " "Found entity 1: multiplexer32to1" {  } { { "multiplexer32to1.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer32to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 4 4 " "Found 4 design units, including 4 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413807 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1 " "Found entity 2: mux8_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413807 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16_1 " "Found entity 3: mux16_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413807 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_1 " "Found entity 4: mux32_1" {  } { { "multiplexer.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32to1_tb " "Found entity 1: multiplexer32to1_tb" {  } { { "mul_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_ALUtb.v(47) " "Verilog HDL information at MUL_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MUL_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678719413812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_ALUtb " "Found entity 1: MUL_ALUtb" {  } { { "MUL_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MUL_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_32bit " "Found entity 1: mul_32bit" {  } { { "mul_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRTB " "Found entity 1: MDRTB" {  } { { "MDRTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MDRTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodertb.v 1 1 " "Found 1 design units, including 1 entities, in source file encodertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoderTb " "Found entity 1: encoderTb" {  } { { "encoderTB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/encoderTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32to5 " "Found entity 1: encoder_32to5" {  } { { "encoder.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413828 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_ALUtb.v(47) " "Verilog HDL information at DIV_ALUtb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678719413831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_ALUtb " "Found entity 1: DIV_ALUtb" {  } { { "DIV_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file div_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_32bit " "Found entity 1: div_32bit" {  } { { "div_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R8 r8 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R8\" differs only in case from object \"r8\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R9 r9 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R9\" differs only in case from object \"r9\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R10 r10 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R10\" differs only in case from object \"r10\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R11 r11 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R11\" differs only in case from object \"r11\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R12 r12 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R12\" differs only in case from object \"r12\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R13 r13 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R13\" differs only in case from object \"r13\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R14 r14 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R14\" differs only in case from object \"r14\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R15 r15 datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"R15\" differs only in case from object \"r15\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HI hi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"HI\" differs only in case from object \"hi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LO lo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"LO\" differs only in case from object \"lo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHI zhi datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZHI\" differs only in case from object \"zhi\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLO zlo datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"ZLO\" differs only in case from object \"zlo\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y datapath.v(25) " "Verilog HDL Declaration information at datapath.v(25): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1678719413837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "bidirectional_bus.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413840 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \")\" and_TB.v(4) " "Verilog HDL syntax error at and_TB.v(4) near text \"reg\";  expecting \")\"" {  } { { "and_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/and_TB.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1678719413842 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "and_TB and_TB.v(3) " "Ignored design unit \"and_TB\" at and_TB.v(3) due to previous errors" {  } { { "and_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/and_TB.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1678719413843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file and_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_TB " "Found entity 1: add_TB" {  } { { "add_TB.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ADD_ALUtb.v(46) " "Verilog HDL information at ADD_ALUtb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "ADD_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ADD_ALUtb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678719413853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_ALUtb " "Found entity 1: ADD_ALUtb" {  } { { "ADD_ALUtb.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/ADD_ALUtb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32.v 3 3 " "Found 3 design units, including 3 entities, in source file add_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32_bit " "Found entity 1: add_32_bit" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413856 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413856 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "add_32.v" "" { Text "C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678719413856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678719413856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/code/374pt2/ELEC374part2/ELEC374part2/Register.map.smsg " "Generated suppressed messages file C:/code/374pt2/ELEC374part2/ELEC374part2/Register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678719413888 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678719413927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 13 10:56:53 2023 " "Processing ended: Mon Mar 13 10:56:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678719413927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678719413927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678719413927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678719413927 ""}
