

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:10:24 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_9b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.15|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1034|  1034|  1035|  1035|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  1032|  1032|        13|          4|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    377|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    556|
|Register         |        -|      -|    1595|     11|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1595|    944|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sdEe_U1  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U2  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U3  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    |matmul_hw_mul_32sdEe_U4  |matmul_hw_mul_32sdEe  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_558_p2                  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_576_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_570_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_724_p2                  |     +    |      0|  0|   5|           5|           1|
    |tmp12_fu_776_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp13_fu_768_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp14_fu_772_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_757_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp2_fu_737_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp3_fu_729_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_733_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_751_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_743_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_747_p2                 |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_782_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_763_p2                 |     +    |      0|  0|  16|          32|          32|
    |tmp_11_fu_648_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_13_fu_710_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_14_fu_808_p2               |     +    |      0|  0|  10|          10|          10|
    |tmp_1_s_fu_788_p2              |     +    |      0|  0|  16|          32|          32|
    |exitcond_flatten_fu_564_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_582_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_4_fu_628_p2                |    or    |      0|  0|  10|           7|           1|
    |tmp_7_fu_662_p2                |    or    |      0|  0|  10|           7|           2|
    |tmp_9_fu_690_p2                |    or    |      0|  0|  10|           7|           2|
    |j_mid2_fu_588_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_596_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 377|         527|         499|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          5|   32|        160|
    |a_3_Addr_A_orig               |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter3       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          5|   32|        160|
    |b_1_Addr_A_orig               |  32|          5|   32|        160|
    |b_2_Addr_A_orig               |  32|          5|   32|        160|
    |b_3_Addr_A_orig               |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_437_p0                 |  32|          5|   32|        160|
    |grp_fu_437_p1                 |  32|          5|   32|        160|
    |grp_fu_438_p0                 |  32|          5|   32|        160|
    |grp_fu_438_p1                 |  32|          5|   32|        160|
    |grp_fu_439_p0                 |  32|          5|   32|        160|
    |grp_fu_439_p1                 |  32|          5|   32|        160|
    |grp_fu_440_p0                 |  32|          5|   32|        160|
    |grp_fu_440_p1                 |  32|          5|   32|        160|
    |i_phi_fu_419_p4               |   5|          2|    5|         10|
    |i_reg_415                     |   5|          2|    5|         10|
    |indvar_flatten_phi_fu_408_p4  |   9|          2|    9|         18|
    |indvar_flatten_reg_404        |   9|          2|    9|         18|
    |j_phi_fu_430_p4               |   5|          2|    5|         10|
    |j_reg_426                     |   5|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 556|        103|  556|       2653|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_1010          |  32|   0|   32|          0|
    |a_0_load_2_reg_1090          |  32|   0|   32|          0|
    |a_0_load_3_reg_1135          |  32|   0|   32|          0|
    |a_0_load_reg_930             |  32|   0|   32|          0|
    |a_1_load_1_reg_1020          |  32|   0|   32|          0|
    |a_1_load_2_reg_1100          |  32|   0|   32|          0|
    |a_1_load_3_reg_1145          |  32|   0|   32|          0|
    |a_1_load_reg_940             |  32|   0|   32|          0|
    |a_2_load_1_reg_1030          |  32|   0|   32|          0|
    |a_2_load_2_reg_1110          |  32|   0|   32|          0|
    |a_2_load_3_reg_1155          |  32|   0|   32|          0|
    |a_2_load_reg_950             |  32|   0|   32|          0|
    |a_3_load_1_reg_1040          |  32|   0|   32|          0|
    |a_3_load_2_reg_1120          |  32|   0|   32|          0|
    |a_3_load_3_reg_1165          |  32|   0|   32|          0|
    |a_3_load_reg_960             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |b_0_load_1_reg_1015          |  32|   0|   32|          0|
    |b_0_load_2_reg_1095          |  32|   0|   32|          0|
    |b_0_load_3_reg_1140          |  32|   0|   32|          0|
    |b_0_load_reg_935             |  32|   0|   32|          0|
    |b_1_load_1_reg_1025          |  32|   0|   32|          0|
    |b_1_load_2_reg_1105          |  32|   0|   32|          0|
    |b_1_load_3_reg_1150          |  32|   0|   32|          0|
    |b_1_load_reg_945             |  32|   0|   32|          0|
    |b_2_load_1_reg_1035          |  32|   0|   32|          0|
    |b_2_load_2_reg_1115          |  32|   0|   32|          0|
    |b_2_load_3_reg_1160          |  32|   0|   32|          0|
    |b_2_load_reg_955             |  32|   0|   32|          0|
    |b_3_load_1_reg_1045          |  32|   0|   32|          0|
    |b_3_load_2_reg_1125          |  32|   0|   32|          0|
    |b_3_load_3_reg_1170          |  32|   0|   32|          0|
    |b_3_load_reg_965             |  32|   0|   32|          0|
    |exitcond_flatten_reg_819     |   1|   0|    1|          0|
    |i_reg_415                    |   5|   0|    5|          0|
    |indvar_flatten_next_reg_823  |   9|   0|    9|          0|
    |indvar_flatten_reg_404       |   9|   0|    9|          0|
    |j_1_reg_1130                 |   5|   0|    5|          0|
    |j_mid2_reg_828               |   5|   0|    5|          0|
    |j_reg_426                    |   5|   0|    5|          0|
    |reg_550                      |  32|   0|   32|          0|
    |reg_554                      |  32|   0|   32|          0|
    |tmp10_reg_1220               |  32|   0|   32|          0|
    |tmp_1_s_reg_1240             |  32|   0|   32|          0|
    |tmp_6_11_reg_1185            |  32|   0|   32|          0|
    |tmp_6_12_reg_1200            |  32|   0|   32|          0|
    |tmp_6_13_reg_1215            |  32|   0|   32|          0|
    |tmp_6_14_reg_1235            |  32|   0|   32|          0|
    |tmp_6_1_reg_1190             |  32|   0|   32|          0|
    |tmp_6_2_reg_1205             |  32|   0|   32|          0|
    |tmp_6_3_reg_1225             |  32|   0|   32|          0|
    |tmp_6_4_reg_1180             |  32|   0|   32|          0|
    |tmp_6_5_reg_1195             |  32|   0|   32|          0|
    |tmp_6_6_reg_1210             |  32|   0|   32|          0|
    |tmp_6_7_reg_1230             |  32|   0|   32|          0|
    |tmp_6_reg_1175               |  32|   0|   32|          0|
    |tmp_mid2_v_reg_837           |   5|   0|    5|          0|
    |tmp_reg_843                  |   5|   0|    7|          2|
    |exitcond_flatten_reg_819     |   0|   1|    1|          0|
    |j_mid2_reg_828               |   0|   5|    5|          0|
    |tmp_mid2_v_reg_837           |   0|   5|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1595|  11| 1608|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A  | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A   | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A  |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A   | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A   | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A  | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A   | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A  |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A   | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A   | out |    1|    bram    |      a_3     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|b_2_Addr_A  | out |   32|    bram    |      b_2     |     array    |
|b_2_EN_A    | out |    1|    bram    |      b_2     |     array    |
|b_2_WEN_A   | out |    4|    bram    |      b_2     |     array    |
|b_2_Din_A   | out |   32|    bram    |      b_2     |     array    |
|b_2_Dout_A  |  in |   32|    bram    |      b_2     |     array    |
|b_2_Clk_A   | out |    1|    bram    |      b_2     |     array    |
|b_2_Rst_A   | out |    1|    bram    |      b_2     |     array    |
|b_3_Addr_A  | out |   32|    bram    |      b_3     |     array    |
|b_3_EN_A    | out |    1|    bram    |      b_3     |     array    |
|b_3_WEN_A   | out |    4|    bram    |      b_3     |     array    |
|b_3_Din_A   | out |   32|    bram    |      b_3     |     array    |
|b_3_Dout_A  |  in |   32|    bram    |      b_3     |     array    |
|b_3_Clk_A   | out |    1|    bram    |      b_3     |     array    |
|b_3_Rst_A   | out |    1|    bram    |      b_3     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

