// Seed: 4292595609
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_2 = 1;
  logic id_3;
  logic id_4;
endmodule
