<stg><name>radix_sort_bin_batch.56.1</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %bucket_num = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_num"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %bucket_pointer = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %bucket_pointer_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_59"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %bucket_sizes = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %bucket_sizes_97 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_97"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %bucket_pointer_113_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_113_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %bucket_pointer_114_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_114_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %bucket_sizes_172_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_172_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %bucket_sizes_173_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_173_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %bucket = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:12 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_initialization, i32 %bucket, i32 %input_55, i32 %bucket_sizes_97, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln27 = store i32 0, i32 %bucket_num

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:14 %store_ln27 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_55, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:12 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_initialization, i32 %bucket, i32 %input_55, i32 %bucket_sizes_97, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln27 = br void %bucket_pointer_initialization.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
bucket_pointer_initialization.i:0 %i_23 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bucket_pointer_initialization.i:1 %icmp_ln27 = icmp_eq  i6 %i_23, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bucket_pointer_initialization.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bucket_pointer_initialization.i:3 %i_24 = add i6 %i_23, i6 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bucket_pointer_initialization.i:4 %br_ln27 = br i1 %icmp_ln27, void %xlx_merge_loop.bucket_pointer_initialization.55_begin, void %for.inc79.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:0 %bucket_num_load = load i32 %bucket_num

]]></Node>
<StgValue><ssdm name="bucket_num_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:1 %bucket_pointer_load = load i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="bucket_pointer_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:2 %bucket_pointer_59_load = load i32 %bucket_pointer_59

]]></Node>
<StgValue><ssdm name="bucket_pointer_59_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:3 %bucket_sizes_load = load i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="bucket_sizes_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:4 %bucket_sizes_97_load = load i32 %bucket_sizes_97

]]></Node>
<StgValue><ssdm name="bucket_sizes_97_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="6">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:5 %trunc_ln11 = trunc i6 %i_23

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:7 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_bucket_pointer_initialization, i32 %bucket_sizes_97_load, i32 %bucket_sizes_load, i32 %bucket_pointer_59_load, i32 %bucket_pointer_load, i32 %bucket_sizes_173_loc, i32 %bucket_sizes_172_loc, i32 %bucket_pointer_114_loc, i32 %bucket_pointer_113_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:12 %bucket_num_12 = sub i32 1, i32 %bucket_num_load

]]></Node>
<StgValue><ssdm name="bucket_num_12"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:13 %trunc_ln41 = trunc i32 %bucket_num_12

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:14 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:15 %trunc_ln43 = trunc i32 %bucket_num_load

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:16 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:18 %store_ln27 = store i32 %bucket_num_12, i32 %bucket_num

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:19 %store_ln27 = store i6 %i_24, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc79.i.preheader:0 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_output_bucket, i32 %bucket, i32 %multi_radix_bin_kmerge_temp0_55

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:7 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_bucket_pointer_initialization, i32 %bucket_sizes_97_load, i32 %bucket_sizes_load, i32 %bucket_pointer_59_load, i32 %bucket_pointer_load, i32 %bucket_sizes_173_loc, i32 %bucket_sizes_172_loc, i32 %bucket_pointer_114_loc, i32 %bucket_pointer_113_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:14 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:16 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:14 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:16 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:8 %bucket_sizes_173_loc_load = load i32 %bucket_sizes_173_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_173_loc_load"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:9 %bucket_sizes_172_loc_load = load i32 %bucket_sizes_172_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_172_loc_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:10 %bucket_pointer_114_loc_load = load i32 %bucket_pointer_114_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_114_loc_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:11 %bucket_pointer_113_loc_load = load i32 %bucket_pointer_113_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_113_loc_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:14 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:16 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="19" op_6_bw="32" op_7_bw="5" op_8_bw="19" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:17 %call_ln41 = call void @radix_sort_bin_batch.56.1_Pipeline_input_bucket, i32 %bucket_sizes_173_loc_load, i32 %bucket_sizes_172_loc_load, i32 %bucket_pointer_114_loc_load, i32 %bucket_pointer_113_loc_load, i19 %mul_ln41, i32 %bucket, i5 %trunc_ln11, i19 %mul_ln43, i32 %bucket_sizes_97, i32 %bucket_sizes, i32 %bucket_pointer_59, i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:6 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="19" op_6_bw="32" op_7_bw="5" op_8_bw="19" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:17 %call_ln41 = call void @radix_sort_bin_batch.56.1_Pipeline_input_bucket, i32 %bucket_sizes_173_loc_load, i32 %bucket_sizes_172_loc_load, i32 %bucket_pointer_114_loc_load, i32 %bucket_pointer_113_loc_load, i19 %mul_ln41, i32 %bucket, i5 %trunc_ln11, i19 %mul_ln43, i32 %bucket_sizes_97, i32 %bucket_sizes, i32 %bucket_pointer_59, i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.55_begin:20 %br_ln27 = br void %bucket_pointer_initialization.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc79.i.preheader:0 %call_ln0 = call void @radix_sort_bin_batch.56.1_Pipeline_output_bucket, i32 %bucket, i32 %multi_radix_bin_kmerge_temp0_55

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc79.i.preheader:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
