head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.2
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.4
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.6
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.5.0.4
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.2
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.12
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.10
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.8
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.6
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.4
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.2
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.12
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.10
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.8
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.4
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.2.10.1
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.3
	binutils-2_15-branch:1.2.0.10
	cagney_bfdfile-20040213-branch:1.2.0.8
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.2.0.6
	cagney_bigcore-20040122-branchpoint:1.2
	csl-arm-2003-q4:1.2
	binutils-2_14:1.2
	binutils-2_14-branch:1.2.0.4
	binutils-2_14-branchpoint:1.2
	binutils-2_13_2_1:1.2
	binutils-2_13_2:1.2
	binutils-2_13_1:1.2
	binutils-2_13:1.2
	binutils-2_13-branchpoint:1.2
	binutils-2_13-branch:1.2.0.2
	binutils-2_12_1:1.1
	binutils-2_12:1.1
	binutils-2_12-branch:1.1.0.2
	binutils-2_12-branchpoint:1.1
	cygnus_cvs_20020108_pre:1.1
	binutils_latest_snapshot:1.6;
locks; strict;
comment	@# @;


1.6
date	2013.01.31.09.40.05;	author gingold;	state Exp;
branches;
next	1.5;

1.5
date	2011.06.14.09.03.52;	author gingold;	state Exp;
branches;
next	1.4;

1.4
date	2007.11.07.14.10.49;	author gingold;	state Exp;
branches;
next	1.3;

1.3
date	2004.03.16.00.58.42;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2002.06.12.16.10.10;	author trix;	state Exp;
branches
	1.2.10.1;
next	1.1;

1.1
date	2001.08.27.10.51.20;	author amodra;	state Exp;
branches;
next	;

1.2.10.1
date	2004.03.16.00.59.35;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.6
log
@2013-01-31  Tristan Gingold  <gingold@@adacore.com>

	* gas/ppc/test1xcoff32.d: Updated.
	* gas/all/fwdexp.d: Adjusted for AIX.
@
text
@#objdump: -Drx
#as:
#name: PowerPC Test 1, 32 bit XCOFF

.*: +file format aixcoff-rs6000
.*
architecture: rs6000:6000, flags 0x00000031:
HAS_RELOC, HAS_SYMS, HAS_LOCALS
start address 0x0+0000

Sections:
Idx Name +Size +VMA +LMA +File off +Algn
  0 \.text +00000068  0+0000  0+0000  000000a8  2\*\*2
 +CONTENTS, ALLOC, LOAD, RELOC, CODE
  1 \.data +00000028  0+0068  0+0068  00000110  2\*\*3
 +CONTENTS, ALLOC, LOAD, RELOC, DATA
  2 \.bss  +00000000  0+0090  0+0090  00000000  2\*\*3
 +ALLOC
SYMBOL TABLE:
\[  0\]\(sec -2\)\(fl 0x00\)\(ty   0\)\(scl 103\) \(nx 1\) 0x00000000 fake
File 
\[  2\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000000 \.crazy_table
AUX val     8 prmhsh 0 snhsh 0 typ 1 algn 2 clss 1 stb 0 snstb 0
\[  4\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000008 
AUX val    96 prmhsh 0 snhsh 0 typ 1 algn 2 clss 0 stb 0 snstb 0
\[  6\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000008 reference_csect_relative_symbols
AUX indx    4 prmhsh 0 snhsh 0 typ 2 algn 0 clss 0 stb 0 snstb 0
\[  8\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000018 dubious_references_to_default_RW_csect
AUX indx    4 prmhsh 0 snhsh 0 typ 2 algn 0 clss 0 stb 0 snstb 0
\[ 10\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000028 reference_via_toc
AUX indx    4 prmhsh 0 snhsh 0 typ 2 algn 0 clss 0 stb 0 snstb 0
\[ 12\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000040 subtract_symbols
AUX indx    4 prmhsh 0 snhsh 0 typ 2 algn 0 clss 0 stb 0 snstb 0
\[ 14\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x0000005c load_addresses
AUX indx    4 prmhsh 0 snhsh 0 typ 2 algn 0 clss 0 stb 0 snstb 0
\[ 16\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000068 
AUX val    12 prmhsh 0 snhsh 0 typ 1 algn 2 clss 5 stb 0 snstb 0
\[ 18\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000074 TOC
AUX val     0 prmhsh 0 snhsh 0 typ 1 algn 2 clss 15 stb 0 snstb 0
\[ 20\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000074 ignored0
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 22\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000078 ignored1
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 24\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x0000007c ignored2
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 26\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000080 ignored3
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 28\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000084 ignored4
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 30\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x00000088 ignored5
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 32\]\(sec  2\)\(fl 0x00\)\(ty   0\)\(scl 107\) \(nx 1\) 0x0000008c ignored6
AUX val     4 prmhsh 0 snhsh 0 typ 1 algn 2 clss 3 stb 0 snstb 0
\[ 34\]\(sec  0\)\(fl 0x00\)\(ty   0\)\(scl   2\) \(nx 1\) 0x00000000 esym0
AUX val     0 prmhsh 0 snhsh 0 typ 0 algn 0 clss 0 stb 0 snstb 0
\[ 36\]\(sec  0\)\(fl 0x00\)\(ty   0\)\(scl   2\) \(nx 1\) 0x00000000 esym1
AUX val     0 prmhsh 0 snhsh 0 typ 0 algn 0 clss 0 stb 0 snstb 0
\[ 38\]\(sec  1\)\(fl 0x00\)\(ty   0\)\(scl   3\) \(nx 1\) 0x00000000 \.text
AUX scnlen 0x68 nreloc 7 nlnno 0


Disassembly of section \.text:

0+0000 <\.crazy_table>:
   0:	00 be ef ed 	\.long 0xbeefed
   4:	00 be ef ed 	\.long 0xbeefed

0+0008 <reference_csect_relative_symbols>:
   8:	80 63 00 00 	l       r3,0\(r3\)
   c:	80 63 00 04 	l       r3,4\(r3\)
  10:	80 63 00 04 	l       r3,4\(r3\)
  14:	80 63 00 08 	l       r3,8\(r3\)

0+0018 <dubious_references_to_default_RW_csect>:
  18:	80 63 00 00 	l       r3,0\(r3\)
  1c:	80 63 00 04 	l       r3,4\(r3\)
  20:	80 63 00 04 	l       r3,4\(r3\)
  24:	80 63 00 08 	l       r3,8\(r3\)

0+0028 <reference_via_toc>:
  28:	80 62 00 00 	l       r3,0\(r2\)
			2a: R_TOC	ignored0-0x74
  2c:	80 62 00 04 	l       r3,4\(r2\)
			2e: R_TOC	ignored1-0x78
  30:	80 62 00 08 	l       r3,8\(r2\)
			32: R_TOC	ignored2-0x7c
  34:	80 62 00 0c 	l       r3,12\(r2\)
			36: R_TOC	ignored3-0x80
  38:	80 62 00 10 	l       r3,16\(r2\)
			3a: R_TOC	ignored4-0x84
  3c:	80 62 00 14 	l       r3,20\(r2\)
			3e: R_TOC	ignored5-0x88

0+0040 <subtract_symbols>:
  40:	38 60 00 04 	lil     r3,4
  44:	38 60 ff fc 	lil     r3,-4
  48:	38 60 00 04 	lil     r3,4
  4c:	38 60 ff fc 	lil     r3,-4
  50:	38 60 ff fc 	lil     r3,-4
  54:	38 60 00 04 	lil     r3,4
  58:	80 64 00 04 	l       r3,4\(r4\)

0+005c <load_addresses>:
  5c:	38 60 00 00 	lil     r3,0
  60:	38 60 00 04 	lil     r3,4
  64:	38 62 00 18 	cal     r3,24\(r2\)
			66: R_TOC	ignored6-0x8c
Disassembly of section \.data:

0+0068 <TOC-0xc>:
  68:	de ad be ef 	stfdu   f21,-16657\(r13\)
  6c:	ca fe ba be 	lfd     f23,-17730\(r30\)
  70:	00 00 ba ad 	\.long 0xbaad

0+0074 <TOC>:
  74:	00 00 00 68 	\.long 0x68
			74: R_POS	\.data-0x68

0+0078 <ignored1>:
  78:	00 00 00 6c 	\.long 0x6c
			78: R_POS	\.data-0x68

0+007c <ignored2>:
  7c:	00 00 00 6c 	\.long 0x6c
			7c: R_POS	\.data-0x68

0+0080 <ignored3>:
  80:	00 00 00 70 	\.long 0x70
			80: R_POS	\.data-0x68

0+0084 <ignored4>:
  84:	00 00 00 00 	\.long 0x0
			84: R_POS	esym0

0+0088 <ignored5>:
  88:	00 00 00 00 	\.long 0x0
			88: R_POS	esym1

0+008c <ignored6>:
  8c:	00 00 00 00 	\.long 0x0
			8c: R_POS	\.text
@


1.5
log
@gas/
2011-06-14  Tristan Gingold  <gingold@@adacore.com>

	* config/tc-ppc.h (struct ppc_tc_sy): Complete comment on within.
	(tc_new_dot_label): Define.
	(ppc_new_dot_label): Declare.
	* config/tc-ppc.c (ppc_frob_label): Set within target field.
	(ppc_fix_adjustable): Use this field to adjust the reloc.
	(ppc_new_dot_label): New function.


gas/testsuite/
2011-06-14  Tristan Gingold  <gingold@@adacore.com>

	* gas/ppc/test1xcoff32.d: Adjust for csect anchor.
@
text
@d82 1
a82 1
			2a: R_TOC	ignored0\+0xf+ff8c
d84 1
a84 1
			2e: R_TOC	ignored1\+0xf+ff88
d86 1
a86 1
			32: R_TOC	ignored2\+0xf+ff84
d88 1
a88 1
			36: R_TOC	ignored3\+0xf+ff80
d90 1
a90 1
			3a: R_TOC	ignored4\+0xf+ff7c
d92 1
a92 1
			3e: R_TOC	ignored5\+0xf+ff78
d107 1
a107 1
			66: R_TOC	ignored6\+0xf+ff74
d117 1
a117 1
			74: R_POS	\.data\+0xf+ff98
d121 1
a121 1
			78: R_POS	\.data\+0xf+ff98
d125 1
a125 1
			7c: R_POS	\.data\+0xf+ff98
d129 1
a129 1
			80: R_POS	\.data\+0xf+ff98
@


1.4
log
@* config/tc-ppc.c (md_apply_fix): For PPC_TOC16 on XCOFF, uses offset
  within the TOC instead of the VMA.

* gas/ppc/test1xcoff32.d: Updated to match RTOC bug fix.
@
text
@d58 2
d72 1
a72 1
  14:	80 63 00 00 	l       r3,0\(r3\)
d141 1
a141 1
			8c: R_POS	\.crazy_table
@


1.3
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@d79 1
a79 1
  28:	80 62 00 0c 	l       r3,12\(r2\)
d81 1
a81 1
  2c:	80 62 00 10 	l       r3,16\(r2\)
d83 1
a83 1
  30:	80 62 00 14 	l       r3,20\(r2\)
d85 1
a85 1
  34:	80 62 00 18 	l       r3,24\(r2\)
d87 1
a87 1
  38:	80 62 00 1c 	l       r3,28\(r2\)
d89 1
a89 1
  3c:	80 62 00 20 	l       r3,32\(r2\)
d104 1
a104 1
  64:	38 62 00 24 	cal     r3,36\(r2\)
@


1.2
log
@Add and fix tests to reflect changing text alignment to 4 bytes.
@
text
@d67 4
a70 4
   8:	80 63 00 00 	l	r3,0\(r3\)
   c:	80 63 00 04 	l	r3,4\(r3\)
  10:	80 63 00 04 	l	r3,4\(r3\)
  14:	80 63 00 00 	l	r3,0\(r3\)
d73 4
a76 4
  18:	80 63 00 00 	l	r3,0\(r3\)
  1c:	80 63 00 04 	l	r3,4\(r3\)
  20:	80 63 00 04 	l	r3,4\(r3\)
  24:	80 63 00 08 	l	r3,8\(r3\)
d79 1
a79 1
  28:	80 62 00 0c 	l	r3,12\(r2\)
d81 1
a81 1
  2c:	80 62 00 10 	l	r3,16\(r2\)
d83 1
a83 1
  30:	80 62 00 14 	l	r3,20\(r2\)
d85 1
a85 1
  34:	80 62 00 18 	l	r3,24\(r2\)
d87 1
a87 1
  38:	80 62 00 1c 	l	r3,28\(r2\)
d89 1
a89 1
  3c:	80 62 00 20 	l	r3,32\(r2\)
d93 7
a99 7
  40:	38 60 00 04 	lil	r3,4
  44:	38 60 ff fc 	lil	r3,-4
  48:	38 60 00 04 	lil	r3,4
  4c:	38 60 ff fc 	lil	r3,-4
  50:	38 60 ff fc 	lil	r3,-4
  54:	38 60 00 04 	lil	r3,4
  58:	80 64 00 04 	l	r3,4\(r4\)
d102 3
a104 3
  5c:	38 60 00 00 	lil	r3,0
  60:	38 60 00 04 	lil	r3,4
  64:	38 62 00 24 	cal	r3,36\(r2\)
d109 2
a110 2
  68:	de ad be ef 	stfdu	f21,-16657\(r13\)
  6c:	ca fe ba be 	lfd	f23,-17730\(r30\)
@


1.2.10.1
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@d67 4
a70 4
   8:	80 63 00 00 	l       r3,0\(r3\)
   c:	80 63 00 04 	l       r3,4\(r3\)
  10:	80 63 00 04 	l       r3,4\(r3\)
  14:	80 63 00 00 	l       r3,0\(r3\)
d73 4
a76 4
  18:	80 63 00 00 	l       r3,0\(r3\)
  1c:	80 63 00 04 	l       r3,4\(r3\)
  20:	80 63 00 04 	l       r3,4\(r3\)
  24:	80 63 00 08 	l       r3,8\(r3\)
d79 1
a79 1
  28:	80 62 00 0c 	l       r3,12\(r2\)
d81 1
a81 1
  2c:	80 62 00 10 	l       r3,16\(r2\)
d83 1
a83 1
  30:	80 62 00 14 	l       r3,20\(r2\)
d85 1
a85 1
  34:	80 62 00 18 	l       r3,24\(r2\)
d87 1
a87 1
  38:	80 62 00 1c 	l       r3,28\(r2\)
d89 1
a89 1
  3c:	80 62 00 20 	l       r3,32\(r2\)
d93 7
a99 7
  40:	38 60 00 04 	lil     r3,4
  44:	38 60 ff fc 	lil     r3,-4
  48:	38 60 00 04 	lil     r3,4
  4c:	38 60 ff fc 	lil     r3,-4
  50:	38 60 ff fc 	lil     r3,-4
  54:	38 60 00 04 	lil     r3,4
  58:	80 64 00 04 	l       r3,4\(r4\)
d102 3
a104 3
  5c:	38 60 00 00 	lil     r3,0
  60:	38 60 00 04 	lil     r3,4
  64:	38 62 00 24 	cal     r3,36\(r2\)
d109 2
a110 2
  68:	de ad be ef 	stfdu   f21,-16657\(r13\)
  6c:	ca fe ba be 	lfd     f23,-17730\(r30\)
@


1.1
log
@	* gas/macros/macros.exp: xfail powerpc-*-aix.
	* gas/ppc/astest64.s: New.
	* gas/ppc/astest64.d: New.
	* gas/ppc/astest2_64.s: New.
	* gas/ppc/astest2_64.d: New.
	* gas/ppc/test1elf.asm: New.
	* gas/ppc/test1xcoff.asm: New.
	* gas/ppc/generate.sh: New. Generate new files below from above .asm
	* gas/ppc/test1elf32.s: New.
	* gas/ppc/test1elf32.d: New.
	* gas/ppc/test1elf64.s: New.
	* gas/ppc/test1elf64.d: New.
	* gas/ppc/test1xcoff32.s: New.
	* gas/ppc/test1xcoff32.d: New.
	* gas/ppc/ppc.exp: Run new tests.
	* gas/ppc/simpshft.s: Tweak align now that we get nops.
@
text
@d13 1
a13 1
  0 \.text +00000068  0+0000  0+0000  000000a8  2\*\*3
@

