INFO-FLOW: Workspace /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_16/solution1 opened at Sat Oct 09 14:04:41 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.45 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.75 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.79 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.2 sec.
Command ap_source done; error code: 1; 4.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_16/solution1 opened at Sat Oct 09 14:08:43 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.43 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.68 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.71 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.23 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.76 sec.
Command ap_source done; error code: 1; 3.48 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_16/solution1 opened at Sat Oct 09 14:10:31 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.45 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.75 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.8 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.23 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.05 sec.
Command ap_source done; error code: 1; 4.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_16/solution1 opened at Sat Oct 09 14:15:41 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.18 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.36 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.77 sec.
Command ap_source done; error code: 1; 4.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_16/solution1 opened at Sat Oct 09 14:16:06 IST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 0.97 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.26 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul_tb.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.cpp 
Execute     is_encrypted /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     is_xip /home/sidharth/Documents/BTP/JRC-HLS/DiagMatMulwDD/matmul.h 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.17 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.57 sec.
Command ap_source done; error code: 1; 2.83 sec.
Execute cleanup_all 
