// Seed: 3275297899
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_4;
  wire id_5;
  wire id_6;
  assign module_1.type_2 = 0;
  wire module_0 = id_6;
  generate
    for (id_7 = 1 & 1; 1; id_4 = id_7) begin : LABEL_0
      id_8(
          .id_0(1), .id_1(1'b0), .id_2(id_6), .id_3(id_5)
      );
    end
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4
);
  always id_4 <= #1 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
