{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 15:09:28 2020 " "Info: Processing started: Sun Apr 05 15:09:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCOMP:inst\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 memory SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10 register SCOMP:inst\|AC\[11\] 29.539 ns " "Info: Slack time is 29.539 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10\" and destination register \"SCOMP:inst\|AC\[11\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "47.8 MHz 20.922 ns " "Info: Fmax is 47.8 MHz (period= 20.922 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.761 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 77.642 ns " "Info: + Latch edge is 77.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 37.642 ns " "Info: - Launch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns 37.642 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.066 ns + Largest " "Info: + Largest clock skew is -0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 2.635 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.635 ns SCOMP:inst\|AC\[11\] 3 REG LCFF_X24_Y26_N1 11 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 11; REG Node = 'SCOMP:inst\|AC\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.38 % ) " "Info: Total cell delay = 0.537 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.098 ns ( 79.62 % ) " "Info: Total interconnect delay = 2.098 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.701 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.701 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10 3 MEM M4K_X13_Y25 2 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_mut3.tdf" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/db/altsyncram_mut3.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.47 % ) " "Info: Total cell delay = 0.661 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 75.53 % ) " "Info: Total interconnect delay = 2.040 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_mut3.tdf" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/db/altsyncram_mut3.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.222 ns - Longest memory register " "Info: - Longest memory to register delay is 10.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10 1 MEM M4K_X13_Y25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|ram_block1a6~porta_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_mut3.tdf" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/db/altsyncram_mut3.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|q_a\[6\] 2 MEM M4K_X13_Y25 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y25; Fanout = 5; MEM Node = 'SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_mut3.tdf" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/db/altsyncram_mut3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.275 ns) 5.042 ns SCOMP:inst\|Add1~45 3 COMB LCCOMB_X25_Y26_N24 1 " "Info: 3: + IC(1.774 ns) + CELL(0.275 ns) = 5.042 ns; Loc. = LCCOMB_X25_Y26_N24; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] SCOMP:inst|Add1~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.436 ns) 6.199 ns SCOMP:inst\|Add1~46 4 COMB LCCOMB_X28_Y26_N0 1 " "Info: 4: + IC(0.721 ns) + CELL(0.436 ns) = 6.199 ns; Loc. = LCCOMB_X28_Y26_N0; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { SCOMP:inst|Add1~45 SCOMP:inst|Add1~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.150 ns) 6.585 ns SCOMP:inst\|Add1~47 5 COMB LCCOMB_X28_Y26_N2 2 " "Info: 5: + IC(0.236 ns) + CELL(0.150 ns) = 6.585 ns; Loc. = LCCOMB_X28_Y26_N2; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { SCOMP:inst|Add1~46 SCOMP:inst|Add1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.485 ns) 7.316 ns SCOMP:inst\|Add1~70 6 COMB LCCOMB_X28_Y26_N30 2 " "Info: 6: + IC(0.246 ns) + CELL(0.485 ns) = 7.316 ns; Loc. = LCCOMB_X28_Y26_N30; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { SCOMP:inst|Add1~47 SCOMP:inst|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.387 ns SCOMP:inst\|Add1~72 7 COMB LCCOMB_X28_Y25_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.387 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.458 ns SCOMP:inst\|Add1~74 8 COMB LCCOMB_X28_Y25_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.458 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~72 SCOMP:inst|Add1~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.529 ns SCOMP:inst\|Add1~76 9 COMB LCCOMB_X28_Y25_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.529 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~74 SCOMP:inst|Add1~76 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.600 ns SCOMP:inst\|Add1~78 10 COMB LCCOMB_X28_Y25_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.600 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 2; COMB Node = 'SCOMP:inst\|Add1~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst|Add1~76 SCOMP:inst|Add1~78 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.010 ns SCOMP:inst\|Add1~79 11 COMB LCCOMB_X28_Y25_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.010 ns; Loc. = LCCOMB_X28_Y25_N8; Fanout = 1; COMB Node = 'SCOMP:inst\|Add1~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst|Add1~78 SCOMP:inst|Add1~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.420 ns) 9.433 ns SCOMP:inst\|Selector16~8 12 COMB LCCOMB_X24_Y26_N10 1 " "Info: 12: + IC(1.003 ns) + CELL(0.420 ns) = 9.433 ns; Loc. = LCCOMB_X24_Y26_N10; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector16~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { SCOMP:inst|Add1~79 SCOMP:inst|Selector16~8 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 10.138 ns SCOMP:inst\|Selector16~9 13 COMB LCCOMB_X24_Y26_N0 1 " "Info: 13: + IC(0.267 ns) + CELL(0.438 ns) = 10.138 ns; Loc. = LCCOMB_X24_Y26_N0; Fanout = 1; COMB Node = 'SCOMP:inst\|Selector16~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { SCOMP:inst|Selector16~8 SCOMP:inst|Selector16~9 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.222 ns SCOMP:inst\|AC\[11\] 14 REG LCFF_X24_Y26_N1 11 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 10.222 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 11; REG Node = 'SCOMP:inst\|AC\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|Selector16~9 SCOMP:inst|AC[11] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.975 ns ( 58.45 % ) " "Info: Total cell delay = 5.975 ns ( 58.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.247 ns ( 41.55 % ) " "Info: Total interconnect delay = 4.247 ns ( 41.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.222 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] SCOMP:inst|Add1~45 SCOMP:inst|Add1~46 SCOMP:inst|Add1~47 SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 SCOMP:inst|Add1~74 SCOMP:inst|Add1~76 SCOMP:inst|Add1~78 SCOMP:inst|Add1~79 SCOMP:inst|Selector16~8 SCOMP:inst|Selector16~9 SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.222 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] {} SCOMP:inst|Add1~45 {} SCOMP:inst|Add1~46 {} SCOMP:inst|Add1~47 {} SCOMP:inst|Add1~70 {} SCOMP:inst|Add1~72 {} SCOMP:inst|Add1~74 {} SCOMP:inst|Add1~76 {} SCOMP:inst|Add1~78 {} SCOMP:inst|Add1~79 {} SCOMP:inst|Selector16~8 {} SCOMP:inst|Selector16~9 {} SCOMP:inst|AC[11] {} } { 0.000ns 0.000ns 1.774ns 0.721ns 0.236ns 0.246ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.003ns 0.267ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.436ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[11] {} } { 0.000ns 1.091ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} } { 0.000ns 1.091ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.222 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] SCOMP:inst|Add1~45 SCOMP:inst|Add1~46 SCOMP:inst|Add1~47 SCOMP:inst|Add1~70 SCOMP:inst|Add1~72 SCOMP:inst|Add1~74 SCOMP:inst|Add1~76 SCOMP:inst|Add1~78 SCOMP:inst|Add1~79 SCOMP:inst|Selector16~8 SCOMP:inst|Selector16~9 SCOMP:inst|AC[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.222 ns" { SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 {} SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6] {} SCOMP:inst|Add1~45 {} SCOMP:inst|Add1~46 {} SCOMP:inst|Add1~47 {} SCOMP:inst|Add1~70 {} SCOMP:inst|Add1~72 {} SCOMP:inst|Add1~74 {} SCOMP:inst|Add1~76 {} SCOMP:inst|Add1~78 {} SCOMP:inst|Add1~79 {} SCOMP:inst|Selector16~8 {} SCOMP:inst|Selector16~9 {} SCOMP:inst|AC[11] {} } { 0.000ns 0.000ns 1.774ns 0.721ns 0.236ns 0.246ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.003ns 0.267ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.436ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50 " "Info: No valid register-to-register data paths exist for clock \"clk_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 register SCOMP:inst\|AC\[15\] register SRAM:inst12\|SRAM_ADDR\[15\] -2.678 ns " "Info: Minimum slack time is -2.678 ns for clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst\|AC\[15\]\" and destination register \"SRAM:inst12\|SRAM_ADDR\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.544 ns + Shortest register register " "Info: + Shortest register to register delay is 0.544 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst\|AC\[15\] 1 REG LCFF_X28_Y25_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N23; Fanout = 19; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCOMP:inst|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.149 ns) 0.460 ns SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~2 2 COMB LCCOMB_X28_Y25_N18 1 " "Info: 2: + IC(0.311 ns) + CELL(0.149 ns) = 0.460 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 1; COMB Node = 'SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { SCOMP:inst|AC[15] SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.544 ns SRAM:inst12\|SRAM_ADDR\[15\] 3 REG LCFF_X28_Y25_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.544 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12\|SRAM_ADDR\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.83 % ) " "Info: Total cell delay = 0.233 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.17 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { SCOMP:inst|AC[15] SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { SCOMP:inst|AC[15] {} SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.222 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.222 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst1\|altpll:altpll_component\|_clk0 80.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.206 ns + Smallest " "Info: + Smallest clock skew is 3.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 destination 5.853 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to destination register is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X31_Y25_N3 22 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X31_Y25_N3; Fanout = 22; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.000 ns) 4.305 ns SCOMP:inst\|IO_WRITE_INT~clkctrl 4 COMB CLKCTRL_G11 18 " "Info: 4: + IC(1.407 ns) + CELL(0.000 ns) = 4.305 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'SCOMP:inst\|IO_WRITE_INT~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 5.853 ns SRAM:inst12\|SRAM_ADDR\[15\] 5 REG LCFF_X28_Y25_N19 3 " "Info: 5: + IC(1.011 ns) + CELL(0.537 ns) = 5.853 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12\|SRAM_ADDR\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.62 % ) " "Info: Total cell delay = 1.324 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 77.38 % ) " "Info: Total interconnect delay = 4.529 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns SCOMP:inst\|AC\[15\] 3 REG LCFF_X28_Y25_N23 19 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X28_Y25_N23; Fanout = 19; REG Node = 'SCOMP:inst\|AC\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { SCOMP:inst|AC[15] SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.544 ns" { SCOMP:inst|AC[15] {} SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2 {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[15] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.011ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|AC[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|AC[15] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst1\|altpll:altpll_component\|_clk0 69 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst1\|altpll:altpll_component\|_clk0 along 69 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 SRAM_DQ\[4\] SRAM:inst12\|SRAM_ADDR\[8\] 11.928 ns register " "Info: tco from clock \"clk_50\" to destination pin \"SRAM_DQ\[4\]\" through register \"SRAM:inst12\|SRAM_ADDR\[8\]\" is 11.928 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50 altpll0:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"clk_50\" and output clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 72 32 200 88 "clk_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst1\|altpll:altpll_component\|_clk0 source 5.848 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst1\|altpll:altpll_component\|_clk0\" to source register is 5.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 311 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.787 ns) 2.898 ns SCOMP:inst\|IO_WRITE_INT 3 REG LCFF_X31_Y25_N3 22 " "Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X31_Y25_N3; Fanout = 22; REG Node = 'SCOMP:inst\|IO_WRITE_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.000 ns) 4.305 ns SCOMP:inst\|IO_WRITE_INT~clkctrl 4 COMB CLKCTRL_G11 18 " "Info: 4: + IC(1.407 ns) + CELL(0.000 ns) = 4.305 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'SCOMP:inst\|IO_WRITE_INT~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 5.848 ns SRAM:inst12\|SRAM_ADDR\[8\] 5 REG LCFF_X24_Y25_N19 3 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 5.848 ns; Loc. = LCFF_X24_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12\|SRAM_ADDR\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[8] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.64 % ) " "Info: Total cell delay = 1.324 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.524 ns ( 77.36 % ) " "Info: Total interconnect delay = 4.524 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[8] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.188 ns + Longest register pin " "Info: + Longest register to pin delay is 8.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst12\|SRAM_ADDR\[8\] 1 REG LCFF_X24_Y25_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12\|SRAM_ADDR\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst12|SRAM_ADDR[8] } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SRAM.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.275 ns) 1.405 ns CHIP_EMULATOR:inst4\|Equal0~0 2 COMB LCCOMB_X23_Y25_N10 1 " "Info: 2: + IC(1.130 ns) + CELL(0.275 ns) = 1.405 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { SRAM:inst12|SRAM_ADDR[8] CHIP_EMULATOR:inst4|Equal0~0 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.437 ns) 2.109 ns CHIP_EMULATOR:inst4\|Equal0~3 3 COMB LCCOMB_X23_Y25_N14 5 " "Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 2.109 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 5; COMB Node = 'CHIP_EMULATOR:inst4\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { CHIP_EMULATOR:inst4|Equal0~0 CHIP_EMULATOR:inst4|Equal0~3 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.438 ns) 2.990 ns CHIP_EMULATOR:inst4\|DATA~0 4 COMB LCCOMB_X24_Y25_N8 1 " "Info: 4: + IC(0.443 ns) + CELL(0.438 ns) = 2.990 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4\|DATA~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { CHIP_EMULATOR:inst4|Equal0~3 CHIP_EMULATOR:inst4|DATA~0 } "NODE_NAME" } } { "CHIP_EMULATOR.vhd" "" { Text "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.566 ns) + CELL(2.632 ns) 8.188 ns SRAM_DQ\[4\] 5 PIN PIN_J4 0 " "Info: 5: + IC(2.566 ns) + CELL(2.632 ns) = 8.188 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'SRAM_DQ\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.198 ns" { CHIP_EMULATOR:inst4|DATA~0 SRAM_DQ[4] } "NODE_NAME" } } { "SCOMP_SRAM.bdf" "" { Schematic "C:/Users/dsurv/Documents/GitHub/redcups/SRAM_sim/SCOMP_SRAM.bdf" { { 464 1080 1259 480 "SRAM_DQ\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 46.19 % ) " "Info: Total cell delay = 3.782 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.406 ns ( 53.81 % ) " "Info: Total interconnect delay = 4.406 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.188 ns" { SRAM:inst12|SRAM_ADDR[8] CHIP_EMULATOR:inst4|Equal0~0 CHIP_EMULATOR:inst4|Equal0~3 CHIP_EMULATOR:inst4|DATA~0 SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.188 ns" { SRAM:inst12|SRAM_ADDR[8] {} CHIP_EMULATOR:inst4|Equal0~0 {} CHIP_EMULATOR:inst4|Equal0~3 {} CHIP_EMULATOR:inst4|DATA~0 {} SRAM_DQ[4] {} } { 0.000ns 1.130ns 0.267ns 0.443ns 2.566ns } { 0.000ns 0.275ns 0.437ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.848 ns" { altpll0:inst1|altpll:altpll_component|_clk0 altpll0:inst1|altpll:altpll_component|_clk0~clkctrl SCOMP:inst|IO_WRITE_INT SCOMP:inst|IO_WRITE_INT~clkctrl SRAM:inst12|SRAM_ADDR[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.848 ns" { altpll0:inst1|altpll:altpll_component|_clk0 {} altpll0:inst1|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst|IO_WRITE_INT {} SCOMP:inst|IO_WRITE_INT~clkctrl {} SRAM:inst12|SRAM_ADDR[8] {} } { 0.000ns 1.091ns 1.020ns 1.407ns 1.006ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.188 ns" { SRAM:inst12|SRAM_ADDR[8] CHIP_EMULATOR:inst4|Equal0~0 CHIP_EMULATOR:inst4|Equal0~3 CHIP_EMULATOR:inst4|DATA~0 SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.188 ns" { SRAM:inst12|SRAM_ADDR[8] {} CHIP_EMULATOR:inst4|Equal0~0 {} CHIP_EMULATOR:inst4|Equal0~3 {} CHIP_EMULATOR:inst4|DATA~0 {} SRAM_DQ[4] {} } { 0.000ns 1.130ns 0.267ns 0.443ns 2.566ns } { 0.000ns 0.275ns 0.437ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 15:09:28 2020 " "Info: Processing ended: Sun Apr 05 15:09:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
