{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745676528478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745676528478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 22:08:48 2025 " "Processing started: Sat Apr 26 22:08:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745676528478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745676528478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PSK -c PSK --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PSK -c PSK --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745676528478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745676528551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1745676528551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745676531953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745676531953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/17.PSK/prj/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 _NCO " "Found entity 1: _NCO" {  } { { "../rtl/_NCO.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/_NCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v" { { "Info" "ISGN_ENTITY_NAME" "1 psk_modulator " "Found entity 1: psk_modulator" {  } { { "../rtl/PSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745676531954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst PSK.v(15) " "Verilog HDL Implicit Net warning at PSK.v(15): created implicit net for \"rst\"" {  } { { "../rtl/PSK.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/17.PSK/rtl/PSK.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1745676531954 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "PSK " "Top-level design entity \"PSK\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1745676531976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745676531984 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 26 22:08:51 2025 " "Processing ended: Sat Apr 26 22:08:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745676531984 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745676531984 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745676531984 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745676531984 ""}
