
---------- Begin Simulation Statistics ----------
final_tick                               109720085000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711104                       # Number of bytes of host memory used
host_op_rate                                   331488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   329.24                       # Real time elapsed on the host
host_tick_rate                              333251757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109720                       # Number of seconds simulated
sim_ticks                                109720085000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.097201                       # CPI: cycles per instruction
system.cpu.discardedOps                        431148                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3173910                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.911410                       # IPC: instructions per cycle
system.cpu.numCycles                        109720085                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106546175                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         81818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          101                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       111992                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1787                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659414                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15819000                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88865                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076141                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062883                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835837                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050587                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422681                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134800                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35093219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35093219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35096296                       # number of overall hits
system.cpu.dcache.overall_hits::total        35096296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77264                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77316                       # number of overall misses
system.cpu.dcache.overall_misses::total         77316                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6669193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6669193000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6669193000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6669193000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170483                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170483                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002198                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002198                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86316.952268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86316.952268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86258.898546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86258.898546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50595                       # number of writebacks
system.cpu.dcache.writebacks::total             50595                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20828                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20828                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20828                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        56436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        56436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        56481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        56481                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5220338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5220338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5223221000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5223221000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001605                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001605                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92500.141753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92500.141753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92477.488005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92477.488005                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20884101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20884101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19461                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1163484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1163484000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903562                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000931                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59785.416988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59785.416988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1024135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1024135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000795                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61602.105263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61602.105263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14209118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14209118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5505709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5505709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95249.537221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95249.537221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4196203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4196203000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105403.104670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105403.104670                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3077                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3077                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           52                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016619                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2883000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2883000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014382                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 64066.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 64066.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2034.584488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35323997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             56481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            625.413803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2034.584488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993449                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1722                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35401313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35401313                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125332                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532453                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086687                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27002232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27002232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27002232                       # number of overall hits
system.cpu.icache.overall_hits::total        27002232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          781                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            781                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          781                       # number of overall misses
system.cpu.icache.overall_misses::total           781                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59208000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59208000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59208000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59208000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27003013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27003013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27003013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27003013                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75810.499360                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75810.499360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75810.499360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75810.499360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          781                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57646000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57646000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73810.499360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73810.499360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73810.499360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73810.499360                       # average overall mshr miss latency
system.cpu.icache.replacements                    297                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27002232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27002232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          781                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           781                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59208000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59208000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27003013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27003013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75810.499360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75810.499360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73810.499360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73810.499360                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.041497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27003013                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34574.920615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   483.041497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.236328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27003794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27003794                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 109720085000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11749                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12016                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 267                       # number of overall hits
system.l2.overall_hits::.cpu.data               11749                       # number of overall hits
system.l2.overall_hits::total                   12016                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44732                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             44732                       # number of overall misses
system.l2.overall_misses::total                 45246                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4790791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4840467000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49676000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4790791000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4840467000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            56481                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           56481                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.658131                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.791983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.790158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.658131                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.791983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.790158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96645.914397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107099.861397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106981.103302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96645.914397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107099.861397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106981.103302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36267                       # number of writebacks
system.l2.writebacks::total                     36267                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39396000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3896084000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3935480000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39396000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3896084000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3935480000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.658131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.791965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.658131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.791965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.790140                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76645.914397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87100.310746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86981.544922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76645.914397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87100.310746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86981.544922                       # average overall mshr miss latency
system.l2.replacements                          38165                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50595                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50595                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50595                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              296                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4030630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4030630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106234.153027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106234.153027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3271810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3271810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86234.153027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86234.153027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.658131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.658131                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96645.914397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96645.914397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39396000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39396000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.658131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.658131                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76645.914397                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76645.914397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    760161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    760161000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.407379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.407379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111936.533647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111936.533647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6790                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    624274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    624274000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.407319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.407319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91940.206186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91940.206186                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7999.080536                       # Cycle average of tags in use
system.l2.tags.total_refs                      111695                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.409453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     149.420969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.892060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7825.767507                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.955294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2529                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    270139                       # Number of tag accesses
system.l2.tags.data_accesses                   270139                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     36267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004551418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36267                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45245                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36267                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.266864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.138127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.317191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2030     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.848351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.833100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              234     11.52%     11.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.15%     11.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1631     80.31%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      8.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2895680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2321088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  109718511000                       # Total gap between requests
system.mem_ctrls.avgGap                    1346041.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2861568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2320000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 299817.485558820015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26080621.428610816598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21144715.664410941303                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44731                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        36267                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13026250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1597704000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2468432465500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25342.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35718.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68062769.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2862784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2895680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2321088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2321088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44731                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          45245                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        36267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         36267                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       299817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26091704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26391522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       299817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       299817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21154632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21154632                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21154632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       299817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26091704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47546153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45226                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               36250                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2146                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               762742750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             226130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1610730250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16865.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35615.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20858                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26619                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        33998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   153.373728                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.272038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.159279                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19664     57.84%     57.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9041     26.59%     84.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1870      5.50%     89.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1294      3.81%     93.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          678      1.99%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          332      0.98%     96.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          272      0.80%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          245      0.72%     98.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          602      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        33998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2894464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2320000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.380439                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.144716                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       123543420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        65664885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163248960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      95118840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8660892240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24106312890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21832459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55047240915                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.706145                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  56525785000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3663660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49530640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       119209440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        63357525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      159664680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      94106160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8660892240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23442339840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22391594880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54931164765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.648216                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57982097750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3663660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48074327250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7304                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36267                       # Transaction distribution
system.membus.trans_dist::CleanEvict              306                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7304                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       127063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 127063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5216768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5216768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45245                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           226886000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243653500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        86862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16670                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       167395                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                169254                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        68992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6852864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6921856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38165                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2321088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            95427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139333                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93537     98.02%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1890      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95427                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 109720085000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          213776000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2343000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         169443999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
