# Reading pref.tcl
# do superEncriptador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/dRegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:49 on Nov 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/dRegisterFile.sv 
# -- Compiling module dRegisterFile
# 
# Top level modules:
# 	dRegisterFile
# End time: 01:46:49 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/dPipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:49 on Nov 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/dPipe.sv 
# -- Compiling module dPipe
# 
# Top level modules:
# 	dPipe
# End time: 01:46:49 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/vRegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:49 on Nov 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/vRegisterFile.sv 
# -- Compiling module vRegisterFile
# -- Compiling module vREgTB
# 
# Top level modules:
# 	vREgTB
# End time: 01:46:49 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/superDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:49 on Nov 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/superDecoder.sv 
# -- Compiling module superDecoder
# 
# Top level modules:
# 	superDecoder
# End time: 01:46:49 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/superEncriptador4k {G:/superEncriptador4k/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:49 on Nov 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/superEncriptador4k" G:/superEncriptador4k/decoder.sv 
# -- Compiling module decoder
# -- Compiling module decoderTB
# 
# Top level modules:
# 	decoderTB
# End time: 01:46:49 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
