*
!*.md
!.gitignore
!*.vhd
!*.v
!rtl/scala/project/*
!*.scala
!rtl/scala/build.sbt
!*/
rtl/cpu/*
!rtl/cpu/VexRiscvWrapper.vhd