{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633714142502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633714142502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 08 14:29:02 2021 " "Processing started: Fri Oct 08 14:29:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633714142502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714142502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714142502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633714142942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto1-arquitetura " "Found design unit 1: Projeto1-arquitetura" {  } { { "Projeto1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto1 " "Found entity 1: Projeto1" {  } { { "Projeto1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffertri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffertri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffertri-comportament " "Found design unit 1: buffertri-comportament" {  } { { "buffertri.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/buffertri.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152589 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffertri " "Found entity 1: buffertri" {  } { { "buffertri.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/buffertri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152591 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod3x8-arch " "Found design unit 1: Decod3x8-arch" {  } { { "Decod3x8.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Decod3x8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152593 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod3x8 " "Found entity 1: Decod3x8" {  } { { "Decod3x8.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Decod3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodbinario_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodbinario_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodBinario_7Seg-comportamento " "Found design unit 1: DecodBinario_7Seg-comportamento" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodBinario_7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152595 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodBinario_7Seg " "Found entity 1: DecodBinario_7Seg" {  } { { "DecodBinario_7Seg.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodBinario_7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodinstrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodinstrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodInstrucao-arch " "Found design unit 1: DecodInstrucao-arch" {  } { { "DecodInstrucao.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodInstrucao.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152596 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodInstrucao " "Found entity 1: DecodInstrucao" {  } { { "DecodInstrucao.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/DecodInstrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152597 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152597 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/FlipFlop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152599 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-arch " "Found design unit 1: LogicaDesvio-arch" {  } { { "LogicaDesvio.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/LogicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152600 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/LogicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152602 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152604 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152605 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_PC-comportamento " "Found design unit 1: muxGenerico2x1_PC-comportamento" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1_PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152606 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_PC " "Found entity 1: muxGenerico2x1_PC" {  } { { "muxGenerico2x1_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152608 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_4b-comportamento " "Found design unit 1: registradorGenerico_4b-comportamento" {  } { { "registradorGenerico_4b.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_4b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152609 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_4b " "Found entity 1: registradorGenerico_4b" {  } { { "registradorGenerico_4b.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_Registradores-comportamento " "Found design unit 1: Banco_Registradores-comportamento" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registradores " "Found entity 1: Banco_Registradores" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152612 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152613 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/ULASomaSub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633714152615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto1 " "Elaborating entity \"Projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633714152667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "Projeto1.vhd" "detectorSub0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 117 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto1.vhd" "CPU" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodInstrucao CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO " "Elaborating entity \"DecodInstrucao\" for hierarchy \"CPU:CPU\|DecodInstrucao:DECODIFICADOR_INSTRUCAO\"" {  } { { "CPU.vhd" "DECODIFICADOR_INSTRUCAO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC CPU:CPU\|registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"CPU:CPU\|registradorGenerico_PC:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:SOMADOR " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:SOMADOR\"" {  } { { "CPU.vhd" "SOMADOR" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_Registradores CPU:CPU\|Banco_Registradores:BANCO_REG " "Elaborating entity \"Banco_Registradores\" for hierarchy \"CPU:CPU\|Banco_Registradores:BANCO_REG\"" {  } { { "CPU.vhd" "BANCO_REG" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152695 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg3 Banco_Registradores.vhd(43) " "Inferred latch for \"Habilita_reg3\" at Banco_Registradores.vhd(43)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg2 Banco_Registradores.vhd(42) " "Inferred latch for \"Habilita_reg2\" at Banco_Registradores.vhd(42)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg1 Banco_Registradores.vhd(41) " "Inferred latch for \"Habilita_reg1\" at Banco_Registradores.vhd(41)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Habilita_reg0 Banco_Registradores.vhd(40) " "Inferred latch for \"Habilita_reg0\" at Banco_Registradores.vhd(40)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[0\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[0\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[1\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[1\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[2\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[2\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[3\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[3\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[4\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[4\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[5\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[5\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[6\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[6\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg3\[7\] Banco_Registradores.vhd(38) " "Inferred latch for \"Entrada_reg3\[7\]\" at Banco_Registradores.vhd(38)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[0\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[0\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[1\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[1\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152696 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[2\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[2\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[3\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[3\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[4\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[4\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[5\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[5\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[6\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[6\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg2\[7\] Banco_Registradores.vhd(37) " "Inferred latch for \"Entrada_reg2\[7\]\" at Banco_Registradores.vhd(37)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[0\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[0\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[1\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[1\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[2\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[2\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[3\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[3\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[4\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[4\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[5\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[5\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[6\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[6\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg1\[7\] Banco_Registradores.vhd(36) " "Inferred latch for \"Entrada_reg1\[7\]\" at Banco_Registradores.vhd(36)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[0\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[0\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[1\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[1\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[2\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[2\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[3\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[3\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[4\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[4\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[5\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[5\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[6\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[6\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Entrada_reg0\[7\] Banco_Registradores.vhd(35) " "Inferred latch for \"Entrada_reg0\[7\]\" at Banco_Registradores.vhd(35)" {  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714152697 "|Projeto1|CPU:CPU|Banco_Registradores:BANCO_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|Banco_Registradores:BANCO_REG\|registradorGenerico:REG_0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|Banco_Registradores:BANCO_REG\|registradorGenerico:REG_0\"" {  } { { "Banco_Registradores.vhd" "REG_0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FLAG " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO " "Elaborating entity \"LogicaDesvio\" for hierarchy \"CPU:CPU\|LogicaDesvio:LOGICA_DE_DESVIO\"" {  } { { "CPU.vhd" "LOGICA_DE_DESVIO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_PC CPU:CPU\|muxGenerico2x1_PC:MUX2 " "Elaborating entity \"muxGenerico2x1_PC\" for hierarchy \"CPU:CPU\|muxGenerico2x1_PC:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:MEMORIA_INTRUCAO " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:MEMORIA_INTRUCAO\"" {  } { { "Projeto1.vhd" "MEMORIA_INTRUCAO" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MEMORIA_DADOS " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MEMORIA_DADOS\"" {  } { { "Projeto1.vhd" "MEMORIA_DADOS" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod3x8 Decod3x8:DECODIFICADOR_3X8_6a8 " "Elaborating entity \"Decod3x8\" for hierarchy \"Decod3x8:DECODIFICADOR_3X8_6a8\"" {  } { { "Projeto1.vhd" "DECODIFICADOR_3X8_6a8" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_4b registradorGenerico_4b:REG_HEX0 " "Elaborating entity \"registradorGenerico_4b\" for hierarchy \"registradorGenerico_4b:REG_HEX0\"" {  } { { "Projeto1.vhd" "REG_HEX0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodBinario_7Seg DecodBinario_7Seg:DECOD_HEX0 " "Elaborating entity \"DecodBinario_7Seg\" for hierarchy \"DecodBinario_7Seg:DECOD_HEX0\"" {  } { { "Projeto1.vhd" "DECOD_HEX0" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffertri buffertri:FPGA_R " "Elaborating entity \"buffertri\" for hierarchy \"buffertri:FPGA_R\"" {  } { { "Projeto1.vhd" "FPGA_R" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Projeto1.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714152720 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:MEMORIA_DADOS\|ram " "RAM logic \"memoriaRAM:MEMORIA_DADOS\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1633714153023 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633714153023 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[7\]\" " "Converted tri-state node \"Saida_Dados\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[6\]\" " "Converted tri-state node \"Saida_Dados\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[5\]\" " "Converted tri-state node \"Saida_Dados\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[4\]\" " "Converted tri-state node \"Saida_Dados\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[3\]\" " "Converted tri-state node \"Saida_Dados\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[2\]\" " "Converted tri-state node \"Saida_Dados\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[1\]\" " "Converted tri-state node \"Saida_Dados\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Saida_Dados\[0\]\" " "Converted tri-state node \"Saida_Dados\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1633714153027 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1633714153027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg0 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg1 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg2 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[0\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg3 " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Habilita_reg3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153559 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[1\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[2\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153560 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[3\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[4\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[5\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153561 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[6\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[7\] " "Latch CPU:CPU\|Banco_Registradores:BANCO_REG\|Entrada_reg3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\] " "Ports D and ENA on the latch are fed by the same signal CPU:CPU\|registradorGenerico_PC:PC\|DOUT\[7\]" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/registradorGenerico_PC.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633714153562 ""}  } { { "Banco_Registradores.vhd" "" { Text "C:/DesComp/DesignComp-Projeto1/Projeto1/Banco_Registradores.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633714153562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633714154051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633714155830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633714155830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1237 " "Implemented 1237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633714156011 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633714156011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1152 " "Implemented 1152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633714156011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633714156011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633714156036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 08 14:29:16 2021 " "Processing ended: Fri Oct 08 14:29:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633714156036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633714156036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633714156036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633714156036 ""}
