
HC-05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000055c4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004055c4  004055c4  000155c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000087c  20400000  004055cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000dc  2040087c  00405e48  0002087c  2**2
                  ALLOC
  4 .stack        00002000  20400958  00405f24  0002087c  2**0
                  ALLOC
  5 .heap         00000200  20402958  00407f24  0002087c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002087c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208aa  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ae80  00000000  00000000  00020903  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001922  00000000  00000000  0002b783  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000669e  00000000  00000000  0002d0a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b18  00000000  00000000  00033743  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000aa0  00000000  00000000  0003425b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e4ce  00000000  00000000  00034cfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ad98  00000000  00000000  000531c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b0c8  00000000  00000000  0005df61  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003be4  00000000  00000000  000e902c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402958 	.word	0x20402958
  400004:	00401765 	.word	0x00401765
  400008:	00401815 	.word	0x00401815
  40000c:	00401815 	.word	0x00401815
  400010:	00401815 	.word	0x00401815
  400014:	00401815 	.word	0x00401815
  400018:	00401815 	.word	0x00401815
	...
  40002c:	00401815 	.word	0x00401815
  400030:	00401815 	.word	0x00401815
  400034:	00000000 	.word	0x00000000
  400038:	00401815 	.word	0x00401815
  40003c:	00401815 	.word	0x00401815
  400040:	00401815 	.word	0x00401815
  400044:	00401815 	.word	0x00401815
  400048:	00401815 	.word	0x00401815
  40004c:	00401815 	.word	0x00401815
  400050:	00401815 	.word	0x00401815
  400054:	00401815 	.word	0x00401815
  400058:	00401815 	.word	0x00401815
  40005c:	00401815 	.word	0x00401815
  400060:	00401815 	.word	0x00401815
  400064:	00000000 	.word	0x00000000
  400068:	00400fcd 	.word	0x00400fcd
  40006c:	00400fe5 	.word	0x00400fe5
  400070:	00400ffd 	.word	0x00400ffd
  400074:	00401815 	.word	0x00401815
  400078:	00401815 	.word	0x00401815
  40007c:	00401815 	.word	0x00401815
  400080:	00401015 	.word	0x00401015
  400084:	0040102d 	.word	0x0040102d
  400088:	00401815 	.word	0x00401815
  40008c:	00401815 	.word	0x00401815
  400090:	00401815 	.word	0x00401815
  400094:	00401815 	.word	0x00401815
  400098:	00401815 	.word	0x00401815
  40009c:	00401815 	.word	0x00401815
  4000a0:	00401815 	.word	0x00401815
  4000a4:	00401815 	.word	0x00401815
  4000a8:	00401815 	.word	0x00401815
  4000ac:	00401815 	.word	0x00401815
  4000b0:	00401815 	.word	0x00401815
  4000b4:	00401815 	.word	0x00401815
  4000b8:	00401815 	.word	0x00401815
  4000bc:	00401815 	.word	0x00401815
  4000c0:	00401815 	.word	0x00401815
  4000c4:	00401815 	.word	0x00401815
  4000c8:	00401815 	.word	0x00401815
  4000cc:	00401815 	.word	0x00401815
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00401815 	.word	0x00401815
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00401815 	.word	0x00401815
  4000e0:	00401815 	.word	0x00401815
  4000e4:	00401815 	.word	0x00401815
  4000e8:	00401815 	.word	0x00401815
  4000ec:	00401815 	.word	0x00401815
  4000f0:	00401815 	.word	0x00401815
  4000f4:	00401815 	.word	0x00401815
  4000f8:	00401815 	.word	0x00401815
  4000fc:	00401815 	.word	0x00401815
  400100:	00401815 	.word	0x00401815
  400104:	00401815 	.word	0x00401815
  400108:	00401815 	.word	0x00401815
  40010c:	00401815 	.word	0x00401815
  400110:	00401815 	.word	0x00401815
	...
  400120:	00401815 	.word	0x00401815
  400124:	00401815 	.word	0x00401815
  400128:	00401815 	.word	0x00401815
  40012c:	00401815 	.word	0x00401815
  400130:	00401815 	.word	0x00401815
  400134:	00000000 	.word	0x00000000
  400138:	00401815 	.word	0x00401815
  40013c:	00401815 	.word	0x00401815

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040087c 	.word	0x2040087c
  40015c:	00000000 	.word	0x00000000
  400160:	004055cc 	.word	0x004055cc

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400880 	.word	0x20400880
  400190:	004055cc 	.word	0x004055cc
  400194:	004055cc 	.word	0x004055cc
  400198:	00000000 	.word	0x00000000

0040019c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40019c:	b580      	push	{r7, lr}
  40019e:	b082      	sub	sp, #8
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d831      	bhi.n	40020e <osc_enable+0x72>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_enable+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	0040020d 	.word	0x0040020d
  4001b4:	004001d1 	.word	0x004001d1
  4001b8:	004001d9 	.word	0x004001d9
  4001bc:	004001e1 	.word	0x004001e1
  4001c0:	004001e9 	.word	0x004001e9
  4001c4:	004001f1 	.word	0x004001f1
  4001c8:	004001f9 	.word	0x004001f9
  4001cc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001d0:	2000      	movs	r0, #0
  4001d2:	4b11      	ldr	r3, [pc, #68]	; (400218 <osc_enable+0x7c>)
  4001d4:	4798      	blx	r3
		break;
  4001d6:	e01a      	b.n	40020e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001d8:	2001      	movs	r0, #1
  4001da:	4b0f      	ldr	r3, [pc, #60]	; (400218 <osc_enable+0x7c>)
  4001dc:	4798      	blx	r3
		break;
  4001de:	e016      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b0e      	ldr	r3, [pc, #56]	; (40021c <osc_enable+0x80>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e012      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001e8:	2010      	movs	r0, #16
  4001ea:	4b0c      	ldr	r3, [pc, #48]	; (40021c <osc_enable+0x80>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e00e      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4001f0:	2020      	movs	r0, #32
  4001f2:	4b0a      	ldr	r3, [pc, #40]	; (40021c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e00a      	b.n	40020e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001f8:	213e      	movs	r1, #62	; 0x3e
  4001fa:	2000      	movs	r0, #0
  4001fc:	4b08      	ldr	r3, [pc, #32]	; (400220 <osc_enable+0x84>)
  4001fe:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400200:	e005      	b.n	40020e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400202:	213e      	movs	r1, #62	; 0x3e
  400204:	2001      	movs	r0, #1
  400206:	4b06      	ldr	r3, [pc, #24]	; (400220 <osc_enable+0x84>)
  400208:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40020a:	e000      	b.n	40020e <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  40020c:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  40020e:	bf00      	nop
  400210:	3708      	adds	r7, #8
  400212:	46bd      	mov	sp, r7
  400214:	bd80      	pop	{r7, pc}
  400216:	bf00      	nop
  400218:	00401145 	.word	0x00401145
  40021c:	004011b1 	.word	0x004011b1
  400220:	00401221 	.word	0x00401221

00400224 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400224:	b580      	push	{r7, lr}
  400226:	b082      	sub	sp, #8
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	2b07      	cmp	r3, #7
  400230:	d826      	bhi.n	400280 <osc_is_ready+0x5c>
  400232:	a201      	add	r2, pc, #4	; (adr r2, 400238 <osc_is_ready+0x14>)
  400234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400238:	00400259 	.word	0x00400259
  40023c:	0040025d 	.word	0x0040025d
  400240:	0040025d 	.word	0x0040025d
  400244:	0040026f 	.word	0x0040026f
  400248:	0040026f 	.word	0x0040026f
  40024c:	0040026f 	.word	0x0040026f
  400250:	0040026f 	.word	0x0040026f
  400254:	0040026f 	.word	0x0040026f
	case OSC_SLCK_32K_RC:
		return 1;
  400258:	2301      	movs	r3, #1
  40025a:	e012      	b.n	400282 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40025c:	4b0b      	ldr	r3, [pc, #44]	; (40028c <osc_is_ready+0x68>)
  40025e:	4798      	blx	r3
  400260:	4603      	mov	r3, r0
  400262:	2b00      	cmp	r3, #0
  400264:	bf14      	ite	ne
  400266:	2301      	movne	r3, #1
  400268:	2300      	moveq	r3, #0
  40026a:	b2db      	uxtb	r3, r3
  40026c:	e009      	b.n	400282 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40026e:	4b08      	ldr	r3, [pc, #32]	; (400290 <osc_is_ready+0x6c>)
  400270:	4798      	blx	r3
  400272:	4603      	mov	r3, r0
  400274:	2b00      	cmp	r3, #0
  400276:	bf14      	ite	ne
  400278:	2301      	movne	r3, #1
  40027a:	2300      	moveq	r3, #0
  40027c:	b2db      	uxtb	r3, r3
  40027e:	e000      	b.n	400282 <osc_is_ready+0x5e>
	}

	return 0;
  400280:	2300      	movs	r3, #0
}
  400282:	4618      	mov	r0, r3
  400284:	3708      	adds	r7, #8
  400286:	46bd      	mov	sp, r7
  400288:	bd80      	pop	{r7, pc}
  40028a:	bf00      	nop
  40028c:	0040117d 	.word	0x0040117d
  400290:	00401299 	.word	0x00401299

00400294 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400294:	b480      	push	{r7}
  400296:	b083      	sub	sp, #12
  400298:	af00      	add	r7, sp, #0
  40029a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2b07      	cmp	r3, #7
  4002a0:	d825      	bhi.n	4002ee <osc_get_rate+0x5a>
  4002a2:	a201      	add	r2, pc, #4	; (adr r2, 4002a8 <osc_get_rate+0x14>)
  4002a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002a8:	004002c9 	.word	0x004002c9
  4002ac:	004002cf 	.word	0x004002cf
  4002b0:	004002d5 	.word	0x004002d5
  4002b4:	004002db 	.word	0x004002db
  4002b8:	004002df 	.word	0x004002df
  4002bc:	004002e3 	.word	0x004002e3
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002cc:	e010      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d2:	e00d      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002d8:	e00a      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002da:	4b08      	ldr	r3, [pc, #32]	; (4002fc <osc_get_rate+0x68>)
  4002dc:	e008      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002de:	4b08      	ldr	r3, [pc, #32]	; (400300 <osc_get_rate+0x6c>)
  4002e0:	e006      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002e2:	4b08      	ldr	r3, [pc, #32]	; (400304 <osc_get_rate+0x70>)
  4002e4:	e004      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x70>)
  4002e8:	e002      	b.n	4002f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002ea:	4b06      	ldr	r3, [pc, #24]	; (400304 <osc_get_rate+0x70>)
  4002ec:	e000      	b.n	4002f0 <osc_get_rate+0x5c>
	}

	return 0;
  4002ee:	2300      	movs	r3, #0
}
  4002f0:	4618      	mov	r0, r3
  4002f2:	370c      	adds	r7, #12
  4002f4:	46bd      	mov	sp, r7
  4002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002fa:	4770      	bx	lr
  4002fc:	003d0900 	.word	0x003d0900
  400300:	007a1200 	.word	0x007a1200
  400304:	00b71b00 	.word	0x00b71b00

00400308 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400308:	b580      	push	{r7, lr}
  40030a:	b082      	sub	sp, #8
  40030c:	af00      	add	r7, sp, #0
  40030e:	4603      	mov	r3, r0
  400310:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400312:	bf00      	nop
  400314:	79fb      	ldrb	r3, [r7, #7]
  400316:	4618      	mov	r0, r3
  400318:	4b05      	ldr	r3, [pc, #20]	; (400330 <osc_wait_ready+0x28>)
  40031a:	4798      	blx	r3
  40031c:	4603      	mov	r3, r0
  40031e:	f083 0301 	eor.w	r3, r3, #1
  400322:	b2db      	uxtb	r3, r3
  400324:	2b00      	cmp	r3, #0
  400326:	d1f5      	bne.n	400314 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400328:	bf00      	nop
  40032a:	3708      	adds	r7, #8
  40032c:	46bd      	mov	sp, r7
  40032e:	bd80      	pop	{r7, pc}
  400330:	00400225 	.word	0x00400225

00400334 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400334:	b580      	push	{r7, lr}
  400336:	b086      	sub	sp, #24
  400338:	af00      	add	r7, sp, #0
  40033a:	60f8      	str	r0, [r7, #12]
  40033c:	607a      	str	r2, [r7, #4]
  40033e:	603b      	str	r3, [r7, #0]
  400340:	460b      	mov	r3, r1
  400342:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	2b00      	cmp	r3, #0
  400348:	d107      	bne.n	40035a <pll_config_init+0x26>
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	2b00      	cmp	r3, #0
  40034e:	d104      	bne.n	40035a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400350:	68fb      	ldr	r3, [r7, #12]
  400352:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400356:	601a      	str	r2, [r3, #0]
  400358:	e019      	b.n	40038e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40035a:	7afb      	ldrb	r3, [r7, #11]
  40035c:	4618      	mov	r0, r3
  40035e:	4b0e      	ldr	r3, [pc, #56]	; (400398 <pll_config_init+0x64>)
  400360:	4798      	blx	r3
  400362:	4602      	mov	r2, r0
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	fbb2 f3f3 	udiv	r3, r2, r3
  40036a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40036c:	697b      	ldr	r3, [r7, #20]
  40036e:	683a      	ldr	r2, [r7, #0]
  400370:	fb02 f303 	mul.w	r3, r2, r3
  400374:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400376:	683b      	ldr	r3, [r7, #0]
  400378:	3b01      	subs	r3, #1
  40037a:	041a      	lsls	r2, r3, #16
  40037c:	4b07      	ldr	r3, [pc, #28]	; (40039c <pll_config_init+0x68>)
  40037e:	4013      	ands	r3, r2
  400380:	687a      	ldr	r2, [r7, #4]
  400382:	b2d2      	uxtb	r2, r2
  400384:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400386:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  40038e:	bf00      	nop
  400390:	3718      	adds	r7, #24
  400392:	46bd      	mov	sp, r7
  400394:	bd80      	pop	{r7, pc}
  400396:	bf00      	nop
  400398:	00400295 	.word	0x00400295
  40039c:	07ff0000 	.word	0x07ff0000

004003a0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003a0:	b580      	push	{r7, lr}
  4003a2:	b082      	sub	sp, #8
  4003a4:	af00      	add	r7, sp, #0
  4003a6:	6078      	str	r0, [r7, #4]
  4003a8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003aa:	683b      	ldr	r3, [r7, #0]
  4003ac:	2b00      	cmp	r3, #0
  4003ae:	d108      	bne.n	4003c2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003b0:	4b09      	ldr	r3, [pc, #36]	; (4003d8 <pll_enable+0x38>)
  4003b2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003b4:	4a09      	ldr	r2, [pc, #36]	; (4003dc <pll_enable+0x3c>)
  4003b6:	687b      	ldr	r3, [r7, #4]
  4003b8:	681b      	ldr	r3, [r3, #0]
  4003ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003be:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003c0:	e005      	b.n	4003ce <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003c2:	4a06      	ldr	r2, [pc, #24]	; (4003dc <pll_enable+0x3c>)
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	681b      	ldr	r3, [r3, #0]
  4003c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003cc:	61d3      	str	r3, [r2, #28]
	}
}
  4003ce:	bf00      	nop
  4003d0:	3708      	adds	r7, #8
  4003d2:	46bd      	mov	sp, r7
  4003d4:	bd80      	pop	{r7, pc}
  4003d6:	bf00      	nop
  4003d8:	004012b5 	.word	0x004012b5
  4003dc:	400e0600 	.word	0x400e0600

004003e0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e0:	b580      	push	{r7, lr}
  4003e2:	b082      	sub	sp, #8
  4003e4:	af00      	add	r7, sp, #0
  4003e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e8:	687b      	ldr	r3, [r7, #4]
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d103      	bne.n	4003f6 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003ee:	4b05      	ldr	r3, [pc, #20]	; (400404 <pll_is_locked+0x24>)
  4003f0:	4798      	blx	r3
  4003f2:	4603      	mov	r3, r0
  4003f4:	e002      	b.n	4003fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <pll_is_locked+0x28>)
  4003f8:	4798      	blx	r3
  4003fa:	4603      	mov	r3, r0
	}
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	3708      	adds	r7, #8
  400400:	46bd      	mov	sp, r7
  400402:	bd80      	pop	{r7, pc}
  400404:	004012d1 	.word	0x004012d1
  400408:	004012ed 	.word	0x004012ed

0040040c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	b082      	sub	sp, #8
  400410:	af00      	add	r7, sp, #0
  400412:	4603      	mov	r3, r0
  400414:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400416:	79fb      	ldrb	r3, [r7, #7]
  400418:	3b03      	subs	r3, #3
  40041a:	2b04      	cmp	r3, #4
  40041c:	d808      	bhi.n	400430 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40041e:	79fb      	ldrb	r3, [r7, #7]
  400420:	4618      	mov	r0, r3
  400422:	4b06      	ldr	r3, [pc, #24]	; (40043c <pll_enable_source+0x30>)
  400424:	4798      	blx	r3
		osc_wait_ready(e_src);
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	4618      	mov	r0, r3
  40042a:	4b05      	ldr	r3, [pc, #20]	; (400440 <pll_enable_source+0x34>)
  40042c:	4798      	blx	r3
		break;
  40042e:	e000      	b.n	400432 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400430:	bf00      	nop
	}
}
  400432:	bf00      	nop
  400434:	3708      	adds	r7, #8
  400436:	46bd      	mov	sp, r7
  400438:	bd80      	pop	{r7, pc}
  40043a:	bf00      	nop
  40043c:	0040019d 	.word	0x0040019d
  400440:	00400309 	.word	0x00400309

00400444 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40044c:	bf00      	nop
  40044e:	6878      	ldr	r0, [r7, #4]
  400450:	4b04      	ldr	r3, [pc, #16]	; (400464 <pll_wait_for_lock+0x20>)
  400452:	4798      	blx	r3
  400454:	4603      	mov	r3, r0
  400456:	2b00      	cmp	r3, #0
  400458:	d0f9      	beq.n	40044e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40045a:	2300      	movs	r3, #0
}
  40045c:	4618      	mov	r0, r3
  40045e:	3708      	adds	r7, #8
  400460:	46bd      	mov	sp, r7
  400462:	bd80      	pop	{r7, pc}
  400464:	004003e1 	.word	0x004003e1

00400468 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400468:	b580      	push	{r7, lr}
  40046a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40046c:	2006      	movs	r0, #6
  40046e:	4b05      	ldr	r3, [pc, #20]	; (400484 <sysclk_get_main_hz+0x1c>)
  400470:	4798      	blx	r3
  400472:	4602      	mov	r2, r0
  400474:	4613      	mov	r3, r2
  400476:	009b      	lsls	r3, r3, #2
  400478:	4413      	add	r3, r2
  40047a:	009a      	lsls	r2, r3, #2
  40047c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40047e:	4618      	mov	r0, r3
  400480:	bd80      	pop	{r7, pc}
  400482:	bf00      	nop
  400484:	00400295 	.word	0x00400295

00400488 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400488:	b580      	push	{r7, lr}
  40048a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40048c:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_get_cpu_hz+0x10>)
  40048e:	4798      	blx	r3
  400490:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400492:	4618      	mov	r0, r3
  400494:	bd80      	pop	{r7, pc}
  400496:	bf00      	nop
  400498:	00400469 	.word	0x00400469

0040049c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40049c:	b590      	push	{r4, r7, lr}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a2:	4813      	ldr	r0, [pc, #76]	; (4004f0 <sysclk_init+0x54>)
  4004a4:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x58>)
  4004a6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004a8:	2006      	movs	r0, #6
  4004aa:	4b13      	ldr	r3, [pc, #76]	; (4004f8 <sysclk_init+0x5c>)
  4004ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004ae:	1d38      	adds	r0, r7, #4
  4004b0:	2319      	movs	r3, #25
  4004b2:	2201      	movs	r2, #1
  4004b4:	2106      	movs	r1, #6
  4004b6:	4c11      	ldr	r4, [pc, #68]	; (4004fc <sysclk_init+0x60>)
  4004b8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ba:	1d3b      	adds	r3, r7, #4
  4004bc:	2100      	movs	r1, #0
  4004be:	4618      	mov	r0, r3
  4004c0:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x64>)
  4004c2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c4:	2000      	movs	r0, #0
  4004c6:	4b0f      	ldr	r3, [pc, #60]	; (400504 <sysclk_init+0x68>)
  4004c8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004ca:	2002      	movs	r0, #2
  4004cc:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x6c>)
  4004ce:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d0:	2000      	movs	r0, #0
  4004d2:	4b0e      	ldr	r3, [pc, #56]	; (40050c <sysclk_init+0x70>)
  4004d4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d6:	4b0e      	ldr	r3, [pc, #56]	; (400510 <sysclk_init+0x74>)
  4004d8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004da:	4b0e      	ldr	r3, [pc, #56]	; (400514 <sysclk_init+0x78>)
  4004dc:	4798      	blx	r3
  4004de:	4603      	mov	r3, r0
  4004e0:	4618      	mov	r0, r3
  4004e2:	4b04      	ldr	r3, [pc, #16]	; (4004f4 <sysclk_init+0x58>)
  4004e4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e6:	bf00      	nop
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bd90      	pop	{r4, r7, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401989 	.word	0x00401989
  4004f8:	0040040d 	.word	0x0040040d
  4004fc:	00400335 	.word	0x00400335
  400500:	004003a1 	.word	0x004003a1
  400504:	00400445 	.word	0x00400445
  400508:	00401045 	.word	0x00401045
  40050c:	004010c1 	.word	0x004010c1
  400510:	0040181d 	.word	0x0040181d
  400514:	00400489 	.word	0x00400489

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b580      	push	{r7, lr}
  40051a:	b086      	sub	sp, #24
  40051c:	af00      	add	r7, sp, #0
  40051e:	60f8      	str	r0, [r7, #12]
  400520:	60b9      	str	r1, [r7, #8]
  400522:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400524:	2300      	movs	r3, #0
  400526:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	2b00      	cmp	r3, #0
  40052c:	d012      	beq.n	400554 <_read+0x3c>
		return -1;
  40052e:	f04f 33ff 	mov.w	r3, #4294967295
  400532:	e013      	b.n	40055c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400534:	4b0b      	ldr	r3, [pc, #44]	; (400564 <_read+0x4c>)
  400536:	681b      	ldr	r3, [r3, #0]
  400538:	4a0b      	ldr	r2, [pc, #44]	; (400568 <_read+0x50>)
  40053a:	6812      	ldr	r2, [r2, #0]
  40053c:	68b9      	ldr	r1, [r7, #8]
  40053e:	4610      	mov	r0, r2
  400540:	4798      	blx	r3
		ptr++;
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	3301      	adds	r3, #1
  400546:	60bb      	str	r3, [r7, #8]
		nChars++;
  400548:	697b      	ldr	r3, [r7, #20]
  40054a:	3301      	adds	r3, #1
  40054c:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	3b01      	subs	r3, #1
  400552:	607b      	str	r3, [r7, #4]
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	2b00      	cmp	r3, #0
  400558:	dcec      	bgt.n	400534 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  40055a:	697b      	ldr	r3, [r7, #20]
}
  40055c:	4618      	mov	r0, r3
  40055e:	3718      	adds	r7, #24
  400560:	46bd      	mov	sp, r7
  400562:	bd80      	pop	{r7, pc}
  400564:	20400948 	.word	0x20400948
  400568:	20400950 	.word	0x20400950

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	b086      	sub	sp, #24
  400570:	af00      	add	r7, sp, #0
  400572:	60f8      	str	r0, [r7, #12]
  400574:	60b9      	str	r1, [r7, #8]
  400576:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400578:	2300      	movs	r3, #0
  40057a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	2b01      	cmp	r3, #1
  400580:	d01e      	beq.n	4005c0 <_write+0x54>
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	2b02      	cmp	r3, #2
  400586:	d01b      	beq.n	4005c0 <_write+0x54>
  400588:	68fb      	ldr	r3, [r7, #12]
  40058a:	2b03      	cmp	r3, #3
  40058c:	d018      	beq.n	4005c0 <_write+0x54>
		return -1;
  40058e:	f04f 33ff 	mov.w	r3, #4294967295
  400592:	e019      	b.n	4005c8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400594:	4b0e      	ldr	r3, [pc, #56]	; (4005d0 <_write+0x64>)
  400596:	681a      	ldr	r2, [r3, #0]
  400598:	4b0e      	ldr	r3, [pc, #56]	; (4005d4 <_write+0x68>)
  40059a:	6818      	ldr	r0, [r3, #0]
  40059c:	68bb      	ldr	r3, [r7, #8]
  40059e:	1c59      	adds	r1, r3, #1
  4005a0:	60b9      	str	r1, [r7, #8]
  4005a2:	781b      	ldrb	r3, [r3, #0]
  4005a4:	4619      	mov	r1, r3
  4005a6:	4790      	blx	r2
  4005a8:	4603      	mov	r3, r0
  4005aa:	2b00      	cmp	r3, #0
  4005ac:	da02      	bge.n	4005b4 <_write+0x48>
			return -1;
  4005ae:	f04f 33ff 	mov.w	r3, #4294967295
  4005b2:	e009      	b.n	4005c8 <_write+0x5c>
		}
		++nChars;
  4005b4:	697b      	ldr	r3, [r7, #20]
  4005b6:	3301      	adds	r3, #1
  4005b8:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	687b      	ldr	r3, [r7, #4]
  4005bc:	3b01      	subs	r3, #1
  4005be:	607b      	str	r3, [r7, #4]
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d1e6      	bne.n	400594 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4005c6:	697b      	ldr	r3, [r7, #20]
}
  4005c8:	4618      	mov	r0, r3
  4005ca:	3718      	adds	r7, #24
  4005cc:	46bd      	mov	sp, r7
  4005ce:	bd80      	pop	{r7, pc}
  4005d0:	2040094c 	.word	0x2040094c
  4005d4:	20400950 	.word	0x20400950

004005d8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4005d8:	b480      	push	{r7}
  4005da:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005dc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005e0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005e4:	4b09      	ldr	r3, [pc, #36]	; (40060c <SCB_EnableICache+0x34>)
  4005e6:	2200      	movs	r2, #0
  4005e8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005ec:	4a07      	ldr	r2, [pc, #28]	; (40060c <SCB_EnableICache+0x34>)
  4005ee:	4b07      	ldr	r3, [pc, #28]	; (40060c <SCB_EnableICache+0x34>)
  4005f0:	695b      	ldr	r3, [r3, #20]
  4005f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4005f6:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005f8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005fc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400600:	bf00      	nop
  400602:	46bd      	mov	sp, r7
  400604:	f85d 7b04 	ldr.w	r7, [sp], #4
  400608:	4770      	bx	lr
  40060a:	bf00      	nop
  40060c:	e000ed00 	.word	0xe000ed00

00400610 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400610:	b480      	push	{r7}
  400612:	b08b      	sub	sp, #44	; 0x2c
  400614:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400616:	4b26      	ldr	r3, [pc, #152]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400618:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40061c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40061e:	69fb      	ldr	r3, [r7, #28]
  400620:	0b5b      	lsrs	r3, r3, #13
  400622:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400626:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400628:	69fb      	ldr	r3, [r7, #28]
  40062a:	f003 0307 	and.w	r3, r3, #7
  40062e:	3304      	adds	r3, #4
  400630:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400632:	69fb      	ldr	r3, [r7, #28]
  400634:	08db      	lsrs	r3, r3, #3
  400636:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40063a:	617b      	str	r3, [r7, #20]
  40063c:	697b      	ldr	r3, [r7, #20]
  40063e:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	fab3 f383 	clz	r3, r3
  400646:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400648:	687b      	ldr	r3, [r7, #4]
  40064a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40064c:	f003 031f 	and.w	r3, r3, #31
  400650:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400652:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400656:	697b      	ldr	r3, [r7, #20]
  400658:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40065a:	6a3a      	ldr	r2, [r7, #32]
  40065c:	693b      	ldr	r3, [r7, #16]
  40065e:	fa02 f303 	lsl.w	r3, r2, r3
  400662:	4619      	mov	r1, r3
  400664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400666:	69bb      	ldr	r3, [r7, #24]
  400668:	fa02 f303 	lsl.w	r3, r2, r3
  40066c:	430b      	orrs	r3, r1
  40066e:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  400670:	4a0f      	ldr	r2, [pc, #60]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400672:	68bb      	ldr	r3, [r7, #8]
  400674:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400678:	6a3b      	ldr	r3, [r7, #32]
  40067a:	1e5a      	subs	r2, r3, #1
  40067c:	623a      	str	r2, [r7, #32]
  40067e:	2b00      	cmp	r3, #0
  400680:	d1eb      	bne.n	40065a <SCB_EnableDCache+0x4a>
        } while(sets--);
  400682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400684:	1e5a      	subs	r2, r3, #1
  400686:	627a      	str	r2, [r7, #36]	; 0x24
  400688:	2b00      	cmp	r3, #0
  40068a:	d1e4      	bne.n	400656 <SCB_EnableDCache+0x46>
  40068c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400690:	4a07      	ldr	r2, [pc, #28]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400692:	4b07      	ldr	r3, [pc, #28]	; (4006b0 <SCB_EnableDCache+0xa0>)
  400694:	695b      	ldr	r3, [r3, #20]
  400696:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40069a:	6153      	str	r3, [r2, #20]
  40069c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4006a0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4006a4:	bf00      	nop
  4006a6:	372c      	adds	r7, #44	; 0x2c
  4006a8:	46bd      	mov	sp, r7
  4006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ae:	4770      	bx	lr
  4006b0:	e000ed00 	.word	0xe000ed00

004006b4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4006b4:	b580      	push	{r7, lr}
  4006b6:	b082      	sub	sp, #8
  4006b8:	af00      	add	r7, sp, #0
  4006ba:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4006bc:	6878      	ldr	r0, [r7, #4]
  4006be:	4b03      	ldr	r3, [pc, #12]	; (4006cc <sysclk_enable_peripheral_clock+0x18>)
  4006c0:	4798      	blx	r3
}
  4006c2:	bf00      	nop
  4006c4:	3708      	adds	r7, #8
  4006c6:	46bd      	mov	sp, r7
  4006c8:	bd80      	pop	{r7, pc}
  4006ca:	bf00      	nop
  4006cc:	00401309 	.word	0x00401309

004006d0 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4006d0:	b580      	push	{r7, lr}
  4006d2:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4006d4:	200a      	movs	r0, #10
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <ioport_init+0x28>)
  4006d8:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4006da:	200b      	movs	r0, #11
  4006dc:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <ioport_init+0x28>)
  4006de:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  4006e0:	200c      	movs	r0, #12
  4006e2:	4b05      	ldr	r3, [pc, #20]	; (4006f8 <ioport_init+0x28>)
  4006e4:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  4006e6:	2010      	movs	r0, #16
  4006e8:	4b03      	ldr	r3, [pc, #12]	; (4006f8 <ioport_init+0x28>)
  4006ea:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  4006ec:	2011      	movs	r0, #17
  4006ee:	4b02      	ldr	r3, [pc, #8]	; (4006f8 <ioport_init+0x28>)
  4006f0:	4798      	blx	r3
	arch_ioport_init();
}
  4006f2:	bf00      	nop
  4006f4:	bd80      	pop	{r7, pc}
  4006f6:	bf00      	nop
  4006f8:	004006b5 	.word	0x004006b5

004006fc <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  4006fc:	b480      	push	{r7}
  4006fe:	b089      	sub	sp, #36	; 0x24
  400700:	af00      	add	r7, sp, #0
  400702:	6078      	str	r0, [r7, #4]
  400704:	687b      	ldr	r3, [r7, #4]
  400706:	61fb      	str	r3, [r7, #28]
  400708:	69fb      	ldr	r3, [r7, #28]
  40070a:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40070c:	69bb      	ldr	r3, [r7, #24]
  40070e:	095a      	lsrs	r2, r3, #5
  400710:	69fb      	ldr	r3, [r7, #28]
  400712:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400714:	697b      	ldr	r3, [r7, #20]
  400716:	f003 031f 	and.w	r3, r3, #31
  40071a:	2101      	movs	r1, #1
  40071c:	fa01 f303 	lsl.w	r3, r1, r3
  400720:	613a      	str	r2, [r7, #16]
  400722:	60fb      	str	r3, [r7, #12]
  400724:	693b      	ldr	r3, [r7, #16]
  400726:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400728:	68ba      	ldr	r2, [r7, #8]
  40072a:	4b06      	ldr	r3, [pc, #24]	; (400744 <ioport_disable_pin+0x48>)
  40072c:	4413      	add	r3, r2
  40072e:	025b      	lsls	r3, r3, #9
  400730:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400736:	bf00      	nop
  400738:	3724      	adds	r7, #36	; 0x24
  40073a:	46bd      	mov	sp, r7
  40073c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400740:	4770      	bx	lr
  400742:	bf00      	nop
  400744:	00200707 	.word	0x00200707

00400748 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400748:	b480      	push	{r7}
  40074a:	b08d      	sub	sp, #52	; 0x34
  40074c:	af00      	add	r7, sp, #0
  40074e:	6078      	str	r0, [r7, #4]
  400750:	6039      	str	r1, [r7, #0]
  400752:	687b      	ldr	r3, [r7, #4]
  400754:	62fb      	str	r3, [r7, #44]	; 0x2c
  400756:	683b      	ldr	r3, [r7, #0]
  400758:	62bb      	str	r3, [r7, #40]	; 0x28
  40075a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40075c:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40075e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400760:	095a      	lsrs	r2, r3, #5
  400762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400764:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400766:	6a3b      	ldr	r3, [r7, #32]
  400768:	f003 031f 	and.w	r3, r3, #31
  40076c:	2101      	movs	r1, #1
  40076e:	fa01 f303 	lsl.w	r3, r1, r3
  400772:	61fa      	str	r2, [r7, #28]
  400774:	61bb      	str	r3, [r7, #24]
  400776:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400778:	617b      	str	r3, [r7, #20]
  40077a:	69fb      	ldr	r3, [r7, #28]
  40077c:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40077e:	693a      	ldr	r2, [r7, #16]
  400780:	4b37      	ldr	r3, [pc, #220]	; (400860 <ioport_set_pin_mode+0x118>)
  400782:	4413      	add	r3, r2
  400784:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400786:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400788:	697b      	ldr	r3, [r7, #20]
  40078a:	f003 0308 	and.w	r3, r3, #8
  40078e:	2b00      	cmp	r3, #0
  400790:	d003      	beq.n	40079a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	69ba      	ldr	r2, [r7, #24]
  400796:	665a      	str	r2, [r3, #100]	; 0x64
  400798:	e002      	b.n	4007a0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40079a:	68fb      	ldr	r3, [r7, #12]
  40079c:	69ba      	ldr	r2, [r7, #24]
  40079e:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4007a0:	697b      	ldr	r3, [r7, #20]
  4007a2:	f003 0310 	and.w	r3, r3, #16
  4007a6:	2b00      	cmp	r3, #0
  4007a8:	d004      	beq.n	4007b4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	69ba      	ldr	r2, [r7, #24]
  4007ae:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4007b2:	e003      	b.n	4007bc <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4007b4:	68fb      	ldr	r3, [r7, #12]
  4007b6:	69ba      	ldr	r2, [r7, #24]
  4007b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4007bc:	697b      	ldr	r3, [r7, #20]
  4007be:	f003 0320 	and.w	r3, r3, #32
  4007c2:	2b00      	cmp	r3, #0
  4007c4:	d003      	beq.n	4007ce <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4007c6:	68fb      	ldr	r3, [r7, #12]
  4007c8:	69ba      	ldr	r2, [r7, #24]
  4007ca:	651a      	str	r2, [r3, #80]	; 0x50
  4007cc:	e002      	b.n	4007d4 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	69ba      	ldr	r2, [r7, #24]
  4007d2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4007d4:	697b      	ldr	r3, [r7, #20]
  4007d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4007da:	2b00      	cmp	r3, #0
  4007dc:	d003      	beq.n	4007e6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4007de:	68fb      	ldr	r3, [r7, #12]
  4007e0:	69ba      	ldr	r2, [r7, #24]
  4007e2:	621a      	str	r2, [r3, #32]
  4007e4:	e002      	b.n	4007ec <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	69ba      	ldr	r2, [r7, #24]
  4007ea:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4007ec:	697b      	ldr	r3, [r7, #20]
  4007ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4007f2:	2b00      	cmp	r3, #0
  4007f4:	d004      	beq.n	400800 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	69ba      	ldr	r2, [r7, #24]
  4007fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4007fe:	e003      	b.n	400808 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	69ba      	ldr	r2, [r7, #24]
  400804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400808:	697b      	ldr	r3, [r7, #20]
  40080a:	f003 0301 	and.w	r3, r3, #1
  40080e:	2b00      	cmp	r3, #0
  400810:	d006      	beq.n	400820 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400816:	69bb      	ldr	r3, [r7, #24]
  400818:	431a      	orrs	r2, r3
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	671a      	str	r2, [r3, #112]	; 0x70
  40081e:	e006      	b.n	40082e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400820:	68fb      	ldr	r3, [r7, #12]
  400822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400824:	69bb      	ldr	r3, [r7, #24]
  400826:	43db      	mvns	r3, r3
  400828:	401a      	ands	r2, r3
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40082e:	697b      	ldr	r3, [r7, #20]
  400830:	f003 0302 	and.w	r3, r3, #2
  400834:	2b00      	cmp	r3, #0
  400836:	d006      	beq.n	400846 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400838:	68fb      	ldr	r3, [r7, #12]
  40083a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40083c:	69bb      	ldr	r3, [r7, #24]
  40083e:	431a      	orrs	r2, r3
  400840:	68fb      	ldr	r3, [r7, #12]
  400842:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400844:	e006      	b.n	400854 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400846:	68fb      	ldr	r3, [r7, #12]
  400848:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40084a:	69bb      	ldr	r3, [r7, #24]
  40084c:	43db      	mvns	r3, r3
  40084e:	401a      	ands	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
  400854:	bf00      	nop
  400856:	3734      	adds	r7, #52	; 0x34
  400858:	46bd      	mov	sp, r7
  40085a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085e:	4770      	bx	lr
  400860:	00200707 	.word	0x00200707

00400864 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400864:	b480      	push	{r7}
  400866:	b08d      	sub	sp, #52	; 0x34
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	460b      	mov	r3, r1
  40086e:	70fb      	strb	r3, [r7, #3]
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	62fb      	str	r3, [r7, #44]	; 0x2c
  400874:	78fb      	ldrb	r3, [r7, #3]
  400876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40087a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40087c:	627b      	str	r3, [r7, #36]	; 0x24
  40087e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400880:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400882:	6a3b      	ldr	r3, [r7, #32]
  400884:	095b      	lsrs	r3, r3, #5
  400886:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400888:	69fa      	ldr	r2, [r7, #28]
  40088a:	4b17      	ldr	r3, [pc, #92]	; (4008e8 <ioport_set_pin_dir+0x84>)
  40088c:	4413      	add	r3, r2
  40088e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400890:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400892:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400896:	2b01      	cmp	r3, #1
  400898:	d109      	bne.n	4008ae <ioport_set_pin_dir+0x4a>
  40089a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40089c:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40089e:	697b      	ldr	r3, [r7, #20]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008a8:	69bb      	ldr	r3, [r7, #24]
  4008aa:	611a      	str	r2, [r3, #16]
  4008ac:	e00c      	b.n	4008c8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4008ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008b2:	2b00      	cmp	r3, #0
  4008b4:	d108      	bne.n	4008c8 <ioport_set_pin_dir+0x64>
  4008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008b8:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008ba:	693b      	ldr	r3, [r7, #16]
  4008bc:	f003 031f 	and.w	r3, r3, #31
  4008c0:	2201      	movs	r2, #1
  4008c2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008c4:	69bb      	ldr	r3, [r7, #24]
  4008c6:	615a      	str	r2, [r3, #20]
  4008c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008ca:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4008cc:	68fb      	ldr	r3, [r7, #12]
  4008ce:	f003 031f 	and.w	r3, r3, #31
  4008d2:	2201      	movs	r2, #1
  4008d4:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008d6:	69bb      	ldr	r3, [r7, #24]
  4008d8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4008dc:	bf00      	nop
  4008de:	3734      	adds	r7, #52	; 0x34
  4008e0:	46bd      	mov	sp, r7
  4008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008e6:	4770      	bx	lr
  4008e8:	00200707 	.word	0x00200707

004008ec <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4008ec:	b480      	push	{r7}
  4008ee:	b08b      	sub	sp, #44	; 0x2c
  4008f0:	af00      	add	r7, sp, #0
  4008f2:	6078      	str	r0, [r7, #4]
  4008f4:	460b      	mov	r3, r1
  4008f6:	70fb      	strb	r3, [r7, #3]
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	627b      	str	r3, [r7, #36]	; 0x24
  4008fc:	78fb      	ldrb	r3, [r7, #3]
  4008fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400904:	61fb      	str	r3, [r7, #28]
  400906:	69fb      	ldr	r3, [r7, #28]
  400908:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40090a:	69bb      	ldr	r3, [r7, #24]
  40090c:	095b      	lsrs	r3, r3, #5
  40090e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400910:	697a      	ldr	r2, [r7, #20]
  400912:	4b10      	ldr	r3, [pc, #64]	; (400954 <ioport_set_pin_level+0x68>)
  400914:	4413      	add	r3, r2
  400916:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400918:	613b      	str	r3, [r7, #16]

	if (level) {
  40091a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40091e:	2b00      	cmp	r3, #0
  400920:	d009      	beq.n	400936 <ioport_set_pin_level+0x4a>
  400922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400924:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400926:	68fb      	ldr	r3, [r7, #12]
  400928:	f003 031f 	and.w	r3, r3, #31
  40092c:	2201      	movs	r2, #1
  40092e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400930:	693b      	ldr	r3, [r7, #16]
  400932:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400934:	e008      	b.n	400948 <ioport_set_pin_level+0x5c>
  400936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400938:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40093a:	68bb      	ldr	r3, [r7, #8]
  40093c:	f003 031f 	and.w	r3, r3, #31
  400940:	2201      	movs	r2, #1
  400942:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400944:	693b      	ldr	r3, [r7, #16]
  400946:	635a      	str	r2, [r3, #52]	; 0x34
  400948:	bf00      	nop
  40094a:	372c      	adds	r7, #44	; 0x2c
  40094c:	46bd      	mov	sp, r7
  40094e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400952:	4770      	bx	lr
  400954:	00200707 	.word	0x00200707

00400958 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400958:	b480      	push	{r7}
  40095a:	b08d      	sub	sp, #52	; 0x34
  40095c:	af00      	add	r7, sp, #0
  40095e:	6078      	str	r0, [r7, #4]
  400960:	460b      	mov	r3, r1
  400962:	70fb      	strb	r3, [r7, #3]
  400964:	687b      	ldr	r3, [r7, #4]
  400966:	62fb      	str	r3, [r7, #44]	; 0x2c
  400968:	78fb      	ldrb	r3, [r7, #3]
  40096a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40096e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400970:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400974:	095a      	lsrs	r2, r3, #5
  400976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400978:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40097a:	6a3b      	ldr	r3, [r7, #32]
  40097c:	f003 031f 	and.w	r3, r3, #31
  400980:	2101      	movs	r1, #1
  400982:	fa01 f303 	lsl.w	r3, r1, r3
  400986:	61fa      	str	r2, [r7, #28]
  400988:	61bb      	str	r3, [r7, #24]
  40098a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40098e:	75fb      	strb	r3, [r7, #23]
  400990:	69fb      	ldr	r3, [r7, #28]
  400992:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400994:	693a      	ldr	r2, [r7, #16]
  400996:	4b23      	ldr	r3, [pc, #140]	; (400a24 <ioport_set_pin_sense_mode+0xcc>)
  400998:	4413      	add	r3, r2
  40099a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40099c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40099e:	7dfb      	ldrb	r3, [r7, #23]
  4009a0:	3b01      	subs	r3, #1
  4009a2:	2b03      	cmp	r3, #3
  4009a4:	d82e      	bhi.n	400a04 <ioport_set_pin_sense_mode+0xac>
  4009a6:	a201      	add	r2, pc, #4	; (adr r2, 4009ac <ioport_set_pin_sense_mode+0x54>)
  4009a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4009ac:	004009e1 	.word	0x004009e1
  4009b0:	004009f3 	.word	0x004009f3
  4009b4:	004009bd 	.word	0x004009bd
  4009b8:	004009cf 	.word	0x004009cf
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4009bc:	68fb      	ldr	r3, [r7, #12]
  4009be:	69ba      	ldr	r2, [r7, #24]
  4009c0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4009c4:	68fb      	ldr	r3, [r7, #12]
  4009c6:	69ba      	ldr	r2, [r7, #24]
  4009c8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009cc:	e01f      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4009ce:	68fb      	ldr	r3, [r7, #12]
  4009d0:	69ba      	ldr	r2, [r7, #24]
  4009d2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4009d6:	68fb      	ldr	r3, [r7, #12]
  4009d8:	69ba      	ldr	r2, [r7, #24]
  4009da:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4009de:	e016      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	69ba      	ldr	r2, [r7, #24]
  4009e4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4009e8:	68fb      	ldr	r3, [r7, #12]
  4009ea:	69ba      	ldr	r2, [r7, #24]
  4009ec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4009f0:	e00d      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4009f2:	68fb      	ldr	r3, [r7, #12]
  4009f4:	69ba      	ldr	r2, [r7, #24]
  4009f6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4009fa:	68fb      	ldr	r3, [r7, #12]
  4009fc:	69ba      	ldr	r2, [r7, #24]
  4009fe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a02:	e004      	b.n	400a0e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400a04:	68fb      	ldr	r3, [r7, #12]
  400a06:	69ba      	ldr	r2, [r7, #24]
  400a08:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400a0c:	e003      	b.n	400a16 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400a0e:	68fb      	ldr	r3, [r7, #12]
  400a10:	69ba      	ldr	r2, [r7, #24]
  400a12:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a16:	bf00      	nop
  400a18:	3734      	adds	r7, #52	; 0x34
  400a1a:	46bd      	mov	sp, r7
  400a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a20:	4770      	bx	lr
  400a22:	bf00      	nop
  400a24:	00200707 	.word	0x00200707

00400a28 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400a28:	b480      	push	{r7}
  400a2a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a2c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a30:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a34:	4a0c      	ldr	r2, [pc, #48]	; (400a68 <tcm_disable+0x40>)
  400a36:	4b0c      	ldr	r3, [pc, #48]	; (400a68 <tcm_disable+0x40>)
  400a38:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400a3c:	f023 0301 	bic.w	r3, r3, #1
  400a40:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a44:	4a08      	ldr	r2, [pc, #32]	; (400a68 <tcm_disable+0x40>)
  400a46:	4b08      	ldr	r3, [pc, #32]	; (400a68 <tcm_disable+0x40>)
  400a48:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  400a4c:	f023 0301 	bic.w	r3, r3, #1
  400a50:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a54:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400a58:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  400a5c:	bf00      	nop
  400a5e:	46bd      	mov	sp, r7
  400a60:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a64:	4770      	bx	lr
  400a66:	bf00      	nop
  400a68:	e000ed00 	.word	0xe000ed00

00400a6c <board_init>:
#endif

void board_init(void)
{
  400a6c:	b580      	push	{r7, lr}
  400a6e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a70:	4b1e      	ldr	r3, [pc, #120]	; (400aec <board_init+0x80>)
  400a72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a76:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  400a78:	4b1d      	ldr	r3, [pc, #116]	; (400af0 <board_init+0x84>)
  400a7a:	4798      	blx	r3
	SCB_EnableDCache();
  400a7c:	4b1d      	ldr	r3, [pc, #116]	; (400af4 <board_init+0x88>)
  400a7e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a80:	4b1d      	ldr	r3, [pc, #116]	; (400af8 <board_init+0x8c>)
  400a82:	4a1e      	ldr	r2, [pc, #120]	; (400afc <board_init+0x90>)
  400a84:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a86:	4b1c      	ldr	r3, [pc, #112]	; (400af8 <board_init+0x8c>)
  400a88:	4a1d      	ldr	r2, [pc, #116]	; (400b00 <board_init+0x94>)
  400a8a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  400a8c:	4b1d      	ldr	r3, [pc, #116]	; (400b04 <board_init+0x98>)
  400a8e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  400a90:	4b1d      	ldr	r3, [pc, #116]	; (400b08 <board_init+0x9c>)
  400a92:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  400a94:	2101      	movs	r1, #1
  400a96:	2048      	movs	r0, #72	; 0x48
  400a98:	4b1c      	ldr	r3, [pc, #112]	; (400b0c <board_init+0xa0>)
  400a9a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  400a9c:	2101      	movs	r1, #1
  400a9e:	2048      	movs	r0, #72	; 0x48
  400aa0:	4b1b      	ldr	r3, [pc, #108]	; (400b10 <board_init+0xa4>)
  400aa2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  400aa4:	2100      	movs	r1, #0
  400aa6:	200b      	movs	r0, #11
  400aa8:	4b18      	ldr	r3, [pc, #96]	; (400b0c <board_init+0xa0>)
  400aaa:	4798      	blx	r3
  400aac:	2188      	movs	r1, #136	; 0x88
  400aae:	200b      	movs	r0, #11
  400ab0:	4b18      	ldr	r3, [pc, #96]	; (400b14 <board_init+0xa8>)
  400ab2:	4798      	blx	r3
  400ab4:	2102      	movs	r1, #2
  400ab6:	200b      	movs	r0, #11
  400ab8:	4b17      	ldr	r3, [pc, #92]	; (400b18 <board_init+0xac>)
  400aba:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400abc:	2100      	movs	r1, #0
  400abe:	2015      	movs	r0, #21
  400ac0:	4b14      	ldr	r3, [pc, #80]	; (400b14 <board_init+0xa8>)
  400ac2:	4798      	blx	r3
  400ac4:	2015      	movs	r0, #21
  400ac6:	4b15      	ldr	r3, [pc, #84]	; (400b1c <board_init+0xb0>)
  400ac8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400aca:	4a15      	ldr	r2, [pc, #84]	; (400b20 <board_init+0xb4>)
  400acc:	4b14      	ldr	r3, [pc, #80]	; (400b20 <board_init+0xb4>)
  400ace:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400ad2:	f043 0310 	orr.w	r3, r3, #16
  400ad6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400ada:	2103      	movs	r1, #3
  400adc:	2024      	movs	r0, #36	; 0x24
  400ade:	4b0d      	ldr	r3, [pc, #52]	; (400b14 <board_init+0xa8>)
  400ae0:	4798      	blx	r3
  400ae2:	2024      	movs	r0, #36	; 0x24
  400ae4:	4b0d      	ldr	r3, [pc, #52]	; (400b1c <board_init+0xb0>)
  400ae6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400ae8:	bf00      	nop
  400aea:	bd80      	pop	{r7, pc}
  400aec:	400e1850 	.word	0x400e1850
  400af0:	004005d9 	.word	0x004005d9
  400af4:	00400611 	.word	0x00400611
  400af8:	400e0c00 	.word	0x400e0c00
  400afc:	5a00080c 	.word	0x5a00080c
  400b00:	5a00070c 	.word	0x5a00070c
  400b04:	00400a29 	.word	0x00400a29
  400b08:	004006d1 	.word	0x004006d1
  400b0c:	00400865 	.word	0x00400865
  400b10:	004008ed 	.word	0x004008ed
  400b14:	00400749 	.word	0x00400749
  400b18:	00400959 	.word	0x00400959
  400b1c:	004006fd 	.word	0x004006fd
  400b20:	40088000 	.word	0x40088000

00400b24 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400b24:	b480      	push	{r7}
  400b26:	b085      	sub	sp, #20
  400b28:	af00      	add	r7, sp, #0
  400b2a:	60f8      	str	r0, [r7, #12]
  400b2c:	60b9      	str	r1, [r7, #8]
  400b2e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400b30:	687b      	ldr	r3, [r7, #4]
  400b32:	2b00      	cmp	r3, #0
  400b34:	d003      	beq.n	400b3e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400b36:	68fb      	ldr	r3, [r7, #12]
  400b38:	68ba      	ldr	r2, [r7, #8]
  400b3a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400b3c:	e002      	b.n	400b44 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400b3e:	68fb      	ldr	r3, [r7, #12]
  400b40:	68ba      	ldr	r2, [r7, #8]
  400b42:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400b44:	bf00      	nop
  400b46:	3714      	adds	r7, #20
  400b48:	46bd      	mov	sp, r7
  400b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b4e:	4770      	bx	lr

00400b50 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400b50:	b480      	push	{r7}
  400b52:	b083      	sub	sp, #12
  400b54:	af00      	add	r7, sp, #0
  400b56:	6078      	str	r0, [r7, #4]
  400b58:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400b5a:	687b      	ldr	r3, [r7, #4]
  400b5c:	683a      	ldr	r2, [r7, #0]
  400b5e:	631a      	str	r2, [r3, #48]	; 0x30
}
  400b60:	bf00      	nop
  400b62:	370c      	adds	r7, #12
  400b64:	46bd      	mov	sp, r7
  400b66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6a:	4770      	bx	lr

00400b6c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400b6c:	b480      	push	{r7}
  400b6e:	b083      	sub	sp, #12
  400b70:	af00      	add	r7, sp, #0
  400b72:	6078      	str	r0, [r7, #4]
  400b74:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400b76:	687b      	ldr	r3, [r7, #4]
  400b78:	683a      	ldr	r2, [r7, #0]
  400b7a:	635a      	str	r2, [r3, #52]	; 0x34
}
  400b7c:	bf00      	nop
  400b7e:	370c      	adds	r7, #12
  400b80:	46bd      	mov	sp, r7
  400b82:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b86:	4770      	bx	lr

00400b88 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400b88:	b480      	push	{r7}
  400b8a:	b087      	sub	sp, #28
  400b8c:	af00      	add	r7, sp, #0
  400b8e:	60f8      	str	r0, [r7, #12]
  400b90:	60b9      	str	r1, [r7, #8]
  400b92:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b94:	68fb      	ldr	r3, [r7, #12]
  400b96:	687a      	ldr	r2, [r7, #4]
  400b98:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b9a:	68bb      	ldr	r3, [r7, #8]
  400b9c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ba0:	d04a      	beq.n	400c38 <pio_set_peripheral+0xb0>
  400ba2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400ba6:	d808      	bhi.n	400bba <pio_set_peripheral+0x32>
  400ba8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bac:	d016      	beq.n	400bdc <pio_set_peripheral+0x54>
  400bae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bb2:	d02c      	beq.n	400c0e <pio_set_peripheral+0x86>
  400bb4:	2b00      	cmp	r3, #0
  400bb6:	d069      	beq.n	400c8c <pio_set_peripheral+0x104>
  400bb8:	e064      	b.n	400c84 <pio_set_peripheral+0xfc>
  400bba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bbe:	d065      	beq.n	400c8c <pio_set_peripheral+0x104>
  400bc0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bc4:	d803      	bhi.n	400bce <pio_set_peripheral+0x46>
  400bc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bca:	d04a      	beq.n	400c62 <pio_set_peripheral+0xda>
  400bcc:	e05a      	b.n	400c84 <pio_set_peripheral+0xfc>
  400bce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400bd2:	d05b      	beq.n	400c8c <pio_set_peripheral+0x104>
  400bd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400bd8:	d058      	beq.n	400c8c <pio_set_peripheral+0x104>
  400bda:	e053      	b.n	400c84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bdc:	68fb      	ldr	r3, [r7, #12]
  400bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400be0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400be2:	68fb      	ldr	r3, [r7, #12]
  400be4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400be6:	687b      	ldr	r3, [r7, #4]
  400be8:	43d9      	mvns	r1, r3
  400bea:	697b      	ldr	r3, [r7, #20]
  400bec:	400b      	ands	r3, r1
  400bee:	401a      	ands	r2, r3
  400bf0:	68fb      	ldr	r3, [r7, #12]
  400bf2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bf4:	68fb      	ldr	r3, [r7, #12]
  400bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400bf8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bfa:	68fb      	ldr	r3, [r7, #12]
  400bfc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400bfe:	687b      	ldr	r3, [r7, #4]
  400c00:	43d9      	mvns	r1, r3
  400c02:	697b      	ldr	r3, [r7, #20]
  400c04:	400b      	ands	r3, r1
  400c06:	401a      	ands	r2, r3
  400c08:	68fb      	ldr	r3, [r7, #12]
  400c0a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c0c:	e03a      	b.n	400c84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c12:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c14:	687a      	ldr	r2, [r7, #4]
  400c16:	697b      	ldr	r3, [r7, #20]
  400c18:	431a      	orrs	r2, r3
  400c1a:	68fb      	ldr	r3, [r7, #12]
  400c1c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c1e:	68fb      	ldr	r3, [r7, #12]
  400c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c22:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c24:	68fb      	ldr	r3, [r7, #12]
  400c26:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c28:	687b      	ldr	r3, [r7, #4]
  400c2a:	43d9      	mvns	r1, r3
  400c2c:	697b      	ldr	r3, [r7, #20]
  400c2e:	400b      	ands	r3, r1
  400c30:	401a      	ands	r2, r3
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c36:	e025      	b.n	400c84 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c38:	68fb      	ldr	r3, [r7, #12]
  400c3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c3c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c42:	687b      	ldr	r3, [r7, #4]
  400c44:	43d9      	mvns	r1, r3
  400c46:	697b      	ldr	r3, [r7, #20]
  400c48:	400b      	ands	r3, r1
  400c4a:	401a      	ands	r2, r3
  400c4c:	68fb      	ldr	r3, [r7, #12]
  400c4e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c50:	68fb      	ldr	r3, [r7, #12]
  400c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c54:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c56:	687a      	ldr	r2, [r7, #4]
  400c58:	697b      	ldr	r3, [r7, #20]
  400c5a:	431a      	orrs	r2, r3
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c60:	e010      	b.n	400c84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400c66:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c68:	687a      	ldr	r2, [r7, #4]
  400c6a:	697b      	ldr	r3, [r7, #20]
  400c6c:	431a      	orrs	r2, r3
  400c6e:	68fb      	ldr	r3, [r7, #12]
  400c70:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c72:	68fb      	ldr	r3, [r7, #12]
  400c74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400c76:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c78:	687a      	ldr	r2, [r7, #4]
  400c7a:	697b      	ldr	r3, [r7, #20]
  400c7c:	431a      	orrs	r2, r3
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400c82:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c84:	68fb      	ldr	r3, [r7, #12]
  400c86:	687a      	ldr	r2, [r7, #4]
  400c88:	605a      	str	r2, [r3, #4]
  400c8a:	e000      	b.n	400c8e <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400c8c:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  400c8e:	371c      	adds	r7, #28
  400c90:	46bd      	mov	sp, r7
  400c92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c96:	4770      	bx	lr

00400c98 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400c98:	b580      	push	{r7, lr}
  400c9a:	b084      	sub	sp, #16
  400c9c:	af00      	add	r7, sp, #0
  400c9e:	60f8      	str	r0, [r7, #12]
  400ca0:	60b9      	str	r1, [r7, #8]
  400ca2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400ca4:	68b9      	ldr	r1, [r7, #8]
  400ca6:	68f8      	ldr	r0, [r7, #12]
  400ca8:	4b19      	ldr	r3, [pc, #100]	; (400d10 <pio_set_input+0x78>)
  400caa:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	f003 0301 	and.w	r3, r3, #1
  400cb2:	461a      	mov	r2, r3
  400cb4:	68b9      	ldr	r1, [r7, #8]
  400cb6:	68f8      	ldr	r0, [r7, #12]
  400cb8:	4b16      	ldr	r3, [pc, #88]	; (400d14 <pio_set_input+0x7c>)
  400cba:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cbc:	687b      	ldr	r3, [r7, #4]
  400cbe:	f003 030a 	and.w	r3, r3, #10
  400cc2:	2b00      	cmp	r3, #0
  400cc4:	d003      	beq.n	400cce <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400cc6:	68fb      	ldr	r3, [r7, #12]
  400cc8:	68ba      	ldr	r2, [r7, #8]
  400cca:	621a      	str	r2, [r3, #32]
  400ccc:	e002      	b.n	400cd4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400cce:	68fb      	ldr	r3, [r7, #12]
  400cd0:	68ba      	ldr	r2, [r7, #8]
  400cd2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400cd4:	687b      	ldr	r3, [r7, #4]
  400cd6:	f003 0302 	and.w	r3, r3, #2
  400cda:	2b00      	cmp	r3, #0
  400cdc:	d004      	beq.n	400ce8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400cde:	68fb      	ldr	r3, [r7, #12]
  400ce0:	68ba      	ldr	r2, [r7, #8]
  400ce2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400ce6:	e008      	b.n	400cfa <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400ce8:	687b      	ldr	r3, [r7, #4]
  400cea:	f003 0308 	and.w	r3, r3, #8
  400cee:	2b00      	cmp	r3, #0
  400cf0:	d003      	beq.n	400cfa <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400cf2:	68fb      	ldr	r3, [r7, #12]
  400cf4:	68ba      	ldr	r2, [r7, #8]
  400cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400cfa:	68fb      	ldr	r3, [r7, #12]
  400cfc:	68ba      	ldr	r2, [r7, #8]
  400cfe:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400d00:	68fb      	ldr	r3, [r7, #12]
  400d02:	68ba      	ldr	r2, [r7, #8]
  400d04:	601a      	str	r2, [r3, #0]
}
  400d06:	bf00      	nop
  400d08:	3710      	adds	r7, #16
  400d0a:	46bd      	mov	sp, r7
  400d0c:	bd80      	pop	{r7, pc}
  400d0e:	bf00      	nop
  400d10:	00400e2d 	.word	0x00400e2d
  400d14:	00400b25 	.word	0x00400b25

00400d18 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d18:	b580      	push	{r7, lr}
  400d1a:	b084      	sub	sp, #16
  400d1c:	af00      	add	r7, sp, #0
  400d1e:	60f8      	str	r0, [r7, #12]
  400d20:	60b9      	str	r1, [r7, #8]
  400d22:	607a      	str	r2, [r7, #4]
  400d24:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400d26:	68b9      	ldr	r1, [r7, #8]
  400d28:	68f8      	ldr	r0, [r7, #12]
  400d2a:	4b12      	ldr	r3, [pc, #72]	; (400d74 <pio_set_output+0x5c>)
  400d2c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400d2e:	69ba      	ldr	r2, [r7, #24]
  400d30:	68b9      	ldr	r1, [r7, #8]
  400d32:	68f8      	ldr	r0, [r7, #12]
  400d34:	4b10      	ldr	r3, [pc, #64]	; (400d78 <pio_set_output+0x60>)
  400d36:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d38:	683b      	ldr	r3, [r7, #0]
  400d3a:	2b00      	cmp	r3, #0
  400d3c:	d003      	beq.n	400d46 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400d3e:	68fb      	ldr	r3, [r7, #12]
  400d40:	68ba      	ldr	r2, [r7, #8]
  400d42:	651a      	str	r2, [r3, #80]	; 0x50
  400d44:	e002      	b.n	400d4c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d46:	68fb      	ldr	r3, [r7, #12]
  400d48:	68ba      	ldr	r2, [r7, #8]
  400d4a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	2b00      	cmp	r3, #0
  400d50:	d003      	beq.n	400d5a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400d52:	68fb      	ldr	r3, [r7, #12]
  400d54:	68ba      	ldr	r2, [r7, #8]
  400d56:	631a      	str	r2, [r3, #48]	; 0x30
  400d58:	e002      	b.n	400d60 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d5a:	68fb      	ldr	r3, [r7, #12]
  400d5c:	68ba      	ldr	r2, [r7, #8]
  400d5e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d60:	68fb      	ldr	r3, [r7, #12]
  400d62:	68ba      	ldr	r2, [r7, #8]
  400d64:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400d66:	68fb      	ldr	r3, [r7, #12]
  400d68:	68ba      	ldr	r2, [r7, #8]
  400d6a:	601a      	str	r2, [r3, #0]
}
  400d6c:	bf00      	nop
  400d6e:	3710      	adds	r7, #16
  400d70:	46bd      	mov	sp, r7
  400d72:	bd80      	pop	{r7, pc}
  400d74:	00400e2d 	.word	0x00400e2d
  400d78:	00400b25 	.word	0x00400b25

00400d7c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400d7c:	b480      	push	{r7}
  400d7e:	b083      	sub	sp, #12
  400d80:	af00      	add	r7, sp, #0
  400d82:	6078      	str	r0, [r7, #4]
  400d84:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d86:	687b      	ldr	r3, [r7, #4]
  400d88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400d8a:	683b      	ldr	r3, [r7, #0]
  400d8c:	4013      	ands	r3, r2
  400d8e:	2b00      	cmp	r3, #0
  400d90:	d101      	bne.n	400d96 <pio_get_output_data_status+0x1a>
		return 0;
  400d92:	2300      	movs	r3, #0
  400d94:	e000      	b.n	400d98 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400d96:	2301      	movs	r3, #1
	}
}
  400d98:	4618      	mov	r0, r3
  400d9a:	370c      	adds	r7, #12
  400d9c:	46bd      	mov	sp, r7
  400d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da2:	4770      	bx	lr

00400da4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400da4:	b480      	push	{r7}
  400da6:	b085      	sub	sp, #20
  400da8:	af00      	add	r7, sp, #0
  400daa:	60f8      	str	r0, [r7, #12]
  400dac:	60b9      	str	r1, [r7, #8]
  400dae:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400db0:	687b      	ldr	r3, [r7, #4]
  400db2:	f003 0310 	and.w	r3, r3, #16
  400db6:	2b00      	cmp	r3, #0
  400db8:	d020      	beq.n	400dfc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400dba:	68fb      	ldr	r3, [r7, #12]
  400dbc:	68ba      	ldr	r2, [r7, #8]
  400dbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	f003 0320 	and.w	r3, r3, #32
  400dc8:	2b00      	cmp	r3, #0
  400dca:	d004      	beq.n	400dd6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400dcc:	68fb      	ldr	r3, [r7, #12]
  400dce:	68ba      	ldr	r2, [r7, #8]
  400dd0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400dd4:	e003      	b.n	400dde <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400dd6:	68fb      	ldr	r3, [r7, #12]
  400dd8:	68ba      	ldr	r2, [r7, #8]
  400dda:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400dde:	687b      	ldr	r3, [r7, #4]
  400de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400de4:	2b00      	cmp	r3, #0
  400de6:	d004      	beq.n	400df2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400de8:	68fb      	ldr	r3, [r7, #12]
  400dea:	68ba      	ldr	r2, [r7, #8]
  400dec:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400df0:	e008      	b.n	400e04 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400df2:	68fb      	ldr	r3, [r7, #12]
  400df4:	68ba      	ldr	r2, [r7, #8]
  400df6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400dfa:	e003      	b.n	400e04 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400dfc:	68fb      	ldr	r3, [r7, #12]
  400dfe:	68ba      	ldr	r2, [r7, #8]
  400e00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  400e04:	bf00      	nop
  400e06:	3714      	adds	r7, #20
  400e08:	46bd      	mov	sp, r7
  400e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e0e:	4770      	bx	lr

00400e10 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
  400e16:	6078      	str	r0, [r7, #4]
  400e18:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400e1a:	687b      	ldr	r3, [r7, #4]
  400e1c:	683a      	ldr	r2, [r7, #0]
  400e1e:	641a      	str	r2, [r3, #64]	; 0x40
}
  400e20:	bf00      	nop
  400e22:	370c      	adds	r7, #12
  400e24:	46bd      	mov	sp, r7
  400e26:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e2a:	4770      	bx	lr

00400e2c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400e2c:	b480      	push	{r7}
  400e2e:	b083      	sub	sp, #12
  400e30:	af00      	add	r7, sp, #0
  400e32:	6078      	str	r0, [r7, #4]
  400e34:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400e36:	687b      	ldr	r3, [r7, #4]
  400e38:	683a      	ldr	r2, [r7, #0]
  400e3a:	645a      	str	r2, [r3, #68]	; 0x44
}
  400e3c:	bf00      	nop
  400e3e:	370c      	adds	r7, #12
  400e40:	46bd      	mov	sp, r7
  400e42:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e46:	4770      	bx	lr

00400e48 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400e48:	b480      	push	{r7}
  400e4a:	b083      	sub	sp, #12
  400e4c:	af00      	add	r7, sp, #0
  400e4e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400e50:	687b      	ldr	r3, [r7, #4]
  400e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400e54:	4618      	mov	r0, r3
  400e56:	370c      	adds	r7, #12
  400e58:	46bd      	mov	sp, r7
  400e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e5e:	4770      	bx	lr

00400e60 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400e60:	b480      	push	{r7}
  400e62:	b083      	sub	sp, #12
  400e64:	af00      	add	r7, sp, #0
  400e66:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400e68:	687b      	ldr	r3, [r7, #4]
  400e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400e6c:	4618      	mov	r0, r3
  400e6e:	370c      	adds	r7, #12
  400e70:	46bd      	mov	sp, r7
  400e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e76:	4770      	bx	lr

00400e78 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e78:	b580      	push	{r7, lr}
  400e7a:	b084      	sub	sp, #16
  400e7c:	af00      	add	r7, sp, #0
  400e7e:	6078      	str	r0, [r7, #4]
  400e80:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e82:	6878      	ldr	r0, [r7, #4]
  400e84:	4b26      	ldr	r3, [pc, #152]	; (400f20 <pio_handler_process+0xa8>)
  400e86:	4798      	blx	r3
  400e88:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400e8a:	6878      	ldr	r0, [r7, #4]
  400e8c:	4b25      	ldr	r3, [pc, #148]	; (400f24 <pio_handler_process+0xac>)
  400e8e:	4798      	blx	r3
  400e90:	4602      	mov	r2, r0
  400e92:	68fb      	ldr	r3, [r7, #12]
  400e94:	4013      	ands	r3, r2
  400e96:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400e98:	68fb      	ldr	r3, [r7, #12]
  400e9a:	2b00      	cmp	r3, #0
  400e9c:	d03c      	beq.n	400f18 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400e9e:	2300      	movs	r3, #0
  400ea0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400ea2:	e034      	b.n	400f0e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ea4:	4a20      	ldr	r2, [pc, #128]	; (400f28 <pio_handler_process+0xb0>)
  400ea6:	68bb      	ldr	r3, [r7, #8]
  400ea8:	011b      	lsls	r3, r3, #4
  400eaa:	4413      	add	r3, r2
  400eac:	681a      	ldr	r2, [r3, #0]
  400eae:	683b      	ldr	r3, [r7, #0]
  400eb0:	429a      	cmp	r2, r3
  400eb2:	d126      	bne.n	400f02 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400eb4:	4a1c      	ldr	r2, [pc, #112]	; (400f28 <pio_handler_process+0xb0>)
  400eb6:	68bb      	ldr	r3, [r7, #8]
  400eb8:	011b      	lsls	r3, r3, #4
  400eba:	4413      	add	r3, r2
  400ebc:	3304      	adds	r3, #4
  400ebe:	681a      	ldr	r2, [r3, #0]
  400ec0:	68fb      	ldr	r3, [r7, #12]
  400ec2:	4013      	ands	r3, r2
  400ec4:	2b00      	cmp	r3, #0
  400ec6:	d01c      	beq.n	400f02 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ec8:	4a17      	ldr	r2, [pc, #92]	; (400f28 <pio_handler_process+0xb0>)
  400eca:	68bb      	ldr	r3, [r7, #8]
  400ecc:	011b      	lsls	r3, r3, #4
  400ece:	4413      	add	r3, r2
  400ed0:	330c      	adds	r3, #12
  400ed2:	681b      	ldr	r3, [r3, #0]
  400ed4:	4914      	ldr	r1, [pc, #80]	; (400f28 <pio_handler_process+0xb0>)
  400ed6:	68ba      	ldr	r2, [r7, #8]
  400ed8:	0112      	lsls	r2, r2, #4
  400eda:	440a      	add	r2, r1
  400edc:	6810      	ldr	r0, [r2, #0]
  400ede:	4912      	ldr	r1, [pc, #72]	; (400f28 <pio_handler_process+0xb0>)
  400ee0:	68ba      	ldr	r2, [r7, #8]
  400ee2:	0112      	lsls	r2, r2, #4
  400ee4:	440a      	add	r2, r1
  400ee6:	3204      	adds	r2, #4
  400ee8:	6812      	ldr	r2, [r2, #0]
  400eea:	4611      	mov	r1, r2
  400eec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400eee:	4a0e      	ldr	r2, [pc, #56]	; (400f28 <pio_handler_process+0xb0>)
  400ef0:	68bb      	ldr	r3, [r7, #8]
  400ef2:	011b      	lsls	r3, r3, #4
  400ef4:	4413      	add	r3, r2
  400ef6:	3304      	adds	r3, #4
  400ef8:	681b      	ldr	r3, [r3, #0]
  400efa:	43db      	mvns	r3, r3
  400efc:	68fa      	ldr	r2, [r7, #12]
  400efe:	4013      	ands	r3, r2
  400f00:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400f02:	68bb      	ldr	r3, [r7, #8]
  400f04:	3301      	adds	r3, #1
  400f06:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f08:	68bb      	ldr	r3, [r7, #8]
  400f0a:	2b06      	cmp	r3, #6
  400f0c:	d803      	bhi.n	400f16 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400f0e:	68fb      	ldr	r3, [r7, #12]
  400f10:	2b00      	cmp	r3, #0
  400f12:	d1c7      	bne.n	400ea4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f14:	e000      	b.n	400f18 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  400f16:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400f18:	bf00      	nop
  400f1a:	3710      	adds	r7, #16
  400f1c:	46bd      	mov	sp, r7
  400f1e:	bd80      	pop	{r7, pc}
  400f20:	00400e49 	.word	0x00400e49
  400f24:	00400e61 	.word	0x00400e61
  400f28:	20400898 	.word	0x20400898

00400f2c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f2c:	b580      	push	{r7, lr}
  400f2e:	b086      	sub	sp, #24
  400f30:	af00      	add	r7, sp, #0
  400f32:	60f8      	str	r0, [r7, #12]
  400f34:	60b9      	str	r1, [r7, #8]
  400f36:	607a      	str	r2, [r7, #4]
  400f38:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f3a:	4b21      	ldr	r3, [pc, #132]	; (400fc0 <pio_handler_set+0x94>)
  400f3c:	681b      	ldr	r3, [r3, #0]
  400f3e:	2b06      	cmp	r3, #6
  400f40:	d901      	bls.n	400f46 <pio_handler_set+0x1a>
		return 1;
  400f42:	2301      	movs	r3, #1
  400f44:	e038      	b.n	400fb8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f46:	2300      	movs	r3, #0
  400f48:	75fb      	strb	r3, [r7, #23]
  400f4a:	e011      	b.n	400f70 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400f4c:	7dfb      	ldrb	r3, [r7, #23]
  400f4e:	011b      	lsls	r3, r3, #4
  400f50:	4a1c      	ldr	r2, [pc, #112]	; (400fc4 <pio_handler_set+0x98>)
  400f52:	4413      	add	r3, r2
  400f54:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f56:	693b      	ldr	r3, [r7, #16]
  400f58:	681a      	ldr	r2, [r3, #0]
  400f5a:	68bb      	ldr	r3, [r7, #8]
  400f5c:	429a      	cmp	r2, r3
  400f5e:	d104      	bne.n	400f6a <pio_handler_set+0x3e>
  400f60:	693b      	ldr	r3, [r7, #16]
  400f62:	685a      	ldr	r2, [r3, #4]
  400f64:	687b      	ldr	r3, [r7, #4]
  400f66:	429a      	cmp	r2, r3
  400f68:	d008      	beq.n	400f7c <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f6a:	7dfb      	ldrb	r3, [r7, #23]
  400f6c:	3301      	adds	r3, #1
  400f6e:	75fb      	strb	r3, [r7, #23]
  400f70:	7dfa      	ldrb	r2, [r7, #23]
  400f72:	4b13      	ldr	r3, [pc, #76]	; (400fc0 <pio_handler_set+0x94>)
  400f74:	681b      	ldr	r3, [r3, #0]
  400f76:	429a      	cmp	r2, r3
  400f78:	d9e8      	bls.n	400f4c <pio_handler_set+0x20>
  400f7a:	e000      	b.n	400f7e <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  400f7c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f7e:	693b      	ldr	r3, [r7, #16]
  400f80:	68ba      	ldr	r2, [r7, #8]
  400f82:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400f84:	693b      	ldr	r3, [r7, #16]
  400f86:	687a      	ldr	r2, [r7, #4]
  400f88:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400f8a:	693b      	ldr	r3, [r7, #16]
  400f8c:	683a      	ldr	r2, [r7, #0]
  400f8e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400f90:	693b      	ldr	r3, [r7, #16]
  400f92:	6a3a      	ldr	r2, [r7, #32]
  400f94:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400f96:	7dfa      	ldrb	r2, [r7, #23]
  400f98:	4b09      	ldr	r3, [pc, #36]	; (400fc0 <pio_handler_set+0x94>)
  400f9a:	681b      	ldr	r3, [r3, #0]
  400f9c:	3301      	adds	r3, #1
  400f9e:	429a      	cmp	r2, r3
  400fa0:	d104      	bne.n	400fac <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400fa2:	4b07      	ldr	r3, [pc, #28]	; (400fc0 <pio_handler_set+0x94>)
  400fa4:	681b      	ldr	r3, [r3, #0]
  400fa6:	3301      	adds	r3, #1
  400fa8:	4a05      	ldr	r2, [pc, #20]	; (400fc0 <pio_handler_set+0x94>)
  400faa:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400fac:	683a      	ldr	r2, [r7, #0]
  400fae:	6879      	ldr	r1, [r7, #4]
  400fb0:	68f8      	ldr	r0, [r7, #12]
  400fb2:	4b05      	ldr	r3, [pc, #20]	; (400fc8 <pio_handler_set+0x9c>)
  400fb4:	4798      	blx	r3

	return 0;
  400fb6:	2300      	movs	r3, #0
}
  400fb8:	4618      	mov	r0, r3
  400fba:	3718      	adds	r7, #24
  400fbc:	46bd      	mov	sp, r7
  400fbe:	bd80      	pop	{r7, pc}
  400fc0:	20400908 	.word	0x20400908
  400fc4:	20400898 	.word	0x20400898
  400fc8:	00400da5 	.word	0x00400da5

00400fcc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400fcc:	b580      	push	{r7, lr}
  400fce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400fd0:	210a      	movs	r1, #10
  400fd2:	4802      	ldr	r0, [pc, #8]	; (400fdc <PIOA_Handler+0x10>)
  400fd4:	4b02      	ldr	r3, [pc, #8]	; (400fe0 <PIOA_Handler+0x14>)
  400fd6:	4798      	blx	r3
}
  400fd8:	bf00      	nop
  400fda:	bd80      	pop	{r7, pc}
  400fdc:	400e0e00 	.word	0x400e0e00
  400fe0:	00400e79 	.word	0x00400e79

00400fe4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400fe4:	b580      	push	{r7, lr}
  400fe6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400fe8:	210b      	movs	r1, #11
  400fea:	4802      	ldr	r0, [pc, #8]	; (400ff4 <PIOB_Handler+0x10>)
  400fec:	4b02      	ldr	r3, [pc, #8]	; (400ff8 <PIOB_Handler+0x14>)
  400fee:	4798      	blx	r3
}
  400ff0:	bf00      	nop
  400ff2:	bd80      	pop	{r7, pc}
  400ff4:	400e1000 	.word	0x400e1000
  400ff8:	00400e79 	.word	0x00400e79

00400ffc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ffc:	b580      	push	{r7, lr}
  400ffe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401000:	210c      	movs	r1, #12
  401002:	4802      	ldr	r0, [pc, #8]	; (40100c <PIOC_Handler+0x10>)
  401004:	4b02      	ldr	r3, [pc, #8]	; (401010 <PIOC_Handler+0x14>)
  401006:	4798      	blx	r3
}
  401008:	bf00      	nop
  40100a:	bd80      	pop	{r7, pc}
  40100c:	400e1200 	.word	0x400e1200
  401010:	00400e79 	.word	0x00400e79

00401014 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401014:	b580      	push	{r7, lr}
  401016:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  401018:	2110      	movs	r1, #16
  40101a:	4802      	ldr	r0, [pc, #8]	; (401024 <PIOD_Handler+0x10>)
  40101c:	4b02      	ldr	r3, [pc, #8]	; (401028 <PIOD_Handler+0x14>)
  40101e:	4798      	blx	r3
}
  401020:	bf00      	nop
  401022:	bd80      	pop	{r7, pc}
  401024:	400e1400 	.word	0x400e1400
  401028:	00400e79 	.word	0x00400e79

0040102c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40102c:	b580      	push	{r7, lr}
  40102e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401030:	2111      	movs	r1, #17
  401032:	4802      	ldr	r0, [pc, #8]	; (40103c <PIOE_Handler+0x10>)
  401034:	4b02      	ldr	r3, [pc, #8]	; (401040 <PIOE_Handler+0x14>)
  401036:	4798      	blx	r3
}
  401038:	bf00      	nop
  40103a:	bd80      	pop	{r7, pc}
  40103c:	400e1600 	.word	0x400e1600
  401040:	00400e79 	.word	0x00400e79

00401044 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401044:	b480      	push	{r7}
  401046:	b083      	sub	sp, #12
  401048:	af00      	add	r7, sp, #0
  40104a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40104c:	687b      	ldr	r3, [r7, #4]
  40104e:	3b01      	subs	r3, #1
  401050:	2b03      	cmp	r3, #3
  401052:	d81a      	bhi.n	40108a <pmc_mck_set_division+0x46>
  401054:	a201      	add	r2, pc, #4	; (adr r2, 40105c <pmc_mck_set_division+0x18>)
  401056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40105a:	bf00      	nop
  40105c:	0040106d 	.word	0x0040106d
  401060:	00401073 	.word	0x00401073
  401064:	0040107b 	.word	0x0040107b
  401068:	00401083 	.word	0x00401083
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40106c:	2300      	movs	r3, #0
  40106e:	607b      	str	r3, [r7, #4]
			break;
  401070:	e00e      	b.n	401090 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401072:	f44f 7380 	mov.w	r3, #256	; 0x100
  401076:	607b      	str	r3, [r7, #4]
			break;
  401078:	e00a      	b.n	401090 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40107a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40107e:	607b      	str	r3, [r7, #4]
			break;
  401080:	e006      	b.n	401090 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401082:	f44f 7300 	mov.w	r3, #512	; 0x200
  401086:	607b      	str	r3, [r7, #4]
			break;
  401088:	e002      	b.n	401090 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40108a:	2300      	movs	r3, #0
  40108c:	607b      	str	r3, [r7, #4]
			break;
  40108e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401090:	490a      	ldr	r1, [pc, #40]	; (4010bc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401092:	4b0a      	ldr	r3, [pc, #40]	; (4010bc <pmc_mck_set_division+0x78>)
  401094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401096:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40109a:	687b      	ldr	r3, [r7, #4]
  40109c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40109e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010a0:	bf00      	nop
  4010a2:	4b06      	ldr	r3, [pc, #24]	; (4010bc <pmc_mck_set_division+0x78>)
  4010a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010a6:	f003 0308 	and.w	r3, r3, #8
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	d0f9      	beq.n	4010a2 <pmc_mck_set_division+0x5e>
}
  4010ae:	bf00      	nop
  4010b0:	370c      	adds	r7, #12
  4010b2:	46bd      	mov	sp, r7
  4010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop
  4010bc:	400e0600 	.word	0x400e0600

004010c0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4010c0:	b480      	push	{r7}
  4010c2:	b085      	sub	sp, #20
  4010c4:	af00      	add	r7, sp, #0
  4010c6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4010c8:	491d      	ldr	r1, [pc, #116]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  4010ca:	4b1d      	ldr	r3, [pc, #116]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  4010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4010d2:	687b      	ldr	r3, [r7, #4]
  4010d4:	4313      	orrs	r3, r2
  4010d6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010dc:	60fb      	str	r3, [r7, #12]
  4010de:	e007      	b.n	4010f0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010e0:	68fb      	ldr	r3, [r7, #12]
  4010e2:	2b00      	cmp	r3, #0
  4010e4:	d101      	bne.n	4010ea <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4010e6:	2301      	movs	r3, #1
  4010e8:	e023      	b.n	401132 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4010ea:	68fb      	ldr	r3, [r7, #12]
  4010ec:	3b01      	subs	r3, #1
  4010ee:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010f0:	4b13      	ldr	r3, [pc, #76]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  4010f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010f4:	f003 0308 	and.w	r3, r3, #8
  4010f8:	2b00      	cmp	r3, #0
  4010fa:	d0f1      	beq.n	4010e0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4010fc:	4a10      	ldr	r2, [pc, #64]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  4010fe:	4b10      	ldr	r3, [pc, #64]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  401100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401102:	f023 0303 	bic.w	r3, r3, #3
  401106:	f043 0302 	orr.w	r3, r3, #2
  40110a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40110c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401110:	60fb      	str	r3, [r7, #12]
  401112:	e007      	b.n	401124 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401114:	68fb      	ldr	r3, [r7, #12]
  401116:	2b00      	cmp	r3, #0
  401118:	d101      	bne.n	40111e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40111a:	2301      	movs	r3, #1
  40111c:	e009      	b.n	401132 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	3b01      	subs	r3, #1
  401122:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401124:	4b06      	ldr	r3, [pc, #24]	; (401140 <pmc_switch_mck_to_pllack+0x80>)
  401126:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401128:	f003 0308 	and.w	r3, r3, #8
  40112c:	2b00      	cmp	r3, #0
  40112e:	d0f1      	beq.n	401114 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401130:	2300      	movs	r3, #0
}
  401132:	4618      	mov	r0, r3
  401134:	3714      	adds	r7, #20
  401136:	46bd      	mov	sp, r7
  401138:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113c:	4770      	bx	lr
  40113e:	bf00      	nop
  401140:	400e0600 	.word	0x400e0600

00401144 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401144:	b480      	push	{r7}
  401146:	b083      	sub	sp, #12
  401148:	af00      	add	r7, sp, #0
  40114a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	2b01      	cmp	r3, #1
  401150:	d105      	bne.n	40115e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401152:	4907      	ldr	r1, [pc, #28]	; (401170 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401154:	4b06      	ldr	r3, [pc, #24]	; (401170 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401156:	689a      	ldr	r2, [r3, #8]
  401158:	4b06      	ldr	r3, [pc, #24]	; (401174 <pmc_switch_sclk_to_32kxtal+0x30>)
  40115a:	4313      	orrs	r3, r2
  40115c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40115e:	4b04      	ldr	r3, [pc, #16]	; (401170 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401160:	4a05      	ldr	r2, [pc, #20]	; (401178 <pmc_switch_sclk_to_32kxtal+0x34>)
  401162:	601a      	str	r2, [r3, #0]
}
  401164:	bf00      	nop
  401166:	370c      	adds	r7, #12
  401168:	46bd      	mov	sp, r7
  40116a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40116e:	4770      	bx	lr
  401170:	400e1810 	.word	0x400e1810
  401174:	a5100000 	.word	0xa5100000
  401178:	a5000008 	.word	0xa5000008

0040117c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40117c:	b480      	push	{r7}
  40117e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401180:	4b09      	ldr	r3, [pc, #36]	; (4011a8 <pmc_osc_is_ready_32kxtal+0x2c>)
  401182:	695b      	ldr	r3, [r3, #20]
  401184:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401188:	2b00      	cmp	r3, #0
  40118a:	d007      	beq.n	40119c <pmc_osc_is_ready_32kxtal+0x20>
  40118c:	4b07      	ldr	r3, [pc, #28]	; (4011ac <pmc_osc_is_ready_32kxtal+0x30>)
  40118e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401190:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401194:	2b00      	cmp	r3, #0
  401196:	d001      	beq.n	40119c <pmc_osc_is_ready_32kxtal+0x20>
  401198:	2301      	movs	r3, #1
  40119a:	e000      	b.n	40119e <pmc_osc_is_ready_32kxtal+0x22>
  40119c:	2300      	movs	r3, #0
}
  40119e:	4618      	mov	r0, r3
  4011a0:	46bd      	mov	sp, r7
  4011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a6:	4770      	bx	lr
  4011a8:	400e1810 	.word	0x400e1810
  4011ac:	400e0600 	.word	0x400e0600

004011b0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4011b0:	b480      	push	{r7}
  4011b2:	b083      	sub	sp, #12
  4011b4:	af00      	add	r7, sp, #0
  4011b6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4011b8:	4915      	ldr	r1, [pc, #84]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011ba:	4b15      	ldr	r3, [pc, #84]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011bc:	6a1a      	ldr	r2, [r3, #32]
  4011be:	4b15      	ldr	r3, [pc, #84]	; (401214 <pmc_switch_mainck_to_fastrc+0x64>)
  4011c0:	4313      	orrs	r3, r2
  4011c2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011c4:	bf00      	nop
  4011c6:	4b12      	ldr	r3, [pc, #72]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011ce:	2b00      	cmp	r3, #0
  4011d0:	d0f9      	beq.n	4011c6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011d2:	490f      	ldr	r1, [pc, #60]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011d4:	4b0e      	ldr	r3, [pc, #56]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011d6:	6a1a      	ldr	r2, [r3, #32]
  4011d8:	4b0f      	ldr	r3, [pc, #60]	; (401218 <pmc_switch_mainck_to_fastrc+0x68>)
  4011da:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4011dc:	687a      	ldr	r2, [r7, #4]
  4011de:	4313      	orrs	r3, r2
  4011e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4011e4:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011e6:	bf00      	nop
  4011e8:	4b09      	ldr	r3, [pc, #36]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011f0:	2b00      	cmp	r3, #0
  4011f2:	d0f9      	beq.n	4011e8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4011f4:	4906      	ldr	r1, [pc, #24]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011f6:	4b06      	ldr	r3, [pc, #24]	; (401210 <pmc_switch_mainck_to_fastrc+0x60>)
  4011f8:	6a1a      	ldr	r2, [r3, #32]
  4011fa:	4b08      	ldr	r3, [pc, #32]	; (40121c <pmc_switch_mainck_to_fastrc+0x6c>)
  4011fc:	4013      	ands	r3, r2
  4011fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401202:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401204:	bf00      	nop
  401206:	370c      	adds	r7, #12
  401208:	46bd      	mov	sp, r7
  40120a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40120e:	4770      	bx	lr
  401210:	400e0600 	.word	0x400e0600
  401214:	00370008 	.word	0x00370008
  401218:	ffc8ff8f 	.word	0xffc8ff8f
  40121c:	fec8ffff 	.word	0xfec8ffff

00401220 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401220:	b480      	push	{r7}
  401222:	b083      	sub	sp, #12
  401224:	af00      	add	r7, sp, #0
  401226:	6078      	str	r0, [r7, #4]
  401228:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40122a:	687b      	ldr	r3, [r7, #4]
  40122c:	2b00      	cmp	r3, #0
  40122e:	d008      	beq.n	401242 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401230:	4913      	ldr	r1, [pc, #76]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  401232:	4b13      	ldr	r3, [pc, #76]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  401234:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401236:	4a13      	ldr	r2, [pc, #76]	; (401284 <pmc_switch_mainck_to_xtal+0x64>)
  401238:	401a      	ands	r2, r3
  40123a:	4b13      	ldr	r3, [pc, #76]	; (401288 <pmc_switch_mainck_to_xtal+0x68>)
  40123c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40123e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401240:	e018      	b.n	401274 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401242:	490f      	ldr	r1, [pc, #60]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  401244:	4b0e      	ldr	r3, [pc, #56]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  401246:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401248:	4b10      	ldr	r3, [pc, #64]	; (40128c <pmc_switch_mainck_to_xtal+0x6c>)
  40124a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40124c:	683a      	ldr	r2, [r7, #0]
  40124e:	0212      	lsls	r2, r2, #8
  401250:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401252:	431a      	orrs	r2, r3
  401254:	4b0e      	ldr	r3, [pc, #56]	; (401290 <pmc_switch_mainck_to_xtal+0x70>)
  401256:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401258:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40125a:	bf00      	nop
  40125c:	4b08      	ldr	r3, [pc, #32]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  40125e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401260:	f003 0301 	and.w	r3, r3, #1
  401264:	2b00      	cmp	r3, #0
  401266:	d0f9      	beq.n	40125c <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401268:	4905      	ldr	r1, [pc, #20]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  40126a:	4b05      	ldr	r3, [pc, #20]	; (401280 <pmc_switch_mainck_to_xtal+0x60>)
  40126c:	6a1a      	ldr	r2, [r3, #32]
  40126e:	4b09      	ldr	r3, [pc, #36]	; (401294 <pmc_switch_mainck_to_xtal+0x74>)
  401270:	4313      	orrs	r3, r2
  401272:	620b      	str	r3, [r1, #32]
	}
}
  401274:	bf00      	nop
  401276:	370c      	adds	r7, #12
  401278:	46bd      	mov	sp, r7
  40127a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40127e:	4770      	bx	lr
  401280:	400e0600 	.word	0x400e0600
  401284:	fec8fffc 	.word	0xfec8fffc
  401288:	01370002 	.word	0x01370002
  40128c:	ffc8fffc 	.word	0xffc8fffc
  401290:	00370001 	.word	0x00370001
  401294:	01370000 	.word	0x01370000

00401298 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401298:	b480      	push	{r7}
  40129a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40129c:	4b04      	ldr	r3, [pc, #16]	; (4012b0 <pmc_osc_is_ready_mainck+0x18>)
  40129e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4012a4:	4618      	mov	r0, r3
  4012a6:	46bd      	mov	sp, r7
  4012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012ac:	4770      	bx	lr
  4012ae:	bf00      	nop
  4012b0:	400e0600 	.word	0x400e0600

004012b4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4012b4:	b480      	push	{r7}
  4012b6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012b8:	4b04      	ldr	r3, [pc, #16]	; (4012cc <pmc_disable_pllack+0x18>)
  4012ba:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012be:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4012c0:	bf00      	nop
  4012c2:	46bd      	mov	sp, r7
  4012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c8:	4770      	bx	lr
  4012ca:	bf00      	nop
  4012cc:	400e0600 	.word	0x400e0600

004012d0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4012d0:	b480      	push	{r7}
  4012d2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012d4:	4b04      	ldr	r3, [pc, #16]	; (4012e8 <pmc_is_locked_pllack+0x18>)
  4012d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012d8:	f003 0302 	and.w	r3, r3, #2
}
  4012dc:	4618      	mov	r0, r3
  4012de:	46bd      	mov	sp, r7
  4012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e4:	4770      	bx	lr
  4012e6:	bf00      	nop
  4012e8:	400e0600 	.word	0x400e0600

004012ec <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4012ec:	b480      	push	{r7}
  4012ee:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4012f0:	4b04      	ldr	r3, [pc, #16]	; (401304 <pmc_is_locked_upll+0x18>)
  4012f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4012f8:	4618      	mov	r0, r3
  4012fa:	46bd      	mov	sp, r7
  4012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401300:	4770      	bx	lr
  401302:	bf00      	nop
  401304:	400e0600 	.word	0x400e0600

00401308 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401308:	b480      	push	{r7}
  40130a:	b083      	sub	sp, #12
  40130c:	af00      	add	r7, sp, #0
  40130e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401310:	687b      	ldr	r3, [r7, #4]
  401312:	2b3f      	cmp	r3, #63	; 0x3f
  401314:	d901      	bls.n	40131a <pmc_enable_periph_clk+0x12>
		return 1;
  401316:	2301      	movs	r3, #1
  401318:	e02f      	b.n	40137a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40131a:	687b      	ldr	r3, [r7, #4]
  40131c:	2b1f      	cmp	r3, #31
  40131e:	d813      	bhi.n	401348 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401320:	4b19      	ldr	r3, [pc, #100]	; (401388 <pmc_enable_periph_clk+0x80>)
  401322:	699a      	ldr	r2, [r3, #24]
  401324:	2101      	movs	r1, #1
  401326:	687b      	ldr	r3, [r7, #4]
  401328:	fa01 f303 	lsl.w	r3, r1, r3
  40132c:	401a      	ands	r2, r3
  40132e:	2101      	movs	r1, #1
  401330:	687b      	ldr	r3, [r7, #4]
  401332:	fa01 f303 	lsl.w	r3, r1, r3
  401336:	429a      	cmp	r2, r3
  401338:	d01e      	beq.n	401378 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40133a:	4a13      	ldr	r2, [pc, #76]	; (401388 <pmc_enable_periph_clk+0x80>)
  40133c:	2101      	movs	r1, #1
  40133e:	687b      	ldr	r3, [r7, #4]
  401340:	fa01 f303 	lsl.w	r3, r1, r3
  401344:	6113      	str	r3, [r2, #16]
  401346:	e017      	b.n	401378 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	3b20      	subs	r3, #32
  40134c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40134e:	4b0e      	ldr	r3, [pc, #56]	; (401388 <pmc_enable_periph_clk+0x80>)
  401350:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401354:	2101      	movs	r1, #1
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	fa01 f303 	lsl.w	r3, r1, r3
  40135c:	401a      	ands	r2, r3
  40135e:	2101      	movs	r1, #1
  401360:	687b      	ldr	r3, [r7, #4]
  401362:	fa01 f303 	lsl.w	r3, r1, r3
  401366:	429a      	cmp	r2, r3
  401368:	d006      	beq.n	401378 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40136a:	4a07      	ldr	r2, [pc, #28]	; (401388 <pmc_enable_periph_clk+0x80>)
  40136c:	2101      	movs	r1, #1
  40136e:	687b      	ldr	r3, [r7, #4]
  401370:	fa01 f303 	lsl.w	r3, r1, r3
  401374:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401378:	2300      	movs	r3, #0
}
  40137a:	4618      	mov	r0, r3
  40137c:	370c      	adds	r7, #12
  40137e:	46bd      	mov	sp, r7
  401380:	f85d 7b04 	ldr.w	r7, [sp], #4
  401384:	4770      	bx	lr
  401386:	bf00      	nop
  401388:	400e0600 	.word	0x400e0600

0040138c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40138c:	b480      	push	{r7}
  40138e:	b085      	sub	sp, #20
  401390:	af00      	add	r7, sp, #0
  401392:	6078      	str	r0, [r7, #4]
  401394:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401396:	2300      	movs	r3, #0
  401398:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40139a:	687b      	ldr	r3, [r7, #4]
  40139c:	22ac      	movs	r2, #172	; 0xac
  40139e:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4013a0:	683b      	ldr	r3, [r7, #0]
  4013a2:	681a      	ldr	r2, [r3, #0]
  4013a4:	683b      	ldr	r3, [r7, #0]
  4013a6:	685b      	ldr	r3, [r3, #4]
  4013a8:	fbb2 f3f3 	udiv	r3, r2, r3
  4013ac:	091b      	lsrs	r3, r3, #4
  4013ae:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4013b0:	68fb      	ldr	r3, [r7, #12]
  4013b2:	2b00      	cmp	r3, #0
  4013b4:	d003      	beq.n	4013be <uart_init+0x32>
  4013b6:	68fb      	ldr	r3, [r7, #12]
  4013b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4013bc:	d301      	bcc.n	4013c2 <uart_init+0x36>
		return 1;
  4013be:	2301      	movs	r3, #1
  4013c0:	e00a      	b.n	4013d8 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  4013c2:	687b      	ldr	r3, [r7, #4]
  4013c4:	68fa      	ldr	r2, [r7, #12]
  4013c6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4013c8:	683b      	ldr	r3, [r7, #0]
  4013ca:	689a      	ldr	r2, [r3, #8]
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4013d0:	687b      	ldr	r3, [r7, #4]
  4013d2:	2250      	movs	r2, #80	; 0x50
  4013d4:	601a      	str	r2, [r3, #0]

	return 0;
  4013d6:	2300      	movs	r3, #0
}
  4013d8:	4618      	mov	r0, r3
  4013da:	3714      	adds	r7, #20
  4013dc:	46bd      	mov	sp, r7
  4013de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013e2:	4770      	bx	lr

004013e4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4013e4:	b480      	push	{r7}
  4013e6:	b083      	sub	sp, #12
  4013e8:	af00      	add	r7, sp, #0
  4013ea:	6078      	str	r0, [r7, #4]
  4013ec:	460b      	mov	r3, r1
  4013ee:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4013f0:	687b      	ldr	r3, [r7, #4]
  4013f2:	695b      	ldr	r3, [r3, #20]
  4013f4:	f003 0302 	and.w	r3, r3, #2
  4013f8:	2b00      	cmp	r3, #0
  4013fa:	d101      	bne.n	401400 <uart_write+0x1c>
		return 1;
  4013fc:	2301      	movs	r3, #1
  4013fe:	e003      	b.n	401408 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401400:	78fa      	ldrb	r2, [r7, #3]
  401402:	687b      	ldr	r3, [r7, #4]
  401404:	61da      	str	r2, [r3, #28]
	return 0;
  401406:	2300      	movs	r3, #0
}
  401408:	4618      	mov	r0, r3
  40140a:	370c      	adds	r7, #12
  40140c:	46bd      	mov	sp, r7
  40140e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401412:	4770      	bx	lr

00401414 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401414:	b480      	push	{r7}
  401416:	b083      	sub	sp, #12
  401418:	af00      	add	r7, sp, #0
  40141a:	6078      	str	r0, [r7, #4]
  40141c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	695b      	ldr	r3, [r3, #20]
  401422:	f003 0301 	and.w	r3, r3, #1
  401426:	2b00      	cmp	r3, #0
  401428:	d101      	bne.n	40142e <uart_read+0x1a>
		return 1;
  40142a:	2301      	movs	r3, #1
  40142c:	e005      	b.n	40143a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40142e:	687b      	ldr	r3, [r7, #4]
  401430:	699b      	ldr	r3, [r3, #24]
  401432:	b2da      	uxtb	r2, r3
  401434:	683b      	ldr	r3, [r7, #0]
  401436:	701a      	strb	r2, [r3, #0]
	return 0;
  401438:	2300      	movs	r3, #0
}
  40143a:	4618      	mov	r0, r3
  40143c:	370c      	adds	r7, #12
  40143e:	46bd      	mov	sp, r7
  401440:	f85d 7b04 	ldr.w	r7, [sp], #4
  401444:	4770      	bx	lr
  401446:	bf00      	nop

00401448 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401448:	b480      	push	{r7}
  40144a:	b089      	sub	sp, #36	; 0x24
  40144c:	af00      	add	r7, sp, #0
  40144e:	60f8      	str	r0, [r7, #12]
  401450:	60b9      	str	r1, [r7, #8]
  401452:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401454:	68bb      	ldr	r3, [r7, #8]
  401456:	011a      	lsls	r2, r3, #4
  401458:	687b      	ldr	r3, [r7, #4]
  40145a:	429a      	cmp	r2, r3
  40145c:	d802      	bhi.n	401464 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40145e:	2310      	movs	r3, #16
  401460:	61fb      	str	r3, [r7, #28]
  401462:	e001      	b.n	401468 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401464:	2308      	movs	r3, #8
  401466:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401468:	687b      	ldr	r3, [r7, #4]
  40146a:	00da      	lsls	r2, r3, #3
  40146c:	69fb      	ldr	r3, [r7, #28]
  40146e:	68b9      	ldr	r1, [r7, #8]
  401470:	fb01 f303 	mul.w	r3, r1, r3
  401474:	085b      	lsrs	r3, r3, #1
  401476:	441a      	add	r2, r3
  401478:	69fb      	ldr	r3, [r7, #28]
  40147a:	68b9      	ldr	r1, [r7, #8]
  40147c:	fb01 f303 	mul.w	r3, r1, r3
  401480:	fbb2 f3f3 	udiv	r3, r2, r3
  401484:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401486:	69bb      	ldr	r3, [r7, #24]
  401488:	08db      	lsrs	r3, r3, #3
  40148a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40148c:	69bb      	ldr	r3, [r7, #24]
  40148e:	f003 0307 	and.w	r3, r3, #7
  401492:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401494:	697b      	ldr	r3, [r7, #20]
  401496:	2b00      	cmp	r3, #0
  401498:	d003      	beq.n	4014a2 <usart_set_async_baudrate+0x5a>
  40149a:	697b      	ldr	r3, [r7, #20]
  40149c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4014a0:	d301      	bcc.n	4014a6 <usart_set_async_baudrate+0x5e>
		return 1;
  4014a2:	2301      	movs	r3, #1
  4014a4:	e00f      	b.n	4014c6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4014a6:	69fb      	ldr	r3, [r7, #28]
  4014a8:	2b08      	cmp	r3, #8
  4014aa:	d105      	bne.n	4014b8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	685b      	ldr	r3, [r3, #4]
  4014b0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4014b4:	68fb      	ldr	r3, [r7, #12]
  4014b6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4014b8:	693b      	ldr	r3, [r7, #16]
  4014ba:	041a      	lsls	r2, r3, #16
  4014bc:	697b      	ldr	r3, [r7, #20]
  4014be:	431a      	orrs	r2, r3
  4014c0:	68fb      	ldr	r3, [r7, #12]
  4014c2:	621a      	str	r2, [r3, #32]

	return 0;
  4014c4:	2300      	movs	r3, #0
}
  4014c6:	4618      	mov	r0, r3
  4014c8:	3724      	adds	r7, #36	; 0x24
  4014ca:	46bd      	mov	sp, r7
  4014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop

004014d4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4014d4:	b580      	push	{r7, lr}
  4014d6:	b082      	sub	sp, #8
  4014d8:	af00      	add	r7, sp, #0
  4014da:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4014dc:	6878      	ldr	r0, [r7, #4]
  4014de:	4b0d      	ldr	r3, [pc, #52]	; (401514 <usart_reset+0x40>)
  4014e0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4014e2:	687b      	ldr	r3, [r7, #4]
  4014e4:	2200      	movs	r2, #0
  4014e6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4014e8:	687b      	ldr	r3, [r7, #4]
  4014ea:	2200      	movs	r2, #0
  4014ec:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014ee:	687b      	ldr	r3, [r7, #4]
  4014f0:	2200      	movs	r2, #0
  4014f2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4014f4:	6878      	ldr	r0, [r7, #4]
  4014f6:	4b08      	ldr	r3, [pc, #32]	; (401518 <usart_reset+0x44>)
  4014f8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4014fa:	6878      	ldr	r0, [r7, #4]
  4014fc:	4b07      	ldr	r3, [pc, #28]	; (40151c <usart_reset+0x48>)
  4014fe:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401500:	6878      	ldr	r0, [r7, #4]
  401502:	4b07      	ldr	r3, [pc, #28]	; (401520 <usart_reset+0x4c>)
  401504:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401506:	6878      	ldr	r0, [r7, #4]
  401508:	4b06      	ldr	r3, [pc, #24]	; (401524 <usart_reset+0x50>)
  40150a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  40150c:	bf00      	nop
  40150e:	3708      	adds	r7, #8
  401510:	46bd      	mov	sp, r7
  401512:	bd80      	pop	{r7, pc}
  401514:	004016bd 	.word	0x004016bd
  401518:	004015c9 	.word	0x004015c9
  40151c:	00401601 	.word	0x00401601
  401520:	0040161d 	.word	0x0040161d
  401524:	00401639 	.word	0x00401639

00401528 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401528:	b580      	push	{r7, lr}
  40152a:	b084      	sub	sp, #16
  40152c:	af00      	add	r7, sp, #0
  40152e:	60f8      	str	r0, [r7, #12]
  401530:	60b9      	str	r1, [r7, #8]
  401532:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401534:	68f8      	ldr	r0, [r7, #12]
  401536:	4b1a      	ldr	r3, [pc, #104]	; (4015a0 <usart_init_rs232+0x78>)
  401538:	4798      	blx	r3

	ul_reg_val = 0;
  40153a:	4b1a      	ldr	r3, [pc, #104]	; (4015a4 <usart_init_rs232+0x7c>)
  40153c:	2200      	movs	r2, #0
  40153e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401540:	68bb      	ldr	r3, [r7, #8]
  401542:	2b00      	cmp	r3, #0
  401544:	d009      	beq.n	40155a <usart_init_rs232+0x32>
  401546:	68bb      	ldr	r3, [r7, #8]
  401548:	681b      	ldr	r3, [r3, #0]
  40154a:	687a      	ldr	r2, [r7, #4]
  40154c:	4619      	mov	r1, r3
  40154e:	68f8      	ldr	r0, [r7, #12]
  401550:	4b15      	ldr	r3, [pc, #84]	; (4015a8 <usart_init_rs232+0x80>)
  401552:	4798      	blx	r3
  401554:	4603      	mov	r3, r0
  401556:	2b00      	cmp	r3, #0
  401558:	d001      	beq.n	40155e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40155a:	2301      	movs	r3, #1
  40155c:	e01b      	b.n	401596 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40155e:	68bb      	ldr	r3, [r7, #8]
  401560:	685a      	ldr	r2, [r3, #4]
  401562:	68bb      	ldr	r3, [r7, #8]
  401564:	689b      	ldr	r3, [r3, #8]
  401566:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401568:	68bb      	ldr	r3, [r7, #8]
  40156a:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40156c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40156e:	68bb      	ldr	r3, [r7, #8]
  401570:	68db      	ldr	r3, [r3, #12]
  401572:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401574:	4b0b      	ldr	r3, [pc, #44]	; (4015a4 <usart_init_rs232+0x7c>)
  401576:	681b      	ldr	r3, [r3, #0]
  401578:	4313      	orrs	r3, r2
  40157a:	4a0a      	ldr	r2, [pc, #40]	; (4015a4 <usart_init_rs232+0x7c>)
  40157c:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40157e:	4b09      	ldr	r3, [pc, #36]	; (4015a4 <usart_init_rs232+0x7c>)
  401580:	681b      	ldr	r3, [r3, #0]
  401582:	4a08      	ldr	r2, [pc, #32]	; (4015a4 <usart_init_rs232+0x7c>)
  401584:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401586:	68fb      	ldr	r3, [r7, #12]
  401588:	685a      	ldr	r2, [r3, #4]
  40158a:	4b06      	ldr	r3, [pc, #24]	; (4015a4 <usart_init_rs232+0x7c>)
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	431a      	orrs	r2, r3
  401590:	68fb      	ldr	r3, [r7, #12]
  401592:	605a      	str	r2, [r3, #4]

	return 0;
  401594:	2300      	movs	r3, #0
}
  401596:	4618      	mov	r0, r3
  401598:	3710      	adds	r7, #16
  40159a:	46bd      	mov	sp, r7
  40159c:	bd80      	pop	{r7, pc}
  40159e:	bf00      	nop
  4015a0:	004014d5 	.word	0x004014d5
  4015a4:	2040090c 	.word	0x2040090c
  4015a8:	00401449 	.word	0x00401449

004015ac <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4015ac:	b480      	push	{r7}
  4015ae:	b083      	sub	sp, #12
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4015b4:	687b      	ldr	r3, [r7, #4]
  4015b6:	2240      	movs	r2, #64	; 0x40
  4015b8:	601a      	str	r2, [r3, #0]
}
  4015ba:	bf00      	nop
  4015bc:	370c      	adds	r7, #12
  4015be:	46bd      	mov	sp, r7
  4015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c4:	4770      	bx	lr
  4015c6:	bf00      	nop

004015c8 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4015c8:	b480      	push	{r7}
  4015ca:	b083      	sub	sp, #12
  4015cc:	af00      	add	r7, sp, #0
  4015ce:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015d0:	687b      	ldr	r3, [r7, #4]
  4015d2:	2288      	movs	r2, #136	; 0x88
  4015d4:	601a      	str	r2, [r3, #0]
}
  4015d6:	bf00      	nop
  4015d8:	370c      	adds	r7, #12
  4015da:	46bd      	mov	sp, r7
  4015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e0:	4770      	bx	lr
  4015e2:	bf00      	nop

004015e4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4015e4:	b480      	push	{r7}
  4015e6:	b083      	sub	sp, #12
  4015e8:	af00      	add	r7, sp, #0
  4015ea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4015ec:	687b      	ldr	r3, [r7, #4]
  4015ee:	2210      	movs	r2, #16
  4015f0:	601a      	str	r2, [r3, #0]
}
  4015f2:	bf00      	nop
  4015f4:	370c      	adds	r7, #12
  4015f6:	46bd      	mov	sp, r7
  4015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop

00401600 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401600:	b480      	push	{r7}
  401602:	b083      	sub	sp, #12
  401604:	af00      	add	r7, sp, #0
  401606:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401608:	687b      	ldr	r3, [r7, #4]
  40160a:	2224      	movs	r2, #36	; 0x24
  40160c:	601a      	str	r2, [r3, #0]
}
  40160e:	bf00      	nop
  401610:	370c      	adds	r7, #12
  401612:	46bd      	mov	sp, r7
  401614:	f85d 7b04 	ldr.w	r7, [sp], #4
  401618:	4770      	bx	lr
  40161a:	bf00      	nop

0040161c <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  40161c:	b480      	push	{r7}
  40161e:	b083      	sub	sp, #12
  401620:	af00      	add	r7, sp, #0
  401622:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401624:	687b      	ldr	r3, [r7, #4]
  401626:	f44f 7280 	mov.w	r2, #256	; 0x100
  40162a:	601a      	str	r2, [r3, #0]
}
  40162c:	bf00      	nop
  40162e:	370c      	adds	r7, #12
  401630:	46bd      	mov	sp, r7
  401632:	f85d 7b04 	ldr.w	r7, [sp], #4
  401636:	4770      	bx	lr

00401638 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401638:	b480      	push	{r7}
  40163a:	b083      	sub	sp, #12
  40163c:	af00      	add	r7, sp, #0
  40163e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401640:	687b      	ldr	r3, [r7, #4]
  401642:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401646:	601a      	str	r2, [r3, #0]
}
  401648:	bf00      	nop
  40164a:	370c      	adds	r7, #12
  40164c:	46bd      	mov	sp, r7
  40164e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401652:	4770      	bx	lr

00401654 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401654:	b480      	push	{r7}
  401656:	b083      	sub	sp, #12
  401658:	af00      	add	r7, sp, #0
  40165a:	6078      	str	r0, [r7, #4]
  40165c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40165e:	687b      	ldr	r3, [r7, #4]
  401660:	695b      	ldr	r3, [r3, #20]
  401662:	f003 0302 	and.w	r3, r3, #2
  401666:	2b00      	cmp	r3, #0
  401668:	d101      	bne.n	40166e <usart_write+0x1a>
		return 1;
  40166a:	2301      	movs	r3, #1
  40166c:	e005      	b.n	40167a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40166e:	683b      	ldr	r3, [r7, #0]
  401670:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	61da      	str	r2, [r3, #28]
	return 0;
  401678:	2300      	movs	r3, #0
}
  40167a:	4618      	mov	r0, r3
  40167c:	370c      	adds	r7, #12
  40167e:	46bd      	mov	sp, r7
  401680:	f85d 7b04 	ldr.w	r7, [sp], #4
  401684:	4770      	bx	lr
  401686:	bf00      	nop

00401688 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401688:	b480      	push	{r7}
  40168a:	b083      	sub	sp, #12
  40168c:	af00      	add	r7, sp, #0
  40168e:	6078      	str	r0, [r7, #4]
  401690:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401692:	687b      	ldr	r3, [r7, #4]
  401694:	695b      	ldr	r3, [r3, #20]
  401696:	f003 0301 	and.w	r3, r3, #1
  40169a:	2b00      	cmp	r3, #0
  40169c:	d101      	bne.n	4016a2 <usart_read+0x1a>
		return 1;
  40169e:	2301      	movs	r3, #1
  4016a0:	e006      	b.n	4016b0 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016a2:	687b      	ldr	r3, [r7, #4]
  4016a4:	699b      	ldr	r3, [r3, #24]
  4016a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016aa:	683b      	ldr	r3, [r7, #0]
  4016ac:	601a      	str	r2, [r3, #0]

	return 0;
  4016ae:	2300      	movs	r3, #0
}
  4016b0:	4618      	mov	r0, r3
  4016b2:	370c      	adds	r7, #12
  4016b4:	46bd      	mov	sp, r7
  4016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ba:	4770      	bx	lr

004016bc <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4016bc:	b480      	push	{r7}
  4016be:	b083      	sub	sp, #12
  4016c0:	af00      	add	r7, sp, #0
  4016c2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4016c4:	687b      	ldr	r3, [r7, #4]
  4016c6:	4a04      	ldr	r2, [pc, #16]	; (4016d8 <usart_disable_writeprotect+0x1c>)
  4016c8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4016cc:	bf00      	nop
  4016ce:	370c      	adds	r7, #12
  4016d0:	46bd      	mov	sp, r7
  4016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016d6:	4770      	bx	lr
  4016d8:	55534100 	.word	0x55534100

004016dc <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016dc:	b480      	push	{r7}
  4016de:	b083      	sub	sp, #12
  4016e0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016e2:	f3ef 8310 	mrs	r3, PRIMASK
  4016e6:	607b      	str	r3, [r7, #4]
  return(result);
  4016e8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016ea:	2b00      	cmp	r3, #0
  4016ec:	bf0c      	ite	eq
  4016ee:	2301      	moveq	r3, #1
  4016f0:	2300      	movne	r3, #0
  4016f2:	b2db      	uxtb	r3, r3
  4016f4:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4016f6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4016f8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4016fc:	4b04      	ldr	r3, [pc, #16]	; (401710 <cpu_irq_save+0x34>)
  4016fe:	2200      	movs	r2, #0
  401700:	701a      	strb	r2, [r3, #0]
	return flags;
  401702:	683b      	ldr	r3, [r7, #0]
}
  401704:	4618      	mov	r0, r3
  401706:	370c      	adds	r7, #12
  401708:	46bd      	mov	sp, r7
  40170a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170e:	4770      	bx	lr
  401710:	2040000c 	.word	0x2040000c

00401714 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401714:	b480      	push	{r7}
  401716:	b083      	sub	sp, #12
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
	return (flags);
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2b00      	cmp	r3, #0
  401720:	bf14      	ite	ne
  401722:	2301      	movne	r3, #1
  401724:	2300      	moveq	r3, #0
  401726:	b2db      	uxtb	r3, r3
}
  401728:	4618      	mov	r0, r3
  40172a:	370c      	adds	r7, #12
  40172c:	46bd      	mov	sp, r7
  40172e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401732:	4770      	bx	lr

00401734 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401734:	b580      	push	{r7, lr}
  401736:	b082      	sub	sp, #8
  401738:	af00      	add	r7, sp, #0
  40173a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40173c:	6878      	ldr	r0, [r7, #4]
  40173e:	4b07      	ldr	r3, [pc, #28]	; (40175c <cpu_irq_restore+0x28>)
  401740:	4798      	blx	r3
  401742:	4603      	mov	r3, r0
  401744:	2b00      	cmp	r3, #0
  401746:	d005      	beq.n	401754 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401748:	4b05      	ldr	r3, [pc, #20]	; (401760 <cpu_irq_restore+0x2c>)
  40174a:	2201      	movs	r2, #1
  40174c:	701a      	strb	r2, [r3, #0]
  40174e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401752:	b662      	cpsie	i
}
  401754:	bf00      	nop
  401756:	3708      	adds	r7, #8
  401758:	46bd      	mov	sp, r7
  40175a:	bd80      	pop	{r7, pc}
  40175c:	00401715 	.word	0x00401715
  401760:	2040000c 	.word	0x2040000c

00401764 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401764:	b580      	push	{r7, lr}
  401766:	b084      	sub	sp, #16
  401768:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40176a:	4b1e      	ldr	r3, [pc, #120]	; (4017e4 <Reset_Handler+0x80>)
  40176c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40176e:	4b1e      	ldr	r3, [pc, #120]	; (4017e8 <Reset_Handler+0x84>)
  401770:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401772:	68fa      	ldr	r2, [r7, #12]
  401774:	68bb      	ldr	r3, [r7, #8]
  401776:	429a      	cmp	r2, r3
  401778:	d00c      	beq.n	401794 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40177a:	e007      	b.n	40178c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40177c:	68bb      	ldr	r3, [r7, #8]
  40177e:	1d1a      	adds	r2, r3, #4
  401780:	60ba      	str	r2, [r7, #8]
  401782:	68fa      	ldr	r2, [r7, #12]
  401784:	1d11      	adds	r1, r2, #4
  401786:	60f9      	str	r1, [r7, #12]
  401788:	6812      	ldr	r2, [r2, #0]
  40178a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  40178c:	68bb      	ldr	r3, [r7, #8]
  40178e:	4a17      	ldr	r2, [pc, #92]	; (4017ec <Reset_Handler+0x88>)
  401790:	4293      	cmp	r3, r2
  401792:	d3f3      	bcc.n	40177c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401794:	4b16      	ldr	r3, [pc, #88]	; (4017f0 <Reset_Handler+0x8c>)
  401796:	60bb      	str	r3, [r7, #8]
  401798:	e004      	b.n	4017a4 <Reset_Handler+0x40>
                *pDest++ = 0;
  40179a:	68bb      	ldr	r3, [r7, #8]
  40179c:	1d1a      	adds	r2, r3, #4
  40179e:	60ba      	str	r2, [r7, #8]
  4017a0:	2200      	movs	r2, #0
  4017a2:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4017a4:	68bb      	ldr	r3, [r7, #8]
  4017a6:	4a13      	ldr	r2, [pc, #76]	; (4017f4 <Reset_Handler+0x90>)
  4017a8:	4293      	cmp	r3, r2
  4017aa:	d3f6      	bcc.n	40179a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4017ac:	4b12      	ldr	r3, [pc, #72]	; (4017f8 <Reset_Handler+0x94>)
  4017ae:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4017b0:	4a12      	ldr	r2, [pc, #72]	; (4017fc <Reset_Handler+0x98>)
  4017b2:	68fb      	ldr	r3, [r7, #12]
  4017b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4017b8:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4017ba:	4b11      	ldr	r3, [pc, #68]	; (401800 <Reset_Handler+0x9c>)
  4017bc:	4798      	blx	r3
  4017be:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4017c0:	4a10      	ldr	r2, [pc, #64]	; (401804 <Reset_Handler+0xa0>)
  4017c2:	4b10      	ldr	r3, [pc, #64]	; (401804 <Reset_Handler+0xa0>)
  4017c4:	681b      	ldr	r3, [r3, #0]
  4017c6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017ca:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4017cc:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4017d0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4017d4:	6878      	ldr	r0, [r7, #4]
  4017d6:	4b0c      	ldr	r3, [pc, #48]	; (401808 <Reset_Handler+0xa4>)
  4017d8:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4017da:	4b0c      	ldr	r3, [pc, #48]	; (40180c <Reset_Handler+0xa8>)
  4017dc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4017de:	4b0c      	ldr	r3, [pc, #48]	; (401810 <Reset_Handler+0xac>)
  4017e0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4017e2:	e7fe      	b.n	4017e2 <Reset_Handler+0x7e>
  4017e4:	004055cc 	.word	0x004055cc
  4017e8:	20400000 	.word	0x20400000
  4017ec:	2040087c 	.word	0x2040087c
  4017f0:	2040087c 	.word	0x2040087c
  4017f4:	20400958 	.word	0x20400958
  4017f8:	00400000 	.word	0x00400000
  4017fc:	e000ed00 	.word	0xe000ed00
  401800:	004016dd 	.word	0x004016dd
  401804:	e000ed88 	.word	0xe000ed88
  401808:	00401735 	.word	0x00401735
  40180c:	004025e1 	.word	0x004025e1
  401810:	00402139 	.word	0x00402139

00401814 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401814:	b480      	push	{r7}
  401816:	af00      	add	r7, sp, #0
        while (1) {
        }
  401818:	e7fe      	b.n	401818 <Dummy_Handler+0x4>
  40181a:	bf00      	nop

0040181c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  40181c:	b480      	push	{r7}
  40181e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401820:	4b52      	ldr	r3, [pc, #328]	; (40196c <SystemCoreClockUpdate+0x150>)
  401822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401824:	f003 0303 	and.w	r3, r3, #3
  401828:	2b01      	cmp	r3, #1
  40182a:	d014      	beq.n	401856 <SystemCoreClockUpdate+0x3a>
  40182c:	2b01      	cmp	r3, #1
  40182e:	d302      	bcc.n	401836 <SystemCoreClockUpdate+0x1a>
  401830:	2b02      	cmp	r3, #2
  401832:	d038      	beq.n	4018a6 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401834:	e07a      	b.n	40192c <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401836:	4b4e      	ldr	r3, [pc, #312]	; (401970 <SystemCoreClockUpdate+0x154>)
  401838:	695b      	ldr	r3, [r3, #20]
  40183a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40183e:	2b00      	cmp	r3, #0
  401840:	d004      	beq.n	40184c <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401842:	4b4c      	ldr	r3, [pc, #304]	; (401974 <SystemCoreClockUpdate+0x158>)
  401844:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401848:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  40184a:	e06f      	b.n	40192c <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40184c:	4b49      	ldr	r3, [pc, #292]	; (401974 <SystemCoreClockUpdate+0x158>)
  40184e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401852:	601a      	str	r2, [r3, #0]
      }
    break;
  401854:	e06a      	b.n	40192c <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401856:	4b45      	ldr	r3, [pc, #276]	; (40196c <SystemCoreClockUpdate+0x150>)
  401858:	6a1b      	ldr	r3, [r3, #32]
  40185a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40185e:	2b00      	cmp	r3, #0
  401860:	d003      	beq.n	40186a <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401862:	4b44      	ldr	r3, [pc, #272]	; (401974 <SystemCoreClockUpdate+0x158>)
  401864:	4a44      	ldr	r2, [pc, #272]	; (401978 <SystemCoreClockUpdate+0x15c>)
  401866:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  401868:	e060      	b.n	40192c <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40186a:	4b42      	ldr	r3, [pc, #264]	; (401974 <SystemCoreClockUpdate+0x158>)
  40186c:	4a43      	ldr	r2, [pc, #268]	; (40197c <SystemCoreClockUpdate+0x160>)
  40186e:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401870:	4b3e      	ldr	r3, [pc, #248]	; (40196c <SystemCoreClockUpdate+0x150>)
  401872:	6a1b      	ldr	r3, [r3, #32]
  401874:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401878:	2b10      	cmp	r3, #16
  40187a:	d004      	beq.n	401886 <SystemCoreClockUpdate+0x6a>
  40187c:	2b20      	cmp	r3, #32
  40187e:	d008      	beq.n	401892 <SystemCoreClockUpdate+0x76>
  401880:	2b00      	cmp	r3, #0
  401882:	d00e      	beq.n	4018a2 <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  401884:	e00e      	b.n	4018a4 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  401886:	4b3b      	ldr	r3, [pc, #236]	; (401974 <SystemCoreClockUpdate+0x158>)
  401888:	681b      	ldr	r3, [r3, #0]
  40188a:	005b      	lsls	r3, r3, #1
  40188c:	4a39      	ldr	r2, [pc, #228]	; (401974 <SystemCoreClockUpdate+0x158>)
  40188e:	6013      	str	r3, [r2, #0]
          break;
  401890:	e008      	b.n	4018a4 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  401892:	4b38      	ldr	r3, [pc, #224]	; (401974 <SystemCoreClockUpdate+0x158>)
  401894:	681a      	ldr	r2, [r3, #0]
  401896:	4613      	mov	r3, r2
  401898:	005b      	lsls	r3, r3, #1
  40189a:	4413      	add	r3, r2
  40189c:	4a35      	ldr	r2, [pc, #212]	; (401974 <SystemCoreClockUpdate+0x158>)
  40189e:	6013      	str	r3, [r2, #0]
          break;
  4018a0:	e000      	b.n	4018a4 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4018a2:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4018a4:	e042      	b.n	40192c <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4018a6:	4b31      	ldr	r3, [pc, #196]	; (40196c <SystemCoreClockUpdate+0x150>)
  4018a8:	6a1b      	ldr	r3, [r3, #32]
  4018aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4018ae:	2b00      	cmp	r3, #0
  4018b0:	d003      	beq.n	4018ba <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4018b2:	4b30      	ldr	r3, [pc, #192]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018b4:	4a30      	ldr	r2, [pc, #192]	; (401978 <SystemCoreClockUpdate+0x15c>)
  4018b6:	601a      	str	r2, [r3, #0]
  4018b8:	e01c      	b.n	4018f4 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4018ba:	4b2e      	ldr	r3, [pc, #184]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018bc:	4a2f      	ldr	r2, [pc, #188]	; (40197c <SystemCoreClockUpdate+0x160>)
  4018be:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4018c0:	4b2a      	ldr	r3, [pc, #168]	; (40196c <SystemCoreClockUpdate+0x150>)
  4018c2:	6a1b      	ldr	r3, [r3, #32]
  4018c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018c8:	2b10      	cmp	r3, #16
  4018ca:	d004      	beq.n	4018d6 <SystemCoreClockUpdate+0xba>
  4018cc:	2b20      	cmp	r3, #32
  4018ce:	d008      	beq.n	4018e2 <SystemCoreClockUpdate+0xc6>
  4018d0:	2b00      	cmp	r3, #0
  4018d2:	d00e      	beq.n	4018f2 <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4018d4:	e00e      	b.n	4018f4 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4018d6:	4b27      	ldr	r3, [pc, #156]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018d8:	681b      	ldr	r3, [r3, #0]
  4018da:	005b      	lsls	r3, r3, #1
  4018dc:	4a25      	ldr	r2, [pc, #148]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018de:	6013      	str	r3, [r2, #0]
          break;
  4018e0:	e008      	b.n	4018f4 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4018e2:	4b24      	ldr	r3, [pc, #144]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018e4:	681a      	ldr	r2, [r3, #0]
  4018e6:	4613      	mov	r3, r2
  4018e8:	005b      	lsls	r3, r3, #1
  4018ea:	4413      	add	r3, r2
  4018ec:	4a21      	ldr	r2, [pc, #132]	; (401974 <SystemCoreClockUpdate+0x158>)
  4018ee:	6013      	str	r3, [r2, #0]
          break;
  4018f0:	e000      	b.n	4018f4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4018f2:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018f4:	4b1d      	ldr	r3, [pc, #116]	; (40196c <SystemCoreClockUpdate+0x150>)
  4018f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018f8:	f003 0303 	and.w	r3, r3, #3
  4018fc:	2b02      	cmp	r3, #2
  4018fe:	d114      	bne.n	40192a <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401900:	4b1a      	ldr	r3, [pc, #104]	; (40196c <SystemCoreClockUpdate+0x150>)
  401902:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401904:	4b1e      	ldr	r3, [pc, #120]	; (401980 <SystemCoreClockUpdate+0x164>)
  401906:	4013      	ands	r3, r2
  401908:	0c1b      	lsrs	r3, r3, #16
  40190a:	3301      	adds	r3, #1
  40190c:	4a19      	ldr	r2, [pc, #100]	; (401974 <SystemCoreClockUpdate+0x158>)
  40190e:	6812      	ldr	r2, [r2, #0]
  401910:	fb02 f303 	mul.w	r3, r2, r3
  401914:	4a17      	ldr	r2, [pc, #92]	; (401974 <SystemCoreClockUpdate+0x158>)
  401916:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401918:	4b14      	ldr	r3, [pc, #80]	; (40196c <SystemCoreClockUpdate+0x150>)
  40191a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40191c:	b2db      	uxtb	r3, r3
  40191e:	4a15      	ldr	r2, [pc, #84]	; (401974 <SystemCoreClockUpdate+0x158>)
  401920:	6812      	ldr	r2, [r2, #0]
  401922:	fbb2 f3f3 	udiv	r3, r2, r3
  401926:	4a13      	ldr	r2, [pc, #76]	; (401974 <SystemCoreClockUpdate+0x158>)
  401928:	6013      	str	r3, [r2, #0]
      }
    break;
  40192a:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40192c:	4b0f      	ldr	r3, [pc, #60]	; (40196c <SystemCoreClockUpdate+0x150>)
  40192e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401930:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401934:	2b70      	cmp	r3, #112	; 0x70
  401936:	d108      	bne.n	40194a <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401938:	4b0e      	ldr	r3, [pc, #56]	; (401974 <SystemCoreClockUpdate+0x158>)
  40193a:	681b      	ldr	r3, [r3, #0]
  40193c:	4a11      	ldr	r2, [pc, #68]	; (401984 <SystemCoreClockUpdate+0x168>)
  40193e:	fba2 2303 	umull	r2, r3, r2, r3
  401942:	085b      	lsrs	r3, r3, #1
  401944:	4a0b      	ldr	r2, [pc, #44]	; (401974 <SystemCoreClockUpdate+0x158>)
  401946:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401948:	e00a      	b.n	401960 <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40194a:	4b08      	ldr	r3, [pc, #32]	; (40196c <SystemCoreClockUpdate+0x150>)
  40194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40194e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401952:	091b      	lsrs	r3, r3, #4
  401954:	4a07      	ldr	r2, [pc, #28]	; (401974 <SystemCoreClockUpdate+0x158>)
  401956:	6812      	ldr	r2, [r2, #0]
  401958:	fa22 f303 	lsr.w	r3, r2, r3
  40195c:	4a05      	ldr	r2, [pc, #20]	; (401974 <SystemCoreClockUpdate+0x158>)
  40195e:	6013      	str	r3, [r2, #0]
  }
}
  401960:	bf00      	nop
  401962:	46bd      	mov	sp, r7
  401964:	f85d 7b04 	ldr.w	r7, [sp], #4
  401968:	4770      	bx	lr
  40196a:	bf00      	nop
  40196c:	400e0600 	.word	0x400e0600
  401970:	400e1810 	.word	0x400e1810
  401974:	20400010 	.word	0x20400010
  401978:	00b71b00 	.word	0x00b71b00
  40197c:	003d0900 	.word	0x003d0900
  401980:	07ff0000 	.word	0x07ff0000
  401984:	aaaaaaab 	.word	0xaaaaaaab

00401988 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401988:	b480      	push	{r7}
  40198a:	b083      	sub	sp, #12
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	4a19      	ldr	r2, [pc, #100]	; (4019f8 <system_init_flash+0x70>)
  401994:	4293      	cmp	r3, r2
  401996:	d804      	bhi.n	4019a2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401998:	4b18      	ldr	r3, [pc, #96]	; (4019fc <system_init_flash+0x74>)
  40199a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40199e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019a0:	e023      	b.n	4019ea <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	4a16      	ldr	r2, [pc, #88]	; (401a00 <system_init_flash+0x78>)
  4019a6:	4293      	cmp	r3, r2
  4019a8:	d803      	bhi.n	4019b2 <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4019aa:	4b14      	ldr	r3, [pc, #80]	; (4019fc <system_init_flash+0x74>)
  4019ac:	4a15      	ldr	r2, [pc, #84]	; (401a04 <system_init_flash+0x7c>)
  4019ae:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019b0:	e01b      	b.n	4019ea <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4019b2:	687b      	ldr	r3, [r7, #4]
  4019b4:	4a14      	ldr	r2, [pc, #80]	; (401a08 <system_init_flash+0x80>)
  4019b6:	4293      	cmp	r3, r2
  4019b8:	d803      	bhi.n	4019c2 <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4019ba:	4b10      	ldr	r3, [pc, #64]	; (4019fc <system_init_flash+0x74>)
  4019bc:	4a13      	ldr	r2, [pc, #76]	; (401a0c <system_init_flash+0x84>)
  4019be:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019c0:	e013      	b.n	4019ea <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4019c2:	687b      	ldr	r3, [r7, #4]
  4019c4:	4a12      	ldr	r2, [pc, #72]	; (401a10 <system_init_flash+0x88>)
  4019c6:	4293      	cmp	r3, r2
  4019c8:	d803      	bhi.n	4019d2 <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4019ca:	4b0c      	ldr	r3, [pc, #48]	; (4019fc <system_init_flash+0x74>)
  4019cc:	4a11      	ldr	r2, [pc, #68]	; (401a14 <system_init_flash+0x8c>)
  4019ce:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019d0:	e00b      	b.n	4019ea <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019d2:	687b      	ldr	r3, [r7, #4]
  4019d4:	4a10      	ldr	r2, [pc, #64]	; (401a18 <system_init_flash+0x90>)
  4019d6:	4293      	cmp	r3, r2
  4019d8:	d804      	bhi.n	4019e4 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019da:	4b08      	ldr	r3, [pc, #32]	; (4019fc <system_init_flash+0x74>)
  4019dc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4019e0:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019e2:	e002      	b.n	4019ea <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019e4:	4b05      	ldr	r3, [pc, #20]	; (4019fc <system_init_flash+0x74>)
  4019e6:	4a0d      	ldr	r2, [pc, #52]	; (401a1c <system_init_flash+0x94>)
  4019e8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4019ea:	bf00      	nop
  4019ec:	370c      	adds	r7, #12
  4019ee:	46bd      	mov	sp, r7
  4019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019f4:	4770      	bx	lr
  4019f6:	bf00      	nop
  4019f8:	01312cff 	.word	0x01312cff
  4019fc:	400e0c00 	.word	0x400e0c00
  401a00:	026259ff 	.word	0x026259ff
  401a04:	04000100 	.word	0x04000100
  401a08:	039386ff 	.word	0x039386ff
  401a0c:	04000200 	.word	0x04000200
  401a10:	04c4b3ff 	.word	0x04c4b3ff
  401a14:	04000300 	.word	0x04000300
  401a18:	05f5e0ff 	.word	0x05f5e0ff
  401a1c:	04000500 	.word	0x04000500

00401a20 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401a20:	b480      	push	{r7}
  401a22:	b085      	sub	sp, #20
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401a28:	4b10      	ldr	r3, [pc, #64]	; (401a6c <_sbrk+0x4c>)
  401a2a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401a2c:	4b10      	ldr	r3, [pc, #64]	; (401a70 <_sbrk+0x50>)
  401a2e:	681b      	ldr	r3, [r3, #0]
  401a30:	2b00      	cmp	r3, #0
  401a32:	d102      	bne.n	401a3a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401a34:	4b0e      	ldr	r3, [pc, #56]	; (401a70 <_sbrk+0x50>)
  401a36:	4a0f      	ldr	r2, [pc, #60]	; (401a74 <_sbrk+0x54>)
  401a38:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a3a:	4b0d      	ldr	r3, [pc, #52]	; (401a70 <_sbrk+0x50>)
  401a3c:	681b      	ldr	r3, [r3, #0]
  401a3e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401a40:	68ba      	ldr	r2, [r7, #8]
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	441a      	add	r2, r3
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	429a      	cmp	r2, r3
  401a4a:	dd02      	ble.n	401a52 <_sbrk+0x32>
		return (caddr_t) -1;	
  401a4c:	f04f 33ff 	mov.w	r3, #4294967295
  401a50:	e006      	b.n	401a60 <_sbrk+0x40>
	}

	heap += incr;
  401a52:	4b07      	ldr	r3, [pc, #28]	; (401a70 <_sbrk+0x50>)
  401a54:	681a      	ldr	r2, [r3, #0]
  401a56:	687b      	ldr	r3, [r7, #4]
  401a58:	4413      	add	r3, r2
  401a5a:	4a05      	ldr	r2, [pc, #20]	; (401a70 <_sbrk+0x50>)
  401a5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401a5e:	68bb      	ldr	r3, [r7, #8]
}
  401a60:	4618      	mov	r0, r3
  401a62:	3714      	adds	r7, #20
  401a64:	46bd      	mov	sp, r7
  401a66:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a6a:	4770      	bx	lr
  401a6c:	2045fffc 	.word	0x2045fffc
  401a70:	20400910 	.word	0x20400910
  401a74:	20402b58 	.word	0x20402b58

00401a78 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401a78:	b480      	push	{r7}
  401a7a:	b083      	sub	sp, #12
  401a7c:	af00      	add	r7, sp, #0
  401a7e:	6078      	str	r0, [r7, #4]
	return -1;
  401a80:	f04f 33ff 	mov.w	r3, #4294967295
}
  401a84:	4618      	mov	r0, r3
  401a86:	370c      	adds	r7, #12
  401a88:	46bd      	mov	sp, r7
  401a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8e:	4770      	bx	lr

00401a90 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401a90:	b480      	push	{r7}
  401a92:	b083      	sub	sp, #12
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
  401a98:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401a9a:	683b      	ldr	r3, [r7, #0]
  401a9c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401aa0:	605a      	str	r2, [r3, #4]

	return 0;
  401aa2:	2300      	movs	r3, #0
}
  401aa4:	4618      	mov	r0, r3
  401aa6:	370c      	adds	r7, #12
  401aa8:	46bd      	mov	sp, r7
  401aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aae:	4770      	bx	lr

00401ab0 <_isatty>:

extern int _isatty(int file)
{
  401ab0:	b480      	push	{r7}
  401ab2:	b083      	sub	sp, #12
  401ab4:	af00      	add	r7, sp, #0
  401ab6:	6078      	str	r0, [r7, #4]
	return 1;
  401ab8:	2301      	movs	r3, #1
}
  401aba:	4618      	mov	r0, r3
  401abc:	370c      	adds	r7, #12
  401abe:	46bd      	mov	sp, r7
  401ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac4:	4770      	bx	lr
  401ac6:	bf00      	nop

00401ac8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401ac8:	b480      	push	{r7}
  401aca:	b085      	sub	sp, #20
  401acc:	af00      	add	r7, sp, #0
  401ace:	60f8      	str	r0, [r7, #12]
  401ad0:	60b9      	str	r1, [r7, #8]
  401ad2:	607a      	str	r2, [r7, #4]
	return 0;
  401ad4:	2300      	movs	r3, #0
}
  401ad6:	4618      	mov	r0, r3
  401ad8:	3714      	adds	r7, #20
  401ada:	46bd      	mov	sp, r7
  401adc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae0:	4770      	bx	lr
  401ae2:	bf00      	nop

00401ae4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401ae4:	b480      	push	{r7}
  401ae6:	b083      	sub	sp, #12
  401ae8:	af00      	add	r7, sp, #0
  401aea:	4603      	mov	r3, r0
  401aec:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401aee:	4909      	ldr	r1, [pc, #36]	; (401b14 <NVIC_EnableIRQ+0x30>)
  401af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401af4:	095b      	lsrs	r3, r3, #5
  401af6:	79fa      	ldrb	r2, [r7, #7]
  401af8:	f002 021f 	and.w	r2, r2, #31
  401afc:	2001      	movs	r0, #1
  401afe:	fa00 f202 	lsl.w	r2, r0, r2
  401b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b06:	bf00      	nop
  401b08:	370c      	adds	r7, #12
  401b0a:	46bd      	mov	sp, r7
  401b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b10:	4770      	bx	lr
  401b12:	bf00      	nop
  401b14:	e000e100 	.word	0xe000e100

00401b18 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401b18:	b480      	push	{r7}
  401b1a:	b083      	sub	sp, #12
  401b1c:	af00      	add	r7, sp, #0
  401b1e:	4603      	mov	r3, r0
  401b20:	6039      	str	r1, [r7, #0]
  401b22:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b28:	2b00      	cmp	r3, #0
  401b2a:	da0b      	bge.n	401b44 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401b2c:	490d      	ldr	r1, [pc, #52]	; (401b64 <NVIC_SetPriority+0x4c>)
  401b2e:	79fb      	ldrb	r3, [r7, #7]
  401b30:	f003 030f 	and.w	r3, r3, #15
  401b34:	3b04      	subs	r3, #4
  401b36:	683a      	ldr	r2, [r7, #0]
  401b38:	b2d2      	uxtb	r2, r2
  401b3a:	0152      	lsls	r2, r2, #5
  401b3c:	b2d2      	uxtb	r2, r2
  401b3e:	440b      	add	r3, r1
  401b40:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401b42:	e009      	b.n	401b58 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b44:	4908      	ldr	r1, [pc, #32]	; (401b68 <NVIC_SetPriority+0x50>)
  401b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b4a:	683a      	ldr	r2, [r7, #0]
  401b4c:	b2d2      	uxtb	r2, r2
  401b4e:	0152      	lsls	r2, r2, #5
  401b50:	b2d2      	uxtb	r2, r2
  401b52:	440b      	add	r3, r1
  401b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401b58:	bf00      	nop
  401b5a:	370c      	adds	r7, #12
  401b5c:	46bd      	mov	sp, r7
  401b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b62:	4770      	bx	lr
  401b64:	e000ed00 	.word	0xe000ed00
  401b68:	e000e100 	.word	0xe000e100

00401b6c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401b6c:	b480      	push	{r7}
  401b6e:	b083      	sub	sp, #12
  401b70:	af00      	add	r7, sp, #0
  401b72:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b74:	687b      	ldr	r3, [r7, #4]
  401b76:	2b07      	cmp	r3, #7
  401b78:	d825      	bhi.n	401bc6 <osc_get_rate+0x5a>
  401b7a:	a201      	add	r2, pc, #4	; (adr r2, 401b80 <osc_get_rate+0x14>)
  401b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b80:	00401ba1 	.word	0x00401ba1
  401b84:	00401ba7 	.word	0x00401ba7
  401b88:	00401bad 	.word	0x00401bad
  401b8c:	00401bb3 	.word	0x00401bb3
  401b90:	00401bb7 	.word	0x00401bb7
  401b94:	00401bbb 	.word	0x00401bbb
  401b98:	00401bbf 	.word	0x00401bbf
  401b9c:	00401bc3 	.word	0x00401bc3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401ba0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401ba4:	e010      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401ba6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401baa:	e00d      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401bac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bb0:	e00a      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401bb2:	4b08      	ldr	r3, [pc, #32]	; (401bd4 <osc_get_rate+0x68>)
  401bb4:	e008      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401bb6:	4b08      	ldr	r3, [pc, #32]	; (401bd8 <osc_get_rate+0x6c>)
  401bb8:	e006      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401bba:	4b08      	ldr	r3, [pc, #32]	; (401bdc <osc_get_rate+0x70>)
  401bbc:	e004      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401bbe:	4b07      	ldr	r3, [pc, #28]	; (401bdc <osc_get_rate+0x70>)
  401bc0:	e002      	b.n	401bc8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401bc2:	4b06      	ldr	r3, [pc, #24]	; (401bdc <osc_get_rate+0x70>)
  401bc4:	e000      	b.n	401bc8 <osc_get_rate+0x5c>
	}

	return 0;
  401bc6:	2300      	movs	r3, #0
}
  401bc8:	4618      	mov	r0, r3
  401bca:	370c      	adds	r7, #12
  401bcc:	46bd      	mov	sp, r7
  401bce:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bd2:	4770      	bx	lr
  401bd4:	003d0900 	.word	0x003d0900
  401bd8:	007a1200 	.word	0x007a1200
  401bdc:	00b71b00 	.word	0x00b71b00

00401be0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401be0:	b580      	push	{r7, lr}
  401be2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401be4:	2006      	movs	r0, #6
  401be6:	4b05      	ldr	r3, [pc, #20]	; (401bfc <sysclk_get_main_hz+0x1c>)
  401be8:	4798      	blx	r3
  401bea:	4602      	mov	r2, r0
  401bec:	4613      	mov	r3, r2
  401bee:	009b      	lsls	r3, r3, #2
  401bf0:	4413      	add	r3, r2
  401bf2:	009a      	lsls	r2, r3, #2
  401bf4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401bf6:	4618      	mov	r0, r3
  401bf8:	bd80      	pop	{r7, pc}
  401bfa:	bf00      	nop
  401bfc:	00401b6d 	.word	0x00401b6d

00401c00 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401c00:	b580      	push	{r7, lr}
  401c02:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401c04:	4b02      	ldr	r3, [pc, #8]	; (401c10 <sysclk_get_cpu_hz+0x10>)
  401c06:	4798      	blx	r3
  401c08:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401c0a:	4618      	mov	r0, r3
  401c0c:	bd80      	pop	{r7, pc}
  401c0e:	bf00      	nop
  401c10:	00401be1 	.word	0x00401be1

00401c14 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401c14:	b580      	push	{r7, lr}
  401c16:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401c18:	4b02      	ldr	r3, [pc, #8]	; (401c24 <sysclk_get_peripheral_hz+0x10>)
  401c1a:	4798      	blx	r3
  401c1c:	4603      	mov	r3, r0
  401c1e:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401c20:	4618      	mov	r0, r3
  401c22:	bd80      	pop	{r7, pc}
  401c24:	00401be1 	.word	0x00401be1

00401c28 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401c28:	b580      	push	{r7, lr}
  401c2a:	b082      	sub	sp, #8
  401c2c:	af00      	add	r7, sp, #0
  401c2e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401c30:	6878      	ldr	r0, [r7, #4]
  401c32:	4b03      	ldr	r3, [pc, #12]	; (401c40 <sysclk_enable_peripheral_clock+0x18>)
  401c34:	4798      	blx	r3
}
  401c36:	bf00      	nop
  401c38:	3708      	adds	r7, #8
  401c3a:	46bd      	mov	sp, r7
  401c3c:	bd80      	pop	{r7, pc}
  401c3e:	bf00      	nop
  401c40:	00401309 	.word	0x00401309

00401c44 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401c44:	b580      	push	{r7, lr}
  401c46:	b08c      	sub	sp, #48	; 0x30
  401c48:	af00      	add	r7, sp, #0
  401c4a:	6078      	str	r0, [r7, #4]
  401c4c:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c4e:	4b49      	ldr	r3, [pc, #292]	; (401d74 <usart_serial_init+0x130>)
  401c50:	4798      	blx	r3
  401c52:	4603      	mov	r3, r0
  401c54:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401c56:	683b      	ldr	r3, [r7, #0]
  401c58:	681b      	ldr	r3, [r3, #0]
  401c5a:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401c5c:	683b      	ldr	r3, [r7, #0]
  401c5e:	689b      	ldr	r3, [r3, #8]
  401c60:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  401c62:	683b      	ldr	r3, [r7, #0]
  401c64:	681b      	ldr	r3, [r3, #0]
  401c66:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401c68:	683b      	ldr	r3, [r7, #0]
  401c6a:	685b      	ldr	r3, [r3, #4]
  401c6c:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  401c6e:	683b      	ldr	r3, [r7, #0]
  401c70:	689b      	ldr	r3, [r3, #8]
  401c72:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401c74:	683b      	ldr	r3, [r7, #0]
  401c76:	68db      	ldr	r3, [r3, #12]
  401c78:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401c7a:	2300      	movs	r3, #0
  401c7c:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c7e:	687b      	ldr	r3, [r7, #4]
  401c80:	4a3d      	ldr	r2, [pc, #244]	; (401d78 <usart_serial_init+0x134>)
  401c82:	4293      	cmp	r3, r2
  401c84:	d108      	bne.n	401c98 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401c86:	2007      	movs	r0, #7
  401c88:	4b3c      	ldr	r3, [pc, #240]	; (401d7c <usart_serial_init+0x138>)
  401c8a:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401c90:	4619      	mov	r1, r3
  401c92:	6878      	ldr	r0, [r7, #4]
  401c94:	4b3a      	ldr	r3, [pc, #232]	; (401d80 <usart_serial_init+0x13c>)
  401c96:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c98:	687b      	ldr	r3, [r7, #4]
  401c9a:	4a3a      	ldr	r2, [pc, #232]	; (401d84 <usart_serial_init+0x140>)
  401c9c:	4293      	cmp	r3, r2
  401c9e:	d108      	bne.n	401cb2 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  401ca0:	2008      	movs	r0, #8
  401ca2:	4b36      	ldr	r3, [pc, #216]	; (401d7c <usart_serial_init+0x138>)
  401ca4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401caa:	4619      	mov	r1, r3
  401cac:	6878      	ldr	r0, [r7, #4]
  401cae:	4b34      	ldr	r3, [pc, #208]	; (401d80 <usart_serial_init+0x13c>)
  401cb0:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401cb2:	687b      	ldr	r3, [r7, #4]
  401cb4:	4a34      	ldr	r2, [pc, #208]	; (401d88 <usart_serial_init+0x144>)
  401cb6:	4293      	cmp	r3, r2
  401cb8:	d108      	bne.n	401ccc <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  401cba:	202c      	movs	r0, #44	; 0x2c
  401cbc:	4b2f      	ldr	r3, [pc, #188]	; (401d7c <usart_serial_init+0x138>)
  401cbe:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cc4:	4619      	mov	r1, r3
  401cc6:	6878      	ldr	r0, [r7, #4]
  401cc8:	4b2d      	ldr	r3, [pc, #180]	; (401d80 <usart_serial_init+0x13c>)
  401cca:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401ccc:	687b      	ldr	r3, [r7, #4]
  401cce:	4a2f      	ldr	r2, [pc, #188]	; (401d8c <usart_serial_init+0x148>)
  401cd0:	4293      	cmp	r3, r2
  401cd2:	d108      	bne.n	401ce6 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  401cd4:	202d      	movs	r0, #45	; 0x2d
  401cd6:	4b29      	ldr	r3, [pc, #164]	; (401d7c <usart_serial_init+0x138>)
  401cd8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401cde:	4619      	mov	r1, r3
  401ce0:	6878      	ldr	r0, [r7, #4]
  401ce2:	4b27      	ldr	r3, [pc, #156]	; (401d80 <usart_serial_init+0x13c>)
  401ce4:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401ce6:	687b      	ldr	r3, [r7, #4]
  401ce8:	4a29      	ldr	r2, [pc, #164]	; (401d90 <usart_serial_init+0x14c>)
  401cea:	4293      	cmp	r3, r2
  401cec:	d111      	bne.n	401d12 <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401cee:	200d      	movs	r0, #13
  401cf0:	4b22      	ldr	r3, [pc, #136]	; (401d7c <usart_serial_init+0x138>)
  401cf2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401cf4:	4b1f      	ldr	r3, [pc, #124]	; (401d74 <usart_serial_init+0x130>)
  401cf6:	4798      	blx	r3
  401cf8:	4602      	mov	r2, r0
  401cfa:	f107 030c 	add.w	r3, r7, #12
  401cfe:	4619      	mov	r1, r3
  401d00:	6878      	ldr	r0, [r7, #4]
  401d02:	4b24      	ldr	r3, [pc, #144]	; (401d94 <usart_serial_init+0x150>)
  401d04:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d06:	6878      	ldr	r0, [r7, #4]
  401d08:	4b23      	ldr	r3, [pc, #140]	; (401d98 <usart_serial_init+0x154>)
  401d0a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d0c:	6878      	ldr	r0, [r7, #4]
  401d0e:	4b23      	ldr	r3, [pc, #140]	; (401d9c <usart_serial_init+0x158>)
  401d10:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401d12:	687b      	ldr	r3, [r7, #4]
  401d14:	4a22      	ldr	r2, [pc, #136]	; (401da0 <usart_serial_init+0x15c>)
  401d16:	4293      	cmp	r3, r2
  401d18:	d111      	bne.n	401d3e <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401d1a:	200e      	movs	r0, #14
  401d1c:	4b17      	ldr	r3, [pc, #92]	; (401d7c <usart_serial_init+0x138>)
  401d1e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d20:	4b14      	ldr	r3, [pc, #80]	; (401d74 <usart_serial_init+0x130>)
  401d22:	4798      	blx	r3
  401d24:	4602      	mov	r2, r0
  401d26:	f107 030c 	add.w	r3, r7, #12
  401d2a:	4619      	mov	r1, r3
  401d2c:	6878      	ldr	r0, [r7, #4]
  401d2e:	4b19      	ldr	r3, [pc, #100]	; (401d94 <usart_serial_init+0x150>)
  401d30:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d32:	6878      	ldr	r0, [r7, #4]
  401d34:	4b18      	ldr	r3, [pc, #96]	; (401d98 <usart_serial_init+0x154>)
  401d36:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d38:	6878      	ldr	r0, [r7, #4]
  401d3a:	4b18      	ldr	r3, [pc, #96]	; (401d9c <usart_serial_init+0x158>)
  401d3c:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d3e:	687b      	ldr	r3, [r7, #4]
  401d40:	4a18      	ldr	r2, [pc, #96]	; (401da4 <usart_serial_init+0x160>)
  401d42:	4293      	cmp	r3, r2
  401d44:	d111      	bne.n	401d6a <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401d46:	200f      	movs	r0, #15
  401d48:	4b0c      	ldr	r3, [pc, #48]	; (401d7c <usart_serial_init+0x138>)
  401d4a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401d4c:	4b09      	ldr	r3, [pc, #36]	; (401d74 <usart_serial_init+0x130>)
  401d4e:	4798      	blx	r3
  401d50:	4602      	mov	r2, r0
  401d52:	f107 030c 	add.w	r3, r7, #12
  401d56:	4619      	mov	r1, r3
  401d58:	6878      	ldr	r0, [r7, #4]
  401d5a:	4b0e      	ldr	r3, [pc, #56]	; (401d94 <usart_serial_init+0x150>)
  401d5c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401d5e:	6878      	ldr	r0, [r7, #4]
  401d60:	4b0d      	ldr	r3, [pc, #52]	; (401d98 <usart_serial_init+0x154>)
  401d62:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401d64:	6878      	ldr	r0, [r7, #4]
  401d66:	4b0d      	ldr	r3, [pc, #52]	; (401d9c <usart_serial_init+0x158>)
  401d68:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401d6a:	bf00      	nop
  401d6c:	3730      	adds	r7, #48	; 0x30
  401d6e:	46bd      	mov	sp, r7
  401d70:	bd80      	pop	{r7, pc}
  401d72:	bf00      	nop
  401d74:	00401c15 	.word	0x00401c15
  401d78:	400e0800 	.word	0x400e0800
  401d7c:	00401c29 	.word	0x00401c29
  401d80:	0040138d 	.word	0x0040138d
  401d84:	400e0a00 	.word	0x400e0a00
  401d88:	400e1a00 	.word	0x400e1a00
  401d8c:	400e1c00 	.word	0x400e1c00
  401d90:	40024000 	.word	0x40024000
  401d94:	00401529 	.word	0x00401529
  401d98:	004015ad 	.word	0x004015ad
  401d9c:	004015e5 	.word	0x004015e5
  401da0:	40028000 	.word	0x40028000
  401da4:	4002c000 	.word	0x4002c000

00401da8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401da8:	b580      	push	{r7, lr}
  401daa:	b082      	sub	sp, #8
  401dac:	af00      	add	r7, sp, #0
  401dae:	6078      	str	r0, [r7, #4]
  401db0:	460b      	mov	r3, r1
  401db2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401db4:	687b      	ldr	r3, [r7, #4]
  401db6:	4a36      	ldr	r2, [pc, #216]	; (401e90 <usart_serial_putchar+0xe8>)
  401db8:	4293      	cmp	r3, r2
  401dba:	d10a      	bne.n	401dd2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dbc:	bf00      	nop
  401dbe:	78fb      	ldrb	r3, [r7, #3]
  401dc0:	4619      	mov	r1, r3
  401dc2:	6878      	ldr	r0, [r7, #4]
  401dc4:	4b33      	ldr	r3, [pc, #204]	; (401e94 <usart_serial_putchar+0xec>)
  401dc6:	4798      	blx	r3
  401dc8:	4603      	mov	r3, r0
  401dca:	2b00      	cmp	r3, #0
  401dcc:	d1f7      	bne.n	401dbe <usart_serial_putchar+0x16>
		return 1;
  401dce:	2301      	movs	r3, #1
  401dd0:	e05a      	b.n	401e88 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401dd2:	687b      	ldr	r3, [r7, #4]
  401dd4:	4a30      	ldr	r2, [pc, #192]	; (401e98 <usart_serial_putchar+0xf0>)
  401dd6:	4293      	cmp	r3, r2
  401dd8:	d10a      	bne.n	401df0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401dda:	bf00      	nop
  401ddc:	78fb      	ldrb	r3, [r7, #3]
  401dde:	4619      	mov	r1, r3
  401de0:	6878      	ldr	r0, [r7, #4]
  401de2:	4b2c      	ldr	r3, [pc, #176]	; (401e94 <usart_serial_putchar+0xec>)
  401de4:	4798      	blx	r3
  401de6:	4603      	mov	r3, r0
  401de8:	2b00      	cmp	r3, #0
  401dea:	d1f7      	bne.n	401ddc <usart_serial_putchar+0x34>
		return 1;
  401dec:	2301      	movs	r3, #1
  401dee:	e04b      	b.n	401e88 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401df0:	687b      	ldr	r3, [r7, #4]
  401df2:	4a2a      	ldr	r2, [pc, #168]	; (401e9c <usart_serial_putchar+0xf4>)
  401df4:	4293      	cmp	r3, r2
  401df6:	d10a      	bne.n	401e0e <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401df8:	bf00      	nop
  401dfa:	78fb      	ldrb	r3, [r7, #3]
  401dfc:	4619      	mov	r1, r3
  401dfe:	6878      	ldr	r0, [r7, #4]
  401e00:	4b24      	ldr	r3, [pc, #144]	; (401e94 <usart_serial_putchar+0xec>)
  401e02:	4798      	blx	r3
  401e04:	4603      	mov	r3, r0
  401e06:	2b00      	cmp	r3, #0
  401e08:	d1f7      	bne.n	401dfa <usart_serial_putchar+0x52>
		return 1;
  401e0a:	2301      	movs	r3, #1
  401e0c:	e03c      	b.n	401e88 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e0e:	687b      	ldr	r3, [r7, #4]
  401e10:	4a23      	ldr	r2, [pc, #140]	; (401ea0 <usart_serial_putchar+0xf8>)
  401e12:	4293      	cmp	r3, r2
  401e14:	d10a      	bne.n	401e2c <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e16:	bf00      	nop
  401e18:	78fb      	ldrb	r3, [r7, #3]
  401e1a:	4619      	mov	r1, r3
  401e1c:	6878      	ldr	r0, [r7, #4]
  401e1e:	4b1d      	ldr	r3, [pc, #116]	; (401e94 <usart_serial_putchar+0xec>)
  401e20:	4798      	blx	r3
  401e22:	4603      	mov	r3, r0
  401e24:	2b00      	cmp	r3, #0
  401e26:	d1f7      	bne.n	401e18 <usart_serial_putchar+0x70>
		return 1;
  401e28:	2301      	movs	r3, #1
  401e2a:	e02d      	b.n	401e88 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e2c:	687b      	ldr	r3, [r7, #4]
  401e2e:	4a1d      	ldr	r2, [pc, #116]	; (401ea4 <usart_serial_putchar+0xfc>)
  401e30:	4293      	cmp	r3, r2
  401e32:	d10a      	bne.n	401e4a <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401e34:	bf00      	nop
  401e36:	78fb      	ldrb	r3, [r7, #3]
  401e38:	4619      	mov	r1, r3
  401e3a:	6878      	ldr	r0, [r7, #4]
  401e3c:	4b1a      	ldr	r3, [pc, #104]	; (401ea8 <usart_serial_putchar+0x100>)
  401e3e:	4798      	blx	r3
  401e40:	4603      	mov	r3, r0
  401e42:	2b00      	cmp	r3, #0
  401e44:	d1f7      	bne.n	401e36 <usart_serial_putchar+0x8e>
		return 1;
  401e46:	2301      	movs	r3, #1
  401e48:	e01e      	b.n	401e88 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e4a:	687b      	ldr	r3, [r7, #4]
  401e4c:	4a17      	ldr	r2, [pc, #92]	; (401eac <usart_serial_putchar+0x104>)
  401e4e:	4293      	cmp	r3, r2
  401e50:	d10a      	bne.n	401e68 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401e52:	bf00      	nop
  401e54:	78fb      	ldrb	r3, [r7, #3]
  401e56:	4619      	mov	r1, r3
  401e58:	6878      	ldr	r0, [r7, #4]
  401e5a:	4b13      	ldr	r3, [pc, #76]	; (401ea8 <usart_serial_putchar+0x100>)
  401e5c:	4798      	blx	r3
  401e5e:	4603      	mov	r3, r0
  401e60:	2b00      	cmp	r3, #0
  401e62:	d1f7      	bne.n	401e54 <usart_serial_putchar+0xac>
		return 1;
  401e64:	2301      	movs	r3, #1
  401e66:	e00f      	b.n	401e88 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e68:	687b      	ldr	r3, [r7, #4]
  401e6a:	4a11      	ldr	r2, [pc, #68]	; (401eb0 <usart_serial_putchar+0x108>)
  401e6c:	4293      	cmp	r3, r2
  401e6e:	d10a      	bne.n	401e86 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401e70:	bf00      	nop
  401e72:	78fb      	ldrb	r3, [r7, #3]
  401e74:	4619      	mov	r1, r3
  401e76:	6878      	ldr	r0, [r7, #4]
  401e78:	4b0b      	ldr	r3, [pc, #44]	; (401ea8 <usart_serial_putchar+0x100>)
  401e7a:	4798      	blx	r3
  401e7c:	4603      	mov	r3, r0
  401e7e:	2b00      	cmp	r3, #0
  401e80:	d1f7      	bne.n	401e72 <usart_serial_putchar+0xca>
		return 1;
  401e82:	2301      	movs	r3, #1
  401e84:	e000      	b.n	401e88 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401e86:	2300      	movs	r3, #0
}
  401e88:	4618      	mov	r0, r3
  401e8a:	3708      	adds	r7, #8
  401e8c:	46bd      	mov	sp, r7
  401e8e:	bd80      	pop	{r7, pc}
  401e90:	400e0800 	.word	0x400e0800
  401e94:	004013e5 	.word	0x004013e5
  401e98:	400e0a00 	.word	0x400e0a00
  401e9c:	400e1a00 	.word	0x400e1a00
  401ea0:	400e1c00 	.word	0x400e1c00
  401ea4:	40024000 	.word	0x40024000
  401ea8:	00401655 	.word	0x00401655
  401eac:	40028000 	.word	0x40028000
  401eb0:	4002c000 	.word	0x4002c000

00401eb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401eb4:	b580      	push	{r7, lr}
  401eb6:	b084      	sub	sp, #16
  401eb8:	af00      	add	r7, sp, #0
  401eba:	6078      	str	r0, [r7, #4]
  401ebc:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401ebe:	2300      	movs	r3, #0
  401ec0:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401ec2:	687b      	ldr	r3, [r7, #4]
  401ec4:	4a34      	ldr	r2, [pc, #208]	; (401f98 <usart_serial_getchar+0xe4>)
  401ec6:	4293      	cmp	r3, r2
  401ec8:	d107      	bne.n	401eda <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401eca:	bf00      	nop
  401ecc:	6839      	ldr	r1, [r7, #0]
  401ece:	6878      	ldr	r0, [r7, #4]
  401ed0:	4b32      	ldr	r3, [pc, #200]	; (401f9c <usart_serial_getchar+0xe8>)
  401ed2:	4798      	blx	r3
  401ed4:	4603      	mov	r3, r0
  401ed6:	2b00      	cmp	r3, #0
  401ed8:	d1f8      	bne.n	401ecc <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401eda:	687b      	ldr	r3, [r7, #4]
  401edc:	4a30      	ldr	r2, [pc, #192]	; (401fa0 <usart_serial_getchar+0xec>)
  401ede:	4293      	cmp	r3, r2
  401ee0:	d107      	bne.n	401ef2 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401ee2:	bf00      	nop
  401ee4:	6839      	ldr	r1, [r7, #0]
  401ee6:	6878      	ldr	r0, [r7, #4]
  401ee8:	4b2c      	ldr	r3, [pc, #176]	; (401f9c <usart_serial_getchar+0xe8>)
  401eea:	4798      	blx	r3
  401eec:	4603      	mov	r3, r0
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d1f8      	bne.n	401ee4 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ef2:	687b      	ldr	r3, [r7, #4]
  401ef4:	4a2b      	ldr	r2, [pc, #172]	; (401fa4 <usart_serial_getchar+0xf0>)
  401ef6:	4293      	cmp	r3, r2
  401ef8:	d107      	bne.n	401f0a <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401efa:	bf00      	nop
  401efc:	6839      	ldr	r1, [r7, #0]
  401efe:	6878      	ldr	r0, [r7, #4]
  401f00:	4b26      	ldr	r3, [pc, #152]	; (401f9c <usart_serial_getchar+0xe8>)
  401f02:	4798      	blx	r3
  401f04:	4603      	mov	r3, r0
  401f06:	2b00      	cmp	r3, #0
  401f08:	d1f8      	bne.n	401efc <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401f0a:	687b      	ldr	r3, [r7, #4]
  401f0c:	4a26      	ldr	r2, [pc, #152]	; (401fa8 <usart_serial_getchar+0xf4>)
  401f0e:	4293      	cmp	r3, r2
  401f10:	d107      	bne.n	401f22 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401f12:	bf00      	nop
  401f14:	6839      	ldr	r1, [r7, #0]
  401f16:	6878      	ldr	r0, [r7, #4]
  401f18:	4b20      	ldr	r3, [pc, #128]	; (401f9c <usart_serial_getchar+0xe8>)
  401f1a:	4798      	blx	r3
  401f1c:	4603      	mov	r3, r0
  401f1e:	2b00      	cmp	r3, #0
  401f20:	d1f8      	bne.n	401f14 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401f22:	687b      	ldr	r3, [r7, #4]
  401f24:	4a21      	ldr	r2, [pc, #132]	; (401fac <usart_serial_getchar+0xf8>)
  401f26:	4293      	cmp	r3, r2
  401f28:	d10d      	bne.n	401f46 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401f2a:	bf00      	nop
  401f2c:	f107 030c 	add.w	r3, r7, #12
  401f30:	4619      	mov	r1, r3
  401f32:	6878      	ldr	r0, [r7, #4]
  401f34:	4b1e      	ldr	r3, [pc, #120]	; (401fb0 <usart_serial_getchar+0xfc>)
  401f36:	4798      	blx	r3
  401f38:	4603      	mov	r3, r0
  401f3a:	2b00      	cmp	r3, #0
  401f3c:	d1f6      	bne.n	401f2c <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401f3e:	68fb      	ldr	r3, [r7, #12]
  401f40:	b2da      	uxtb	r2, r3
  401f42:	683b      	ldr	r3, [r7, #0]
  401f44:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401f46:	687b      	ldr	r3, [r7, #4]
  401f48:	4a1a      	ldr	r2, [pc, #104]	; (401fb4 <usart_serial_getchar+0x100>)
  401f4a:	4293      	cmp	r3, r2
  401f4c:	d10d      	bne.n	401f6a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401f4e:	bf00      	nop
  401f50:	f107 030c 	add.w	r3, r7, #12
  401f54:	4619      	mov	r1, r3
  401f56:	6878      	ldr	r0, [r7, #4]
  401f58:	4b15      	ldr	r3, [pc, #84]	; (401fb0 <usart_serial_getchar+0xfc>)
  401f5a:	4798      	blx	r3
  401f5c:	4603      	mov	r3, r0
  401f5e:	2b00      	cmp	r3, #0
  401f60:	d1f6      	bne.n	401f50 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401f62:	68fb      	ldr	r3, [r7, #12]
  401f64:	b2da      	uxtb	r2, r3
  401f66:	683b      	ldr	r3, [r7, #0]
  401f68:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401f6a:	687b      	ldr	r3, [r7, #4]
  401f6c:	4a12      	ldr	r2, [pc, #72]	; (401fb8 <usart_serial_getchar+0x104>)
  401f6e:	4293      	cmp	r3, r2
  401f70:	d10d      	bne.n	401f8e <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401f72:	bf00      	nop
  401f74:	f107 030c 	add.w	r3, r7, #12
  401f78:	4619      	mov	r1, r3
  401f7a:	6878      	ldr	r0, [r7, #4]
  401f7c:	4b0c      	ldr	r3, [pc, #48]	; (401fb0 <usart_serial_getchar+0xfc>)
  401f7e:	4798      	blx	r3
  401f80:	4603      	mov	r3, r0
  401f82:	2b00      	cmp	r3, #0
  401f84:	d1f6      	bne.n	401f74 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401f86:	68fb      	ldr	r3, [r7, #12]
  401f88:	b2da      	uxtb	r2, r3
  401f8a:	683b      	ldr	r3, [r7, #0]
  401f8c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401f8e:	bf00      	nop
  401f90:	3710      	adds	r7, #16
  401f92:	46bd      	mov	sp, r7
  401f94:	bd80      	pop	{r7, pc}
  401f96:	bf00      	nop
  401f98:	400e0800 	.word	0x400e0800
  401f9c:	00401415 	.word	0x00401415
  401fa0:	400e0a00 	.word	0x400e0a00
  401fa4:	400e1a00 	.word	0x400e1a00
  401fa8:	400e1c00 	.word	0x400e1c00
  401fac:	40024000 	.word	0x40024000
  401fb0:	00401689 	.word	0x00401689
  401fb4:	40028000 	.word	0x40028000
  401fb8:	4002c000 	.word	0x4002c000

00401fbc <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401fbc:	b580      	push	{r7, lr}
  401fbe:	b082      	sub	sp, #8
  401fc0:	af00      	add	r7, sp, #0
  401fc2:	6078      	str	r0, [r7, #4]
  401fc4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401fc6:	4a0f      	ldr	r2, [pc, #60]	; (402004 <stdio_serial_init+0x48>)
  401fc8:	687b      	ldr	r3, [r7, #4]
  401fca:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401fcc:	4b0e      	ldr	r3, [pc, #56]	; (402008 <stdio_serial_init+0x4c>)
  401fce:	4a0f      	ldr	r2, [pc, #60]	; (40200c <stdio_serial_init+0x50>)
  401fd0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401fd2:	4b0f      	ldr	r3, [pc, #60]	; (402010 <stdio_serial_init+0x54>)
  401fd4:	4a0f      	ldr	r2, [pc, #60]	; (402014 <stdio_serial_init+0x58>)
  401fd6:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401fd8:	6839      	ldr	r1, [r7, #0]
  401fda:	6878      	ldr	r0, [r7, #4]
  401fdc:	4b0e      	ldr	r3, [pc, #56]	; (402018 <stdio_serial_init+0x5c>)
  401fde:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401fe0:	4b0e      	ldr	r3, [pc, #56]	; (40201c <stdio_serial_init+0x60>)
  401fe2:	681b      	ldr	r3, [r3, #0]
  401fe4:	689b      	ldr	r3, [r3, #8]
  401fe6:	2100      	movs	r1, #0
  401fe8:	4618      	mov	r0, r3
  401fea:	4b0d      	ldr	r3, [pc, #52]	; (402020 <stdio_serial_init+0x64>)
  401fec:	4798      	blx	r3
	setbuf(stdin, NULL);
  401fee:	4b0b      	ldr	r3, [pc, #44]	; (40201c <stdio_serial_init+0x60>)
  401ff0:	681b      	ldr	r3, [r3, #0]
  401ff2:	685b      	ldr	r3, [r3, #4]
  401ff4:	2100      	movs	r1, #0
  401ff6:	4618      	mov	r0, r3
  401ff8:	4b09      	ldr	r3, [pc, #36]	; (402020 <stdio_serial_init+0x64>)
  401ffa:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401ffc:	bf00      	nop
  401ffe:	3708      	adds	r7, #8
  402000:	46bd      	mov	sp, r7
  402002:	bd80      	pop	{r7, pc}
  402004:	20400950 	.word	0x20400950
  402008:	2040094c 	.word	0x2040094c
  40200c:	00401da9 	.word	0x00401da9
  402010:	20400948 	.word	0x20400948
  402014:	00401eb5 	.word	0x00401eb5
  402018:	00401c45 	.word	0x00401c45
  40201c:	20400440 	.word	0x20400440
  402020:	00402729 	.word	0x00402729

00402024 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402024:	b580      	push	{r7, lr}
  402026:	b082      	sub	sp, #8
  402028:	af00      	add	r7, sp, #0
  40202a:	6078      	str	r0, [r7, #4]
  40202c:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  40202e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402032:	4806      	ldr	r0, [pc, #24]	; (40204c <Button1_Handler+0x28>)
  402034:	4b06      	ldr	r3, [pc, #24]	; (402050 <Button1_Handler+0x2c>)
  402036:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  402038:	f44f 7180 	mov.w	r1, #256	; 0x100
  40203c:	4805      	ldr	r0, [pc, #20]	; (402054 <Button1_Handler+0x30>)
  40203e:	4b04      	ldr	r3, [pc, #16]	; (402050 <Button1_Handler+0x2c>)
  402040:	4798      	blx	r3
}
  402042:	bf00      	nop
  402044:	3708      	adds	r7, #8
  402046:	46bd      	mov	sp, r7
  402048:	bd80      	pop	{r7, pc}
  40204a:	bf00      	nop
  40204c:	400e1400 	.word	0x400e1400
  402050:	00402059 	.word	0x00402059
  402054:	400e1200 	.word	0x400e1200

00402058 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402058:	b580      	push	{r7, lr}
  40205a:	b082      	sub	sp, #8
  40205c:	af00      	add	r7, sp, #0
  40205e:	6078      	str	r0, [r7, #4]
  402060:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  402062:	6839      	ldr	r1, [r7, #0]
  402064:	6878      	ldr	r0, [r7, #4]
  402066:	4b09      	ldr	r3, [pc, #36]	; (40208c <pin_toggle+0x34>)
  402068:	4798      	blx	r3
  40206a:	4603      	mov	r3, r0
  40206c:	2b00      	cmp	r3, #0
  40206e:	d004      	beq.n	40207a <pin_toggle+0x22>
    pio_clear(pio, mask);
  402070:	6839      	ldr	r1, [r7, #0]
  402072:	6878      	ldr	r0, [r7, #4]
  402074:	4b06      	ldr	r3, [pc, #24]	; (402090 <pin_toggle+0x38>)
  402076:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  402078:	e003      	b.n	402082 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
   if(pio_get_output_data_status(pio, mask))
    pio_clear(pio, mask);
   else
    pio_set(pio,mask);
  40207a:	6839      	ldr	r1, [r7, #0]
  40207c:	6878      	ldr	r0, [r7, #4]
  40207e:	4b05      	ldr	r3, [pc, #20]	; (402094 <pin_toggle+0x3c>)
  402080:	4798      	blx	r3
}
  402082:	bf00      	nop
  402084:	3708      	adds	r7, #8
  402086:	46bd      	mov	sp, r7
  402088:	bd80      	pop	{r7, pc}
  40208a:	bf00      	nop
  40208c:	00400d7d 	.word	0x00400d7d
  402090:	00400b6d 	.word	0x00400b6d
  402094:	00400b51 	.word	0x00400b51

00402098 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402098:	b590      	push	{r4, r7, lr}
  40209a:	b083      	sub	sp, #12
  40209c:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  40209e:	200a      	movs	r0, #10
  4020a0:	4b10      	ldr	r3, [pc, #64]	; (4020e4 <BUT_init+0x4c>)
  4020a2:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4020a4:	2209      	movs	r2, #9
  4020a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020aa:	480f      	ldr	r0, [pc, #60]	; (4020e8 <BUT_init+0x50>)
  4020ac:	4b0f      	ldr	r3, [pc, #60]	; (4020ec <BUT_init+0x54>)
  4020ae:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  4020b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4020b4:	480c      	ldr	r0, [pc, #48]	; (4020e8 <BUT_init+0x50>)
  4020b6:	4b0e      	ldr	r3, [pc, #56]	; (4020f0 <BUT_init+0x58>)
  4020b8:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4020ba:	4b0e      	ldr	r3, [pc, #56]	; (4020f4 <BUT_init+0x5c>)
  4020bc:	9300      	str	r3, [sp, #0]
  4020be:	2350      	movs	r3, #80	; 0x50
  4020c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4020c4:	210a      	movs	r1, #10
  4020c6:	4808      	ldr	r0, [pc, #32]	; (4020e8 <BUT_init+0x50>)
  4020c8:	4c0b      	ldr	r4, [pc, #44]	; (4020f8 <BUT_init+0x60>)
  4020ca:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4020cc:	200a      	movs	r0, #10
  4020ce:	4b0b      	ldr	r3, [pc, #44]	; (4020fc <BUT_init+0x64>)
  4020d0:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4020d2:	2101      	movs	r1, #1
  4020d4:	200a      	movs	r0, #10
  4020d6:	4b0a      	ldr	r3, [pc, #40]	; (402100 <BUT_init+0x68>)
  4020d8:	4798      	blx	r3
};
  4020da:	bf00      	nop
  4020dc:	3704      	adds	r7, #4
  4020de:	46bd      	mov	sp, r7
  4020e0:	bd90      	pop	{r4, r7, pc}
  4020e2:	bf00      	nop
  4020e4:	00401309 	.word	0x00401309
  4020e8:	400e0e00 	.word	0x400e0e00
  4020ec:	00400c99 	.word	0x00400c99
  4020f0:	00400e11 	.word	0x00400e11
  4020f4:	00402025 	.word	0x00402025
  4020f8:	00400f2d 	.word	0x00400f2d
  4020fc:	00401ae5 	.word	0x00401ae5
  402100:	00401b19 	.word	0x00401b19

00402104 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402104:	b590      	push	{r4, r7, lr}
  402106:	b085      	sub	sp, #20
  402108:	af02      	add	r7, sp, #8
  40210a:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  40210c:	200c      	movs	r0, #12
  40210e:	4b07      	ldr	r3, [pc, #28]	; (40212c <LED_init+0x28>)
  402110:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402112:	687a      	ldr	r2, [r7, #4]
  402114:	2300      	movs	r3, #0
  402116:	9300      	str	r3, [sp, #0]
  402118:	2300      	movs	r3, #0
  40211a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40211e:	4804      	ldr	r0, [pc, #16]	; (402130 <LED_init+0x2c>)
  402120:	4c04      	ldr	r4, [pc, #16]	; (402134 <LED_init+0x30>)
  402122:	47a0      	blx	r4
};
  402124:	bf00      	nop
  402126:	370c      	adds	r7, #12
  402128:	46bd      	mov	sp, r7
  40212a:	bd90      	pop	{r4, r7, pc}
  40212c:	00401309 	.word	0x00401309
  402130:	400e1200 	.word	0x400e1200
  402134:	00400d19 	.word	0x00400d19

00402138 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40213c:	b0b9      	sub	sp, #228	; 0xe4
  40213e:	af00      	add	r7, sp, #0
  
      char buf[100];

  
	  /* Initialize the SAM system */
	  sysclk_init();
  402140:	4b37      	ldr	r3, [pc, #220]	; (402220 <main+0xe8>)
  402142:	4798      	blx	r3
    
    /* Disable the watchdog */
	  WDT->WDT_MR = WDT_MR_WDDIS;
  402144:	4b37      	ldr	r3, [pc, #220]	; (402224 <main+0xec>)
  402146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40214a:	605a      	str	r2, [r3, #4]
    
    board_init();
  40214c:	4b36      	ldr	r3, [pc, #216]	; (402228 <main+0xf0>)
  40214e:	4798      	blx	r3

    /* Configura Leds */
    LED_init(1);
  402150:	2001      	movs	r0, #1
  402152:	4b36      	ldr	r3, [pc, #216]	; (40222c <main+0xf4>)
  402154:	4798      	blx	r3
	
	  /* Configura os botes */
	  BUT_init();  
  402156:	4b36      	ldr	r3, [pc, #216]	; (402230 <main+0xf8>)
  402158:	4798      	blx	r3
  
    
    /* delay */
    uint32_t cpuFreq = sysclk_get_cpu_hz();
  40215a:	4b36      	ldr	r3, [pc, #216]	; (402234 <main+0xfc>)
  40215c:	4798      	blx	r3
  40215e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    delay_init(cpuFreq);
   
    /* CONFIGURE USART0 */
    sysclk_enable_peripheral_clock(ID_PIOB);
  402162:	200b      	movs	r0, #11
  402164:	4b34      	ldr	r3, [pc, #208]	; (402238 <main+0x100>)
  402166:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  402168:	2201      	movs	r2, #1
  40216a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40216e:	4833      	ldr	r0, [pc, #204]	; (40223c <main+0x104>)
  402170:	4b33      	ldr	r3, [pc, #204]	; (402240 <main+0x108>)
  402172:	4798      	blx	r3
    pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  402174:	2202      	movs	r2, #2
  402176:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40217a:	4830      	ldr	r0, [pc, #192]	; (40223c <main+0x104>)
  40217c:	4b30      	ldr	r3, [pc, #192]	; (402240 <main+0x108>)
  40217e:	4798      	blx	r3
          
    const usart_serial_options_t uart_serial_options = {
  402180:	4b30      	ldr	r3, [pc, #192]	; (402244 <main+0x10c>)
  402182:	f107 0668 	add.w	r6, r7, #104	; 0x68
  402186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402188:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
      	.charlength =	US_MR_CHRL_8_BIT,
      	.paritytype =	US_MR_PAR_NO,
      	.stopbits =		US_MR_NBSTOP_1_BIT,
    	};
      
   	sysclk_enable_peripheral_clock(ID_USART0);
  40218c:	200d      	movs	r0, #13
  40218e:	4b2a      	ldr	r3, [pc, #168]	; (402238 <main+0x100>)
  402190:	4798      	blx	r3
    stdio_serial_init(USART0, &uart_serial_options);
  402192:	f107 0368 	add.w	r3, r7, #104	; 0x68
  402196:	4619      	mov	r1, r3
  402198:	482b      	ldr	r0, [pc, #172]	; (402248 <main+0x110>)
  40219a:	4b2c      	ldr	r3, [pc, #176]	; (40224c <main+0x114>)
  40219c:	4798      	blx	r3
  char bufferRX[100];

	while (1) {
		/* Entra em modo sleep */
		 //printf("AT+ROLE=1\r\n");
    printf("%s \n", "Ola voce" );
  40219e:	492c      	ldr	r1, [pc, #176]	; (402250 <main+0x118>)
  4021a0:	482c      	ldr	r0, [pc, #176]	; (402254 <main+0x11c>)
  4021a2:	4b2d      	ldr	r3, [pc, #180]	; (402258 <main+0x120>)
  4021a4:	4798      	blx	r3
    gets(bufferRX);
  4021a6:	1d3b      	adds	r3, r7, #4
  4021a8:	4618      	mov	r0, r3
  4021aa:	4b2c      	ldr	r3, [pc, #176]	; (40225c <main+0x124>)
  4021ac:	4798      	blx	r3
    //usart_putchar(USART0, 0xFA);
    //printf("%AT\r\n");
    delay_ms(500);
  4021ae:	4b21      	ldr	r3, [pc, #132]	; (402234 <main+0xfc>)
  4021b0:	4798      	blx	r3
  4021b2:	4603      	mov	r3, r0
  4021b4:	4618      	mov	r0, r3
  4021b6:	f04f 0100 	mov.w	r1, #0
  4021ba:	4602      	mov	r2, r0
  4021bc:	460b      	mov	r3, r1
  4021be:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  4021c2:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  4021c6:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  4021ca:	4652      	mov	r2, sl
  4021cc:	465b      	mov	r3, fp
  4021ce:	015d      	lsls	r5, r3, #5
  4021d0:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
  4021d4:	0154      	lsls	r4, r2, #5
  4021d6:	1aa4      	subs	r4, r4, r2
  4021d8:	eb65 0503 	sbc.w	r5, r5, r3
  4021dc:	1824      	adds	r4, r4, r0
  4021de:	eb45 0501 	adc.w	r5, r5, r1
  4021e2:	ea4f 0985 	mov.w	r9, r5, lsl #2
  4021e6:	ea49 7994 	orr.w	r9, r9, r4, lsr #30
  4021ea:	ea4f 0884 	mov.w	r8, r4, lsl #2
  4021ee:	4644      	mov	r4, r8
  4021f0:	464d      	mov	r5, r9
  4021f2:	4620      	mov	r0, r4
  4021f4:	4629      	mov	r1, r5
  4021f6:	f241 722b 	movw	r2, #5931	; 0x172b
  4021fa:	f04f 0300 	mov.w	r3, #0
  4021fe:	1880      	adds	r0, r0, r2
  402200:	eb41 0103 	adc.w	r1, r1, r3
  402204:	4e16      	ldr	r6, [pc, #88]	; (402260 <main+0x128>)
  402206:	f241 722c 	movw	r2, #5932	; 0x172c
  40220a:	f04f 0300 	mov.w	r3, #0
  40220e:	47b0      	blx	r6
  402210:	4602      	mov	r2, r0
  402212:	460b      	mov	r3, r1
  402214:	4613      	mov	r3, r2
  402216:	4618      	mov	r0, r3
  402218:	4b12      	ldr	r3, [pc, #72]	; (402264 <main+0x12c>)
  40221a:	4798      	blx	r3


	}
  40221c:	e7bf      	b.n	40219e <main+0x66>
  40221e:	bf00      	nop
  402220:	0040049d 	.word	0x0040049d
  402224:	400e1850 	.word	0x400e1850
  402228:	00400a6d 	.word	0x00400a6d
  40222c:	00402105 	.word	0x00402105
  402230:	00402099 	.word	0x00402099
  402234:	00401c01 	.word	0x00401c01
  402238:	00401c29 	.word	0x00401c29
  40223c:	400e1000 	.word	0x400e1000
  402240:	00400b89 	.word	0x00400b89
  402244:	00405538 	.word	0x00405538
  402248:	40024000 	.word	0x40024000
  40224c:	00401fbd 	.word	0x00401fbd
  402250:	00405524 	.word	0x00405524
  402254:	00405530 	.word	0x00405530
  402258:	00402631 	.word	0x00402631
  40225c:	004025d1 	.word	0x004025d1
  402260:	00402269 	.word	0x00402269
  402264:	20400001 	.word	0x20400001

00402268 <__aeabi_uldivmod>:
  402268:	b953      	cbnz	r3, 402280 <__aeabi_uldivmod+0x18>
  40226a:	b94a      	cbnz	r2, 402280 <__aeabi_uldivmod+0x18>
  40226c:	2900      	cmp	r1, #0
  40226e:	bf08      	it	eq
  402270:	2800      	cmpeq	r0, #0
  402272:	bf1c      	itt	ne
  402274:	f04f 31ff 	movne.w	r1, #4294967295
  402278:	f04f 30ff 	movne.w	r0, #4294967295
  40227c:	f000 b97e 	b.w	40257c <__aeabi_idiv0>
  402280:	f1ad 0c08 	sub.w	ip, sp, #8
  402284:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402288:	f000 f806 	bl	402298 <__udivmoddi4>
  40228c:	f8dd e004 	ldr.w	lr, [sp, #4]
  402290:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402294:	b004      	add	sp, #16
  402296:	4770      	bx	lr

00402298 <__udivmoddi4>:
  402298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40229c:	468c      	mov	ip, r1
  40229e:	460e      	mov	r6, r1
  4022a0:	4604      	mov	r4, r0
  4022a2:	9d08      	ldr	r5, [sp, #32]
  4022a4:	2b00      	cmp	r3, #0
  4022a6:	d150      	bne.n	40234a <__udivmoddi4+0xb2>
  4022a8:	428a      	cmp	r2, r1
  4022aa:	4617      	mov	r7, r2
  4022ac:	d96c      	bls.n	402388 <__udivmoddi4+0xf0>
  4022ae:	fab2 fe82 	clz	lr, r2
  4022b2:	f1be 0f00 	cmp.w	lr, #0
  4022b6:	d00b      	beq.n	4022d0 <__udivmoddi4+0x38>
  4022b8:	f1ce 0420 	rsb	r4, lr, #32
  4022bc:	fa20 f404 	lsr.w	r4, r0, r4
  4022c0:	fa01 f60e 	lsl.w	r6, r1, lr
  4022c4:	ea44 0c06 	orr.w	ip, r4, r6
  4022c8:	fa02 f70e 	lsl.w	r7, r2, lr
  4022cc:	fa00 f40e 	lsl.w	r4, r0, lr
  4022d0:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4022d4:	0c22      	lsrs	r2, r4, #16
  4022d6:	fbbc f0f9 	udiv	r0, ip, r9
  4022da:	fa1f f887 	uxth.w	r8, r7
  4022de:	fb09 c610 	mls	r6, r9, r0, ip
  4022e2:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4022e6:	fb00 f308 	mul.w	r3, r0, r8
  4022ea:	42b3      	cmp	r3, r6
  4022ec:	d909      	bls.n	402302 <__udivmoddi4+0x6a>
  4022ee:	19f6      	adds	r6, r6, r7
  4022f0:	f100 32ff 	add.w	r2, r0, #4294967295
  4022f4:	f080 8122 	bcs.w	40253c <__udivmoddi4+0x2a4>
  4022f8:	42b3      	cmp	r3, r6
  4022fa:	f240 811f 	bls.w	40253c <__udivmoddi4+0x2a4>
  4022fe:	3802      	subs	r0, #2
  402300:	443e      	add	r6, r7
  402302:	1af6      	subs	r6, r6, r3
  402304:	b2a2      	uxth	r2, r4
  402306:	fbb6 f3f9 	udiv	r3, r6, r9
  40230a:	fb09 6613 	mls	r6, r9, r3, r6
  40230e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  402312:	fb03 f808 	mul.w	r8, r3, r8
  402316:	45a0      	cmp	r8, r4
  402318:	d909      	bls.n	40232e <__udivmoddi4+0x96>
  40231a:	19e4      	adds	r4, r4, r7
  40231c:	f103 32ff 	add.w	r2, r3, #4294967295
  402320:	f080 810a 	bcs.w	402538 <__udivmoddi4+0x2a0>
  402324:	45a0      	cmp	r8, r4
  402326:	f240 8107 	bls.w	402538 <__udivmoddi4+0x2a0>
  40232a:	3b02      	subs	r3, #2
  40232c:	443c      	add	r4, r7
  40232e:	ebc8 0404 	rsb	r4, r8, r4
  402332:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  402336:	2100      	movs	r1, #0
  402338:	2d00      	cmp	r5, #0
  40233a:	d062      	beq.n	402402 <__udivmoddi4+0x16a>
  40233c:	fa24 f40e 	lsr.w	r4, r4, lr
  402340:	2300      	movs	r3, #0
  402342:	602c      	str	r4, [r5, #0]
  402344:	606b      	str	r3, [r5, #4]
  402346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40234a:	428b      	cmp	r3, r1
  40234c:	d907      	bls.n	40235e <__udivmoddi4+0xc6>
  40234e:	2d00      	cmp	r5, #0
  402350:	d055      	beq.n	4023fe <__udivmoddi4+0x166>
  402352:	2100      	movs	r1, #0
  402354:	e885 0041 	stmia.w	r5, {r0, r6}
  402358:	4608      	mov	r0, r1
  40235a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40235e:	fab3 f183 	clz	r1, r3
  402362:	2900      	cmp	r1, #0
  402364:	f040 8090 	bne.w	402488 <__udivmoddi4+0x1f0>
  402368:	42b3      	cmp	r3, r6
  40236a:	d302      	bcc.n	402372 <__udivmoddi4+0xda>
  40236c:	4282      	cmp	r2, r0
  40236e:	f200 80f8 	bhi.w	402562 <__udivmoddi4+0x2ca>
  402372:	1a84      	subs	r4, r0, r2
  402374:	eb66 0603 	sbc.w	r6, r6, r3
  402378:	2001      	movs	r0, #1
  40237a:	46b4      	mov	ip, r6
  40237c:	2d00      	cmp	r5, #0
  40237e:	d040      	beq.n	402402 <__udivmoddi4+0x16a>
  402380:	e885 1010 	stmia.w	r5, {r4, ip}
  402384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402388:	b912      	cbnz	r2, 402390 <__udivmoddi4+0xf8>
  40238a:	2701      	movs	r7, #1
  40238c:	fbb7 f7f2 	udiv	r7, r7, r2
  402390:	fab7 fe87 	clz	lr, r7
  402394:	f1be 0f00 	cmp.w	lr, #0
  402398:	d135      	bne.n	402406 <__udivmoddi4+0x16e>
  40239a:	1bf3      	subs	r3, r6, r7
  40239c:	ea4f 4817 	mov.w	r8, r7, lsr #16
  4023a0:	fa1f fc87 	uxth.w	ip, r7
  4023a4:	2101      	movs	r1, #1
  4023a6:	fbb3 f0f8 	udiv	r0, r3, r8
  4023aa:	0c22      	lsrs	r2, r4, #16
  4023ac:	fb08 3610 	mls	r6, r8, r0, r3
  4023b0:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4023b4:	fb0c f300 	mul.w	r3, ip, r0
  4023b8:	42b3      	cmp	r3, r6
  4023ba:	d907      	bls.n	4023cc <__udivmoddi4+0x134>
  4023bc:	19f6      	adds	r6, r6, r7
  4023be:	f100 32ff 	add.w	r2, r0, #4294967295
  4023c2:	d202      	bcs.n	4023ca <__udivmoddi4+0x132>
  4023c4:	42b3      	cmp	r3, r6
  4023c6:	f200 80ce 	bhi.w	402566 <__udivmoddi4+0x2ce>
  4023ca:	4610      	mov	r0, r2
  4023cc:	1af6      	subs	r6, r6, r3
  4023ce:	b2a2      	uxth	r2, r4
  4023d0:	fbb6 f3f8 	udiv	r3, r6, r8
  4023d4:	fb08 6613 	mls	r6, r8, r3, r6
  4023d8:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4023dc:	fb0c fc03 	mul.w	ip, ip, r3
  4023e0:	45a4      	cmp	ip, r4
  4023e2:	d907      	bls.n	4023f4 <__udivmoddi4+0x15c>
  4023e4:	19e4      	adds	r4, r4, r7
  4023e6:	f103 32ff 	add.w	r2, r3, #4294967295
  4023ea:	d202      	bcs.n	4023f2 <__udivmoddi4+0x15a>
  4023ec:	45a4      	cmp	ip, r4
  4023ee:	f200 80b5 	bhi.w	40255c <__udivmoddi4+0x2c4>
  4023f2:	4613      	mov	r3, r2
  4023f4:	ebcc 0404 	rsb	r4, ip, r4
  4023f8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4023fc:	e79c      	b.n	402338 <__udivmoddi4+0xa0>
  4023fe:	4629      	mov	r1, r5
  402400:	4628      	mov	r0, r5
  402402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402406:	f1ce 0120 	rsb	r1, lr, #32
  40240a:	fa06 f30e 	lsl.w	r3, r6, lr
  40240e:	fa07 f70e 	lsl.w	r7, r7, lr
  402412:	fa20 f901 	lsr.w	r9, r0, r1
  402416:	ea4f 4817 	mov.w	r8, r7, lsr #16
  40241a:	40ce      	lsrs	r6, r1
  40241c:	ea49 0903 	orr.w	r9, r9, r3
  402420:	fbb6 faf8 	udiv	sl, r6, r8
  402424:	ea4f 4419 	mov.w	r4, r9, lsr #16
  402428:	fb08 661a 	mls	r6, r8, sl, r6
  40242c:	fa1f fc87 	uxth.w	ip, r7
  402430:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  402434:	fb0a f20c 	mul.w	r2, sl, ip
  402438:	429a      	cmp	r2, r3
  40243a:	fa00 f40e 	lsl.w	r4, r0, lr
  40243e:	d90a      	bls.n	402456 <__udivmoddi4+0x1be>
  402440:	19db      	adds	r3, r3, r7
  402442:	f10a 31ff 	add.w	r1, sl, #4294967295
  402446:	f080 8087 	bcs.w	402558 <__udivmoddi4+0x2c0>
  40244a:	429a      	cmp	r2, r3
  40244c:	f240 8084 	bls.w	402558 <__udivmoddi4+0x2c0>
  402450:	f1aa 0a02 	sub.w	sl, sl, #2
  402454:	443b      	add	r3, r7
  402456:	1a9b      	subs	r3, r3, r2
  402458:	fa1f f989 	uxth.w	r9, r9
  40245c:	fbb3 f1f8 	udiv	r1, r3, r8
  402460:	fb08 3311 	mls	r3, r8, r1, r3
  402464:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  402468:	fb01 f60c 	mul.w	r6, r1, ip
  40246c:	429e      	cmp	r6, r3
  40246e:	d907      	bls.n	402480 <__udivmoddi4+0x1e8>
  402470:	19db      	adds	r3, r3, r7
  402472:	f101 32ff 	add.w	r2, r1, #4294967295
  402476:	d26b      	bcs.n	402550 <__udivmoddi4+0x2b8>
  402478:	429e      	cmp	r6, r3
  40247a:	d969      	bls.n	402550 <__udivmoddi4+0x2b8>
  40247c:	3902      	subs	r1, #2
  40247e:	443b      	add	r3, r7
  402480:	1b9b      	subs	r3, r3, r6
  402482:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  402486:	e78e      	b.n	4023a6 <__udivmoddi4+0x10e>
  402488:	f1c1 0e20 	rsb	lr, r1, #32
  40248c:	fa22 f40e 	lsr.w	r4, r2, lr
  402490:	408b      	lsls	r3, r1
  402492:	4323      	orrs	r3, r4
  402494:	fa20 f70e 	lsr.w	r7, r0, lr
  402498:	fa06 f401 	lsl.w	r4, r6, r1
  40249c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4024a0:	fa26 f60e 	lsr.w	r6, r6, lr
  4024a4:	433c      	orrs	r4, r7
  4024a6:	fbb6 f9fc 	udiv	r9, r6, ip
  4024aa:	0c27      	lsrs	r7, r4, #16
  4024ac:	fb0c 6619 	mls	r6, ip, r9, r6
  4024b0:	fa1f f883 	uxth.w	r8, r3
  4024b4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4024b8:	fb09 f708 	mul.w	r7, r9, r8
  4024bc:	42b7      	cmp	r7, r6
  4024be:	fa02 f201 	lsl.w	r2, r2, r1
  4024c2:	fa00 fa01 	lsl.w	sl, r0, r1
  4024c6:	d908      	bls.n	4024da <__udivmoddi4+0x242>
  4024c8:	18f6      	adds	r6, r6, r3
  4024ca:	f109 30ff 	add.w	r0, r9, #4294967295
  4024ce:	d241      	bcs.n	402554 <__udivmoddi4+0x2bc>
  4024d0:	42b7      	cmp	r7, r6
  4024d2:	d93f      	bls.n	402554 <__udivmoddi4+0x2bc>
  4024d4:	f1a9 0902 	sub.w	r9, r9, #2
  4024d8:	441e      	add	r6, r3
  4024da:	1bf6      	subs	r6, r6, r7
  4024dc:	b2a0      	uxth	r0, r4
  4024de:	fbb6 f4fc 	udiv	r4, r6, ip
  4024e2:	fb0c 6614 	mls	r6, ip, r4, r6
  4024e6:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  4024ea:	fb04 f808 	mul.w	r8, r4, r8
  4024ee:	45b8      	cmp	r8, r7
  4024f0:	d907      	bls.n	402502 <__udivmoddi4+0x26a>
  4024f2:	18ff      	adds	r7, r7, r3
  4024f4:	f104 30ff 	add.w	r0, r4, #4294967295
  4024f8:	d228      	bcs.n	40254c <__udivmoddi4+0x2b4>
  4024fa:	45b8      	cmp	r8, r7
  4024fc:	d926      	bls.n	40254c <__udivmoddi4+0x2b4>
  4024fe:	3c02      	subs	r4, #2
  402500:	441f      	add	r7, r3
  402502:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  402506:	ebc8 0707 	rsb	r7, r8, r7
  40250a:	fba0 8902 	umull	r8, r9, r0, r2
  40250e:	454f      	cmp	r7, r9
  402510:	4644      	mov	r4, r8
  402512:	464e      	mov	r6, r9
  402514:	d314      	bcc.n	402540 <__udivmoddi4+0x2a8>
  402516:	d029      	beq.n	40256c <__udivmoddi4+0x2d4>
  402518:	b365      	cbz	r5, 402574 <__udivmoddi4+0x2dc>
  40251a:	ebba 0304 	subs.w	r3, sl, r4
  40251e:	eb67 0706 	sbc.w	r7, r7, r6
  402522:	fa07 fe0e 	lsl.w	lr, r7, lr
  402526:	40cb      	lsrs	r3, r1
  402528:	40cf      	lsrs	r7, r1
  40252a:	ea4e 0303 	orr.w	r3, lr, r3
  40252e:	e885 0088 	stmia.w	r5, {r3, r7}
  402532:	2100      	movs	r1, #0
  402534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402538:	4613      	mov	r3, r2
  40253a:	e6f8      	b.n	40232e <__udivmoddi4+0x96>
  40253c:	4610      	mov	r0, r2
  40253e:	e6e0      	b.n	402302 <__udivmoddi4+0x6a>
  402540:	ebb8 0402 	subs.w	r4, r8, r2
  402544:	eb69 0603 	sbc.w	r6, r9, r3
  402548:	3801      	subs	r0, #1
  40254a:	e7e5      	b.n	402518 <__udivmoddi4+0x280>
  40254c:	4604      	mov	r4, r0
  40254e:	e7d8      	b.n	402502 <__udivmoddi4+0x26a>
  402550:	4611      	mov	r1, r2
  402552:	e795      	b.n	402480 <__udivmoddi4+0x1e8>
  402554:	4681      	mov	r9, r0
  402556:	e7c0      	b.n	4024da <__udivmoddi4+0x242>
  402558:	468a      	mov	sl, r1
  40255a:	e77c      	b.n	402456 <__udivmoddi4+0x1be>
  40255c:	3b02      	subs	r3, #2
  40255e:	443c      	add	r4, r7
  402560:	e748      	b.n	4023f4 <__udivmoddi4+0x15c>
  402562:	4608      	mov	r0, r1
  402564:	e70a      	b.n	40237c <__udivmoddi4+0xe4>
  402566:	3802      	subs	r0, #2
  402568:	443e      	add	r6, r7
  40256a:	e72f      	b.n	4023cc <__udivmoddi4+0x134>
  40256c:	45c2      	cmp	sl, r8
  40256e:	d3e7      	bcc.n	402540 <__udivmoddi4+0x2a8>
  402570:	463e      	mov	r6, r7
  402572:	e7d1      	b.n	402518 <__udivmoddi4+0x280>
  402574:	4629      	mov	r1, r5
  402576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40257a:	bf00      	nop

0040257c <__aeabi_idiv0>:
  40257c:	4770      	bx	lr
  40257e:	bf00      	nop

00402580 <_gets_r>:
  402580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402582:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402584:	6844      	ldr	r4, [r0, #4]
  402586:	4607      	mov	r7, r0
  402588:	460e      	mov	r6, r1
  40258a:	b1e3      	cbz	r3, 4025c6 <_gets_r+0x46>
  40258c:	4635      	mov	r5, r6
  40258e:	e007      	b.n	4025a0 <_gets_r+0x20>
  402590:	6823      	ldr	r3, [r4, #0]
  402592:	1c5a      	adds	r2, r3, #1
  402594:	6022      	str	r2, [r4, #0]
  402596:	7818      	ldrb	r0, [r3, #0]
  402598:	280a      	cmp	r0, #10
  40259a:	d010      	beq.n	4025be <_gets_r+0x3e>
  40259c:	f805 0b01 	strb.w	r0, [r5], #1
  4025a0:	6863      	ldr	r3, [r4, #4]
  4025a2:	3b01      	subs	r3, #1
  4025a4:	2b00      	cmp	r3, #0
  4025a6:	6063      	str	r3, [r4, #4]
  4025a8:	daf2      	bge.n	402590 <_gets_r+0x10>
  4025aa:	4621      	mov	r1, r4
  4025ac:	4638      	mov	r0, r7
  4025ae:	f000 f8a1 	bl	4026f4 <__srget_r>
  4025b2:	280a      	cmp	r0, #10
  4025b4:	d003      	beq.n	4025be <_gets_r+0x3e>
  4025b6:	1c43      	adds	r3, r0, #1
  4025b8:	d1f0      	bne.n	40259c <_gets_r+0x1c>
  4025ba:	42b5      	cmp	r5, r6
  4025bc:	d006      	beq.n	4025cc <_gets_r+0x4c>
  4025be:	2300      	movs	r3, #0
  4025c0:	702b      	strb	r3, [r5, #0]
  4025c2:	4630      	mov	r0, r6
  4025c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4025c6:	f001 fa8d 	bl	403ae4 <__sinit>
  4025ca:	e7df      	b.n	40258c <_gets_r+0xc>
  4025cc:	2000      	movs	r0, #0
  4025ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004025d0 <gets>:
  4025d0:	4b02      	ldr	r3, [pc, #8]	; (4025dc <gets+0xc>)
  4025d2:	4601      	mov	r1, r0
  4025d4:	6818      	ldr	r0, [r3, #0]
  4025d6:	f7ff bfd3 	b.w	402580 <_gets_r>
  4025da:	bf00      	nop
  4025dc:	20400440 	.word	0x20400440

004025e0 <__libc_init_array>:
  4025e0:	b570      	push	{r4, r5, r6, lr}
  4025e2:	4e0f      	ldr	r6, [pc, #60]	; (402620 <__libc_init_array+0x40>)
  4025e4:	4d0f      	ldr	r5, [pc, #60]	; (402624 <__libc_init_array+0x44>)
  4025e6:	1b76      	subs	r6, r6, r5
  4025e8:	10b6      	asrs	r6, r6, #2
  4025ea:	bf18      	it	ne
  4025ec:	2400      	movne	r4, #0
  4025ee:	d005      	beq.n	4025fc <__libc_init_array+0x1c>
  4025f0:	3401      	adds	r4, #1
  4025f2:	f855 3b04 	ldr.w	r3, [r5], #4
  4025f6:	4798      	blx	r3
  4025f8:	42a6      	cmp	r6, r4
  4025fa:	d1f9      	bne.n	4025f0 <__libc_init_array+0x10>
  4025fc:	4e0a      	ldr	r6, [pc, #40]	; (402628 <__libc_init_array+0x48>)
  4025fe:	4d0b      	ldr	r5, [pc, #44]	; (40262c <__libc_init_array+0x4c>)
  402600:	1b76      	subs	r6, r6, r5
  402602:	f002 ffcd 	bl	4055a0 <_init>
  402606:	10b6      	asrs	r6, r6, #2
  402608:	bf18      	it	ne
  40260a:	2400      	movne	r4, #0
  40260c:	d006      	beq.n	40261c <__libc_init_array+0x3c>
  40260e:	3401      	adds	r4, #1
  402610:	f855 3b04 	ldr.w	r3, [r5], #4
  402614:	4798      	blx	r3
  402616:	42a6      	cmp	r6, r4
  402618:	d1f9      	bne.n	40260e <__libc_init_array+0x2e>
  40261a:	bd70      	pop	{r4, r5, r6, pc}
  40261c:	bd70      	pop	{r4, r5, r6, pc}
  40261e:	bf00      	nop
  402620:	004055ac 	.word	0x004055ac
  402624:	004055ac 	.word	0x004055ac
  402628:	004055b4 	.word	0x004055b4
  40262c:	004055ac 	.word	0x004055ac

00402630 <iprintf>:
  402630:	b40f      	push	{r0, r1, r2, r3}
  402632:	b500      	push	{lr}
  402634:	4907      	ldr	r1, [pc, #28]	; (402654 <iprintf+0x24>)
  402636:	b083      	sub	sp, #12
  402638:	ab04      	add	r3, sp, #16
  40263a:	6808      	ldr	r0, [r1, #0]
  40263c:	f853 2b04 	ldr.w	r2, [r3], #4
  402640:	6881      	ldr	r1, [r0, #8]
  402642:	9301      	str	r3, [sp, #4]
  402644:	f000 f95c 	bl	402900 <_vfiprintf_r>
  402648:	b003      	add	sp, #12
  40264a:	f85d eb04 	ldr.w	lr, [sp], #4
  40264e:	b004      	add	sp, #16
  402650:	4770      	bx	lr
  402652:	bf00      	nop
  402654:	20400440 	.word	0x20400440

00402658 <memset>:
  402658:	b470      	push	{r4, r5, r6}
  40265a:	0784      	lsls	r4, r0, #30
  40265c:	d046      	beq.n	4026ec <memset+0x94>
  40265e:	1e54      	subs	r4, r2, #1
  402660:	2a00      	cmp	r2, #0
  402662:	d041      	beq.n	4026e8 <memset+0x90>
  402664:	b2cd      	uxtb	r5, r1
  402666:	4603      	mov	r3, r0
  402668:	e002      	b.n	402670 <memset+0x18>
  40266a:	1e62      	subs	r2, r4, #1
  40266c:	b3e4      	cbz	r4, 4026e8 <memset+0x90>
  40266e:	4614      	mov	r4, r2
  402670:	f803 5b01 	strb.w	r5, [r3], #1
  402674:	079a      	lsls	r2, r3, #30
  402676:	d1f8      	bne.n	40266a <memset+0x12>
  402678:	2c03      	cmp	r4, #3
  40267a:	d92e      	bls.n	4026da <memset+0x82>
  40267c:	b2cd      	uxtb	r5, r1
  40267e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402682:	2c0f      	cmp	r4, #15
  402684:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402688:	d919      	bls.n	4026be <memset+0x66>
  40268a:	f103 0210 	add.w	r2, r3, #16
  40268e:	4626      	mov	r6, r4
  402690:	3e10      	subs	r6, #16
  402692:	2e0f      	cmp	r6, #15
  402694:	f842 5c10 	str.w	r5, [r2, #-16]
  402698:	f842 5c0c 	str.w	r5, [r2, #-12]
  40269c:	f842 5c08 	str.w	r5, [r2, #-8]
  4026a0:	f842 5c04 	str.w	r5, [r2, #-4]
  4026a4:	f102 0210 	add.w	r2, r2, #16
  4026a8:	d8f2      	bhi.n	402690 <memset+0x38>
  4026aa:	f1a4 0210 	sub.w	r2, r4, #16
  4026ae:	f022 020f 	bic.w	r2, r2, #15
  4026b2:	f004 040f 	and.w	r4, r4, #15
  4026b6:	3210      	adds	r2, #16
  4026b8:	2c03      	cmp	r4, #3
  4026ba:	4413      	add	r3, r2
  4026bc:	d90d      	bls.n	4026da <memset+0x82>
  4026be:	461e      	mov	r6, r3
  4026c0:	4622      	mov	r2, r4
  4026c2:	3a04      	subs	r2, #4
  4026c4:	2a03      	cmp	r2, #3
  4026c6:	f846 5b04 	str.w	r5, [r6], #4
  4026ca:	d8fa      	bhi.n	4026c2 <memset+0x6a>
  4026cc:	1f22      	subs	r2, r4, #4
  4026ce:	f022 0203 	bic.w	r2, r2, #3
  4026d2:	3204      	adds	r2, #4
  4026d4:	4413      	add	r3, r2
  4026d6:	f004 0403 	and.w	r4, r4, #3
  4026da:	b12c      	cbz	r4, 4026e8 <memset+0x90>
  4026dc:	b2c9      	uxtb	r1, r1
  4026de:	441c      	add	r4, r3
  4026e0:	f803 1b01 	strb.w	r1, [r3], #1
  4026e4:	42a3      	cmp	r3, r4
  4026e6:	d1fb      	bne.n	4026e0 <memset+0x88>
  4026e8:	bc70      	pop	{r4, r5, r6}
  4026ea:	4770      	bx	lr
  4026ec:	4614      	mov	r4, r2
  4026ee:	4603      	mov	r3, r0
  4026f0:	e7c2      	b.n	402678 <memset+0x20>
  4026f2:	bf00      	nop

004026f4 <__srget_r>:
  4026f4:	b538      	push	{r3, r4, r5, lr}
  4026f6:	460c      	mov	r4, r1
  4026f8:	4605      	mov	r5, r0
  4026fa:	b108      	cbz	r0, 402700 <__srget_r+0xc>
  4026fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4026fe:	b163      	cbz	r3, 40271a <__srget_r+0x26>
  402700:	4628      	mov	r0, r5
  402702:	4621      	mov	r1, r4
  402704:	f002 fc00 	bl	404f08 <__srefill_r>
  402708:	b950      	cbnz	r0, 402720 <__srget_r+0x2c>
  40270a:	e894 000c 	ldmia.w	r4, {r2, r3}
  40270e:	3b01      	subs	r3, #1
  402710:	1c51      	adds	r1, r2, #1
  402712:	e884 000a 	stmia.w	r4, {r1, r3}
  402716:	7810      	ldrb	r0, [r2, #0]
  402718:	bd38      	pop	{r3, r4, r5, pc}
  40271a:	f001 f9e3 	bl	403ae4 <__sinit>
  40271e:	e7ef      	b.n	402700 <__srget_r+0xc>
  402720:	f04f 30ff 	mov.w	r0, #4294967295
  402724:	bd38      	pop	{r3, r4, r5, pc}
  402726:	bf00      	nop

00402728 <setbuf>:
  402728:	2900      	cmp	r1, #0
  40272a:	bf0c      	ite	eq
  40272c:	2202      	moveq	r2, #2
  40272e:	2200      	movne	r2, #0
  402730:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402734:	f000 b800 	b.w	402738 <setvbuf>

00402738 <setvbuf>:
  402738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40273c:	4c51      	ldr	r4, [pc, #324]	; (402884 <setvbuf+0x14c>)
  40273e:	6825      	ldr	r5, [r4, #0]
  402740:	b083      	sub	sp, #12
  402742:	4604      	mov	r4, r0
  402744:	460f      	mov	r7, r1
  402746:	4690      	mov	r8, r2
  402748:	461e      	mov	r6, r3
  40274a:	b115      	cbz	r5, 402752 <setvbuf+0x1a>
  40274c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40274e:	2b00      	cmp	r3, #0
  402750:	d079      	beq.n	402846 <setvbuf+0x10e>
  402752:	f1b8 0f02 	cmp.w	r8, #2
  402756:	d004      	beq.n	402762 <setvbuf+0x2a>
  402758:	f1b8 0f01 	cmp.w	r8, #1
  40275c:	d87f      	bhi.n	40285e <setvbuf+0x126>
  40275e:	2e00      	cmp	r6, #0
  402760:	db7d      	blt.n	40285e <setvbuf+0x126>
  402762:	4621      	mov	r1, r4
  402764:	4628      	mov	r0, r5
  402766:	f001 f917 	bl	403998 <_fflush_r>
  40276a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40276c:	b141      	cbz	r1, 402780 <setvbuf+0x48>
  40276e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402772:	4299      	cmp	r1, r3
  402774:	d002      	beq.n	40277c <setvbuf+0x44>
  402776:	4628      	mov	r0, r5
  402778:	f001 fa7e 	bl	403c78 <_free_r>
  40277c:	2300      	movs	r3, #0
  40277e:	6323      	str	r3, [r4, #48]	; 0x30
  402780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402784:	2200      	movs	r2, #0
  402786:	61a2      	str	r2, [r4, #24]
  402788:	6062      	str	r2, [r4, #4]
  40278a:	061a      	lsls	r2, r3, #24
  40278c:	d454      	bmi.n	402838 <setvbuf+0x100>
  40278e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402792:	f023 0303 	bic.w	r3, r3, #3
  402796:	f1b8 0f02 	cmp.w	r8, #2
  40279a:	81a3      	strh	r3, [r4, #12]
  40279c:	d039      	beq.n	402812 <setvbuf+0xda>
  40279e:	ab01      	add	r3, sp, #4
  4027a0:	466a      	mov	r2, sp
  4027a2:	4621      	mov	r1, r4
  4027a4:	4628      	mov	r0, r5
  4027a6:	f001 fd2b 	bl	404200 <__swhatbuf_r>
  4027aa:	89a3      	ldrh	r3, [r4, #12]
  4027ac:	4318      	orrs	r0, r3
  4027ae:	81a0      	strh	r0, [r4, #12]
  4027b0:	b326      	cbz	r6, 4027fc <setvbuf+0xc4>
  4027b2:	b327      	cbz	r7, 4027fe <setvbuf+0xc6>
  4027b4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4027b6:	2b00      	cmp	r3, #0
  4027b8:	d04d      	beq.n	402856 <setvbuf+0x11e>
  4027ba:	9b00      	ldr	r3, [sp, #0]
  4027bc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4027c0:	6027      	str	r7, [r4, #0]
  4027c2:	429e      	cmp	r6, r3
  4027c4:	bf1c      	itt	ne
  4027c6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4027ca:	81a0      	strhne	r0, [r4, #12]
  4027cc:	f1b8 0f01 	cmp.w	r8, #1
  4027d0:	bf08      	it	eq
  4027d2:	f040 0001 	orreq.w	r0, r0, #1
  4027d6:	b283      	uxth	r3, r0
  4027d8:	bf08      	it	eq
  4027da:	81a0      	strheq	r0, [r4, #12]
  4027dc:	f003 0008 	and.w	r0, r3, #8
  4027e0:	b280      	uxth	r0, r0
  4027e2:	6127      	str	r7, [r4, #16]
  4027e4:	6166      	str	r6, [r4, #20]
  4027e6:	b318      	cbz	r0, 402830 <setvbuf+0xf8>
  4027e8:	f013 0001 	ands.w	r0, r3, #1
  4027ec:	d02f      	beq.n	40284e <setvbuf+0x116>
  4027ee:	2000      	movs	r0, #0
  4027f0:	4276      	negs	r6, r6
  4027f2:	61a6      	str	r6, [r4, #24]
  4027f4:	60a0      	str	r0, [r4, #8]
  4027f6:	b003      	add	sp, #12
  4027f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027fc:	9e00      	ldr	r6, [sp, #0]
  4027fe:	4630      	mov	r0, r6
  402800:	f001 fd72 	bl	4042e8 <malloc>
  402804:	4607      	mov	r7, r0
  402806:	b368      	cbz	r0, 402864 <setvbuf+0x12c>
  402808:	89a3      	ldrh	r3, [r4, #12]
  40280a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40280e:	81a3      	strh	r3, [r4, #12]
  402810:	e7d0      	b.n	4027b4 <setvbuf+0x7c>
  402812:	2000      	movs	r0, #0
  402814:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402818:	f043 0302 	orr.w	r3, r3, #2
  40281c:	2500      	movs	r5, #0
  40281e:	2101      	movs	r1, #1
  402820:	81a3      	strh	r3, [r4, #12]
  402822:	60a5      	str	r5, [r4, #8]
  402824:	6022      	str	r2, [r4, #0]
  402826:	6122      	str	r2, [r4, #16]
  402828:	6161      	str	r1, [r4, #20]
  40282a:	b003      	add	sp, #12
  40282c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402830:	60a0      	str	r0, [r4, #8]
  402832:	b003      	add	sp, #12
  402834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402838:	6921      	ldr	r1, [r4, #16]
  40283a:	4628      	mov	r0, r5
  40283c:	f001 fa1c 	bl	403c78 <_free_r>
  402840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402844:	e7a3      	b.n	40278e <setvbuf+0x56>
  402846:	4628      	mov	r0, r5
  402848:	f001 f94c 	bl	403ae4 <__sinit>
  40284c:	e781      	b.n	402752 <setvbuf+0x1a>
  40284e:	60a6      	str	r6, [r4, #8]
  402850:	b003      	add	sp, #12
  402852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402856:	4628      	mov	r0, r5
  402858:	f001 f944 	bl	403ae4 <__sinit>
  40285c:	e7ad      	b.n	4027ba <setvbuf+0x82>
  40285e:	f04f 30ff 	mov.w	r0, #4294967295
  402862:	e7e2      	b.n	40282a <setvbuf+0xf2>
  402864:	f8dd 9000 	ldr.w	r9, [sp]
  402868:	45b1      	cmp	r9, r6
  40286a:	d006      	beq.n	40287a <setvbuf+0x142>
  40286c:	4648      	mov	r0, r9
  40286e:	f001 fd3b 	bl	4042e8 <malloc>
  402872:	4607      	mov	r7, r0
  402874:	b108      	cbz	r0, 40287a <setvbuf+0x142>
  402876:	464e      	mov	r6, r9
  402878:	e7c6      	b.n	402808 <setvbuf+0xd0>
  40287a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40287e:	f04f 30ff 	mov.w	r0, #4294967295
  402882:	e7c7      	b.n	402814 <setvbuf+0xdc>
  402884:	20400440 	.word	0x20400440

00402888 <__sprint_r.part.0>:
  402888:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40288a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40288e:	049c      	lsls	r4, r3, #18
  402890:	4692      	mov	sl, r2
  402892:	d52c      	bpl.n	4028ee <__sprint_r.part.0+0x66>
  402894:	6893      	ldr	r3, [r2, #8]
  402896:	6812      	ldr	r2, [r2, #0]
  402898:	b33b      	cbz	r3, 4028ea <__sprint_r.part.0+0x62>
  40289a:	460f      	mov	r7, r1
  40289c:	4680      	mov	r8, r0
  40289e:	f102 0908 	add.w	r9, r2, #8
  4028a2:	e919 0060 	ldmdb	r9, {r5, r6}
  4028a6:	08b6      	lsrs	r6, r6, #2
  4028a8:	d017      	beq.n	4028da <__sprint_r.part.0+0x52>
  4028aa:	3d04      	subs	r5, #4
  4028ac:	2400      	movs	r4, #0
  4028ae:	e001      	b.n	4028b4 <__sprint_r.part.0+0x2c>
  4028b0:	42a6      	cmp	r6, r4
  4028b2:	d010      	beq.n	4028d6 <__sprint_r.part.0+0x4e>
  4028b4:	463a      	mov	r2, r7
  4028b6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4028ba:	4640      	mov	r0, r8
  4028bc:	f001 f97c 	bl	403bb8 <_fputwc_r>
  4028c0:	1c43      	adds	r3, r0, #1
  4028c2:	f104 0401 	add.w	r4, r4, #1
  4028c6:	d1f3      	bne.n	4028b0 <__sprint_r.part.0+0x28>
  4028c8:	2300      	movs	r3, #0
  4028ca:	f8ca 3008 	str.w	r3, [sl, #8]
  4028ce:	f8ca 3004 	str.w	r3, [sl, #4]
  4028d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4028da:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4028de:	f8ca 3008 	str.w	r3, [sl, #8]
  4028e2:	f109 0908 	add.w	r9, r9, #8
  4028e6:	2b00      	cmp	r3, #0
  4028e8:	d1db      	bne.n	4028a2 <__sprint_r.part.0+0x1a>
  4028ea:	2000      	movs	r0, #0
  4028ec:	e7ec      	b.n	4028c8 <__sprint_r.part.0+0x40>
  4028ee:	f001 faab 	bl	403e48 <__sfvwrite_r>
  4028f2:	2300      	movs	r3, #0
  4028f4:	f8ca 3008 	str.w	r3, [sl, #8]
  4028f8:	f8ca 3004 	str.w	r3, [sl, #4]
  4028fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402900 <_vfiprintf_r>:
  402900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402904:	b0ab      	sub	sp, #172	; 0xac
  402906:	461c      	mov	r4, r3
  402908:	9100      	str	r1, [sp, #0]
  40290a:	4690      	mov	r8, r2
  40290c:	9304      	str	r3, [sp, #16]
  40290e:	9005      	str	r0, [sp, #20]
  402910:	b118      	cbz	r0, 40291a <_vfiprintf_r+0x1a>
  402912:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402914:	2b00      	cmp	r3, #0
  402916:	f000 80de 	beq.w	402ad6 <_vfiprintf_r+0x1d6>
  40291a:	9800      	ldr	r0, [sp, #0]
  40291c:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  402920:	b28a      	uxth	r2, r1
  402922:	0495      	lsls	r5, r2, #18
  402924:	d407      	bmi.n	402936 <_vfiprintf_r+0x36>
  402926:	6e43      	ldr	r3, [r0, #100]	; 0x64
  402928:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40292c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402930:	8182      	strh	r2, [r0, #12]
  402932:	6643      	str	r3, [r0, #100]	; 0x64
  402934:	b292      	uxth	r2, r2
  402936:	0711      	lsls	r1, r2, #28
  402938:	f140 80b1 	bpl.w	402a9e <_vfiprintf_r+0x19e>
  40293c:	9b00      	ldr	r3, [sp, #0]
  40293e:	691b      	ldr	r3, [r3, #16]
  402940:	2b00      	cmp	r3, #0
  402942:	f000 80ac 	beq.w	402a9e <_vfiprintf_r+0x19e>
  402946:	f002 021a 	and.w	r2, r2, #26
  40294a:	2a0a      	cmp	r2, #10
  40294c:	f000 80b5 	beq.w	402aba <_vfiprintf_r+0x1ba>
  402950:	2300      	movs	r3, #0
  402952:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  402956:	9302      	str	r3, [sp, #8]
  402958:	930f      	str	r3, [sp, #60]	; 0x3c
  40295a:	930e      	str	r3, [sp, #56]	; 0x38
  40295c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402960:	46da      	mov	sl, fp
  402962:	f898 3000 	ldrb.w	r3, [r8]
  402966:	4644      	mov	r4, r8
  402968:	b1fb      	cbz	r3, 4029aa <_vfiprintf_r+0xaa>
  40296a:	2b25      	cmp	r3, #37	; 0x25
  40296c:	d102      	bne.n	402974 <_vfiprintf_r+0x74>
  40296e:	e01c      	b.n	4029aa <_vfiprintf_r+0xaa>
  402970:	2b25      	cmp	r3, #37	; 0x25
  402972:	d003      	beq.n	40297c <_vfiprintf_r+0x7c>
  402974:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402978:	2b00      	cmp	r3, #0
  40297a:	d1f9      	bne.n	402970 <_vfiprintf_r+0x70>
  40297c:	ebc8 0504 	rsb	r5, r8, r4
  402980:	b19d      	cbz	r5, 4029aa <_vfiprintf_r+0xaa>
  402982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402984:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402986:	f8ca 8000 	str.w	r8, [sl]
  40298a:	3301      	adds	r3, #1
  40298c:	442a      	add	r2, r5
  40298e:	2b07      	cmp	r3, #7
  402990:	f8ca 5004 	str.w	r5, [sl, #4]
  402994:	920f      	str	r2, [sp, #60]	; 0x3c
  402996:	930e      	str	r3, [sp, #56]	; 0x38
  402998:	dd7b      	ble.n	402a92 <_vfiprintf_r+0x192>
  40299a:	2a00      	cmp	r2, #0
  40299c:	f040 8528 	bne.w	4033f0 <_vfiprintf_r+0xaf0>
  4029a0:	9b02      	ldr	r3, [sp, #8]
  4029a2:	920e      	str	r2, [sp, #56]	; 0x38
  4029a4:	442b      	add	r3, r5
  4029a6:	46da      	mov	sl, fp
  4029a8:	9302      	str	r3, [sp, #8]
  4029aa:	7823      	ldrb	r3, [r4, #0]
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	f000 843e 	beq.w	40322e <_vfiprintf_r+0x92e>
  4029b2:	2100      	movs	r1, #0
  4029b4:	f04f 0300 	mov.w	r3, #0
  4029b8:	f04f 32ff 	mov.w	r2, #4294967295
  4029bc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4029c0:	f104 0801 	add.w	r8, r4, #1
  4029c4:	7863      	ldrb	r3, [r4, #1]
  4029c6:	9201      	str	r2, [sp, #4]
  4029c8:	4608      	mov	r0, r1
  4029ca:	460e      	mov	r6, r1
  4029cc:	460c      	mov	r4, r1
  4029ce:	f108 0801 	add.w	r8, r8, #1
  4029d2:	f1a3 0220 	sub.w	r2, r3, #32
  4029d6:	2a58      	cmp	r2, #88	; 0x58
  4029d8:	f200 8393 	bhi.w	403102 <_vfiprintf_r+0x802>
  4029dc:	e8df f012 	tbh	[pc, r2, lsl #1]
  4029e0:	03910346 	.word	0x03910346
  4029e4:	034e0391 	.word	0x034e0391
  4029e8:	03910391 	.word	0x03910391
  4029ec:	03910391 	.word	0x03910391
  4029f0:	03910391 	.word	0x03910391
  4029f4:	02670289 	.word	0x02670289
  4029f8:	00800391 	.word	0x00800391
  4029fc:	0391026c 	.word	0x0391026c
  402a00:	025901c6 	.word	0x025901c6
  402a04:	02590259 	.word	0x02590259
  402a08:	02590259 	.word	0x02590259
  402a0c:	02590259 	.word	0x02590259
  402a10:	02590259 	.word	0x02590259
  402a14:	03910391 	.word	0x03910391
  402a18:	03910391 	.word	0x03910391
  402a1c:	03910391 	.word	0x03910391
  402a20:	03910391 	.word	0x03910391
  402a24:	03910391 	.word	0x03910391
  402a28:	039101cb 	.word	0x039101cb
  402a2c:	03910391 	.word	0x03910391
  402a30:	03910391 	.word	0x03910391
  402a34:	03910391 	.word	0x03910391
  402a38:	03910391 	.word	0x03910391
  402a3c:	02140391 	.word	0x02140391
  402a40:	03910391 	.word	0x03910391
  402a44:	03910391 	.word	0x03910391
  402a48:	02ee0391 	.word	0x02ee0391
  402a4c:	03910391 	.word	0x03910391
  402a50:	03910311 	.word	0x03910311
  402a54:	03910391 	.word	0x03910391
  402a58:	03910391 	.word	0x03910391
  402a5c:	03910391 	.word	0x03910391
  402a60:	03910391 	.word	0x03910391
  402a64:	03340391 	.word	0x03340391
  402a68:	0391038a 	.word	0x0391038a
  402a6c:	03910391 	.word	0x03910391
  402a70:	038a0367 	.word	0x038a0367
  402a74:	03910391 	.word	0x03910391
  402a78:	0391036c 	.word	0x0391036c
  402a7c:	02950379 	.word	0x02950379
  402a80:	02e90085 	.word	0x02e90085
  402a84:	029b0391 	.word	0x029b0391
  402a88:	02ba0391 	.word	0x02ba0391
  402a8c:	03910391 	.word	0x03910391
  402a90:	0353      	.short	0x0353
  402a92:	f10a 0a08 	add.w	sl, sl, #8
  402a96:	9b02      	ldr	r3, [sp, #8]
  402a98:	442b      	add	r3, r5
  402a9a:	9302      	str	r3, [sp, #8]
  402a9c:	e785      	b.n	4029aa <_vfiprintf_r+0xaa>
  402a9e:	9900      	ldr	r1, [sp, #0]
  402aa0:	9805      	ldr	r0, [sp, #20]
  402aa2:	f000 fe61 	bl	403768 <__swsetup_r>
  402aa6:	2800      	cmp	r0, #0
  402aa8:	f040 8558 	bne.w	40355c <_vfiprintf_r+0xc5c>
  402aac:	9b00      	ldr	r3, [sp, #0]
  402aae:	899a      	ldrh	r2, [r3, #12]
  402ab0:	f002 021a 	and.w	r2, r2, #26
  402ab4:	2a0a      	cmp	r2, #10
  402ab6:	f47f af4b 	bne.w	402950 <_vfiprintf_r+0x50>
  402aba:	9900      	ldr	r1, [sp, #0]
  402abc:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  402ac0:	2b00      	cmp	r3, #0
  402ac2:	f6ff af45 	blt.w	402950 <_vfiprintf_r+0x50>
  402ac6:	4623      	mov	r3, r4
  402ac8:	4642      	mov	r2, r8
  402aca:	9805      	ldr	r0, [sp, #20]
  402acc:	f000 fe16 	bl	4036fc <__sbprintf>
  402ad0:	b02b      	add	sp, #172	; 0xac
  402ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ad6:	f001 f805 	bl	403ae4 <__sinit>
  402ada:	e71e      	b.n	40291a <_vfiprintf_r+0x1a>
  402adc:	4264      	negs	r4, r4
  402ade:	9304      	str	r3, [sp, #16]
  402ae0:	f046 0604 	orr.w	r6, r6, #4
  402ae4:	f898 3000 	ldrb.w	r3, [r8]
  402ae8:	e771      	b.n	4029ce <_vfiprintf_r+0xce>
  402aea:	2130      	movs	r1, #48	; 0x30
  402aec:	9804      	ldr	r0, [sp, #16]
  402aee:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  402af2:	9901      	ldr	r1, [sp, #4]
  402af4:	9406      	str	r4, [sp, #24]
  402af6:	f04f 0300 	mov.w	r3, #0
  402afa:	2278      	movs	r2, #120	; 0x78
  402afc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402b00:	2900      	cmp	r1, #0
  402b02:	4603      	mov	r3, r0
  402b04:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  402b08:	6804      	ldr	r4, [r0, #0]
  402b0a:	f103 0304 	add.w	r3, r3, #4
  402b0e:	f04f 0500 	mov.w	r5, #0
  402b12:	f046 0202 	orr.w	r2, r6, #2
  402b16:	f2c0 8525 	blt.w	403564 <_vfiprintf_r+0xc64>
  402b1a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402b1e:	ea54 0205 	orrs.w	r2, r4, r5
  402b22:	f046 0602 	orr.w	r6, r6, #2
  402b26:	9304      	str	r3, [sp, #16]
  402b28:	f040 84bf 	bne.w	4034aa <_vfiprintf_r+0xbaa>
  402b2c:	48b3      	ldr	r0, [pc, #716]	; (402dfc <_vfiprintf_r+0x4fc>)
  402b2e:	9b01      	ldr	r3, [sp, #4]
  402b30:	2b00      	cmp	r3, #0
  402b32:	f040 841c 	bne.w	40336e <_vfiprintf_r+0xa6e>
  402b36:	4699      	mov	r9, r3
  402b38:	2300      	movs	r3, #0
  402b3a:	9301      	str	r3, [sp, #4]
  402b3c:	9303      	str	r3, [sp, #12]
  402b3e:	465f      	mov	r7, fp
  402b40:	9b01      	ldr	r3, [sp, #4]
  402b42:	9a03      	ldr	r2, [sp, #12]
  402b44:	4293      	cmp	r3, r2
  402b46:	bfb8      	it	lt
  402b48:	4613      	movlt	r3, r2
  402b4a:	461d      	mov	r5, r3
  402b4c:	f1b9 0f00 	cmp.w	r9, #0
  402b50:	d000      	beq.n	402b54 <_vfiprintf_r+0x254>
  402b52:	3501      	adds	r5, #1
  402b54:	f016 0302 	ands.w	r3, r6, #2
  402b58:	9307      	str	r3, [sp, #28]
  402b5a:	bf18      	it	ne
  402b5c:	3502      	addne	r5, #2
  402b5e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  402b62:	9308      	str	r3, [sp, #32]
  402b64:	f040 82f1 	bne.w	40314a <_vfiprintf_r+0x84a>
  402b68:	9b06      	ldr	r3, [sp, #24]
  402b6a:	1b5c      	subs	r4, r3, r5
  402b6c:	2c00      	cmp	r4, #0
  402b6e:	f340 82ec 	ble.w	40314a <_vfiprintf_r+0x84a>
  402b72:	2c10      	cmp	r4, #16
  402b74:	f340 8556 	ble.w	403624 <_vfiprintf_r+0xd24>
  402b78:	f8df 9284 	ldr.w	r9, [pc, #644]	; 402e00 <_vfiprintf_r+0x500>
  402b7c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402b80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b82:	46d4      	mov	ip, sl
  402b84:	2310      	movs	r3, #16
  402b86:	46c2      	mov	sl, r8
  402b88:	4670      	mov	r0, lr
  402b8a:	46a8      	mov	r8, r5
  402b8c:	464d      	mov	r5, r9
  402b8e:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402b92:	e007      	b.n	402ba4 <_vfiprintf_r+0x2a4>
  402b94:	f100 0e02 	add.w	lr, r0, #2
  402b98:	f10c 0c08 	add.w	ip, ip, #8
  402b9c:	4608      	mov	r0, r1
  402b9e:	3c10      	subs	r4, #16
  402ba0:	2c10      	cmp	r4, #16
  402ba2:	dd13      	ble.n	402bcc <_vfiprintf_r+0x2cc>
  402ba4:	1c41      	adds	r1, r0, #1
  402ba6:	3210      	adds	r2, #16
  402ba8:	2907      	cmp	r1, #7
  402baa:	920f      	str	r2, [sp, #60]	; 0x3c
  402bac:	f8cc 5000 	str.w	r5, [ip]
  402bb0:	f8cc 3004 	str.w	r3, [ip, #4]
  402bb4:	910e      	str	r1, [sp, #56]	; 0x38
  402bb6:	dded      	ble.n	402b94 <_vfiprintf_r+0x294>
  402bb8:	2a00      	cmp	r2, #0
  402bba:	f040 82b7 	bne.w	40312c <_vfiprintf_r+0x82c>
  402bbe:	3c10      	subs	r4, #16
  402bc0:	2c10      	cmp	r4, #16
  402bc2:	4610      	mov	r0, r2
  402bc4:	f04f 0e01 	mov.w	lr, #1
  402bc8:	46dc      	mov	ip, fp
  402bca:	dceb      	bgt.n	402ba4 <_vfiprintf_r+0x2a4>
  402bcc:	46a9      	mov	r9, r5
  402bce:	4670      	mov	r0, lr
  402bd0:	4645      	mov	r5, r8
  402bd2:	46d0      	mov	r8, sl
  402bd4:	46e2      	mov	sl, ip
  402bd6:	4422      	add	r2, r4
  402bd8:	2807      	cmp	r0, #7
  402bda:	920f      	str	r2, [sp, #60]	; 0x3c
  402bdc:	f8ca 9000 	str.w	r9, [sl]
  402be0:	f8ca 4004 	str.w	r4, [sl, #4]
  402be4:	900e      	str	r0, [sp, #56]	; 0x38
  402be6:	f300 8375 	bgt.w	4032d4 <_vfiprintf_r+0x9d4>
  402bea:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402bee:	f10a 0a08 	add.w	sl, sl, #8
  402bf2:	f100 0e01 	add.w	lr, r0, #1
  402bf6:	2b00      	cmp	r3, #0
  402bf8:	f040 82b0 	bne.w	40315c <_vfiprintf_r+0x85c>
  402bfc:	9b07      	ldr	r3, [sp, #28]
  402bfe:	2b00      	cmp	r3, #0
  402c00:	f000 82c3 	beq.w	40318a <_vfiprintf_r+0x88a>
  402c04:	3202      	adds	r2, #2
  402c06:	a90c      	add	r1, sp, #48	; 0x30
  402c08:	2302      	movs	r3, #2
  402c0a:	f1be 0f07 	cmp.w	lr, #7
  402c0e:	920f      	str	r2, [sp, #60]	; 0x3c
  402c10:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402c14:	e88a 000a 	stmia.w	sl, {r1, r3}
  402c18:	f340 8378 	ble.w	40330c <_vfiprintf_r+0xa0c>
  402c1c:	2a00      	cmp	r2, #0
  402c1e:	f040 840a 	bne.w	403436 <_vfiprintf_r+0xb36>
  402c22:	9b08      	ldr	r3, [sp, #32]
  402c24:	2b80      	cmp	r3, #128	; 0x80
  402c26:	f04f 0e01 	mov.w	lr, #1
  402c2a:	4610      	mov	r0, r2
  402c2c:	46da      	mov	sl, fp
  402c2e:	f040 82b0 	bne.w	403192 <_vfiprintf_r+0x892>
  402c32:	9b06      	ldr	r3, [sp, #24]
  402c34:	1b5c      	subs	r4, r3, r5
  402c36:	2c00      	cmp	r4, #0
  402c38:	f340 82ab 	ble.w	403192 <_vfiprintf_r+0x892>
  402c3c:	2c10      	cmp	r4, #16
  402c3e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 402e04 <_vfiprintf_r+0x504>
  402c42:	f340 850b 	ble.w	40365c <_vfiprintf_r+0xd5c>
  402c46:	46d6      	mov	lr, sl
  402c48:	2310      	movs	r3, #16
  402c4a:	46c2      	mov	sl, r8
  402c4c:	46a8      	mov	r8, r5
  402c4e:	464d      	mov	r5, r9
  402c50:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402c54:	e007      	b.n	402c66 <_vfiprintf_r+0x366>
  402c56:	f100 0c02 	add.w	ip, r0, #2
  402c5a:	f10e 0e08 	add.w	lr, lr, #8
  402c5e:	4608      	mov	r0, r1
  402c60:	3c10      	subs	r4, #16
  402c62:	2c10      	cmp	r4, #16
  402c64:	dd13      	ble.n	402c8e <_vfiprintf_r+0x38e>
  402c66:	1c41      	adds	r1, r0, #1
  402c68:	3210      	adds	r2, #16
  402c6a:	2907      	cmp	r1, #7
  402c6c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c6e:	f8ce 5000 	str.w	r5, [lr]
  402c72:	f8ce 3004 	str.w	r3, [lr, #4]
  402c76:	910e      	str	r1, [sp, #56]	; 0x38
  402c78:	dded      	ble.n	402c56 <_vfiprintf_r+0x356>
  402c7a:	2a00      	cmp	r2, #0
  402c7c:	f040 8315 	bne.w	4032aa <_vfiprintf_r+0x9aa>
  402c80:	3c10      	subs	r4, #16
  402c82:	2c10      	cmp	r4, #16
  402c84:	f04f 0c01 	mov.w	ip, #1
  402c88:	4610      	mov	r0, r2
  402c8a:	46de      	mov	lr, fp
  402c8c:	dceb      	bgt.n	402c66 <_vfiprintf_r+0x366>
  402c8e:	46a9      	mov	r9, r5
  402c90:	4645      	mov	r5, r8
  402c92:	46d0      	mov	r8, sl
  402c94:	46f2      	mov	sl, lr
  402c96:	4422      	add	r2, r4
  402c98:	f1bc 0f07 	cmp.w	ip, #7
  402c9c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c9e:	f8ca 9000 	str.w	r9, [sl]
  402ca2:	f8ca 4004 	str.w	r4, [sl, #4]
  402ca6:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  402caa:	f300 83d2 	bgt.w	403452 <_vfiprintf_r+0xb52>
  402cae:	9b01      	ldr	r3, [sp, #4]
  402cb0:	9903      	ldr	r1, [sp, #12]
  402cb2:	1a5c      	subs	r4, r3, r1
  402cb4:	2c00      	cmp	r4, #0
  402cb6:	f10a 0a08 	add.w	sl, sl, #8
  402cba:	f10c 0e01 	add.w	lr, ip, #1
  402cbe:	4660      	mov	r0, ip
  402cc0:	f300 826d 	bgt.w	40319e <_vfiprintf_r+0x89e>
  402cc4:	9903      	ldr	r1, [sp, #12]
  402cc6:	f8ca 7000 	str.w	r7, [sl]
  402cca:	440a      	add	r2, r1
  402ccc:	f1be 0f07 	cmp.w	lr, #7
  402cd0:	920f      	str	r2, [sp, #60]	; 0x3c
  402cd2:	f8ca 1004 	str.w	r1, [sl, #4]
  402cd6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  402cda:	f340 82ce 	ble.w	40327a <_vfiprintf_r+0x97a>
  402cde:	2a00      	cmp	r2, #0
  402ce0:	f040 833a 	bne.w	403358 <_vfiprintf_r+0xa58>
  402ce4:	0770      	lsls	r0, r6, #29
  402ce6:	920e      	str	r2, [sp, #56]	; 0x38
  402ce8:	d538      	bpl.n	402d5c <_vfiprintf_r+0x45c>
  402cea:	9b06      	ldr	r3, [sp, #24]
  402cec:	1b5c      	subs	r4, r3, r5
  402cee:	2c00      	cmp	r4, #0
  402cf0:	dd34      	ble.n	402d5c <_vfiprintf_r+0x45c>
  402cf2:	46da      	mov	sl, fp
  402cf4:	2c10      	cmp	r4, #16
  402cf6:	f340 84ab 	ble.w	403650 <_vfiprintf_r+0xd50>
  402cfa:	f8df 9104 	ldr.w	r9, [pc, #260]	; 402e00 <_vfiprintf_r+0x500>
  402cfe:	990e      	ldr	r1, [sp, #56]	; 0x38
  402d00:	464f      	mov	r7, r9
  402d02:	2610      	movs	r6, #16
  402d04:	f8dd 9014 	ldr.w	r9, [sp, #20]
  402d08:	e006      	b.n	402d18 <_vfiprintf_r+0x418>
  402d0a:	1c88      	adds	r0, r1, #2
  402d0c:	f10a 0a08 	add.w	sl, sl, #8
  402d10:	4619      	mov	r1, r3
  402d12:	3c10      	subs	r4, #16
  402d14:	2c10      	cmp	r4, #16
  402d16:	dd13      	ble.n	402d40 <_vfiprintf_r+0x440>
  402d18:	1c4b      	adds	r3, r1, #1
  402d1a:	3210      	adds	r2, #16
  402d1c:	2b07      	cmp	r3, #7
  402d1e:	920f      	str	r2, [sp, #60]	; 0x3c
  402d20:	f8ca 7000 	str.w	r7, [sl]
  402d24:	f8ca 6004 	str.w	r6, [sl, #4]
  402d28:	930e      	str	r3, [sp, #56]	; 0x38
  402d2a:	ddee      	ble.n	402d0a <_vfiprintf_r+0x40a>
  402d2c:	2a00      	cmp	r2, #0
  402d2e:	f040 828e 	bne.w	40324e <_vfiprintf_r+0x94e>
  402d32:	3c10      	subs	r4, #16
  402d34:	2c10      	cmp	r4, #16
  402d36:	f04f 0001 	mov.w	r0, #1
  402d3a:	4611      	mov	r1, r2
  402d3c:	46da      	mov	sl, fp
  402d3e:	dceb      	bgt.n	402d18 <_vfiprintf_r+0x418>
  402d40:	46b9      	mov	r9, r7
  402d42:	4422      	add	r2, r4
  402d44:	2807      	cmp	r0, #7
  402d46:	920f      	str	r2, [sp, #60]	; 0x3c
  402d48:	f8ca 9000 	str.w	r9, [sl]
  402d4c:	f8ca 4004 	str.w	r4, [sl, #4]
  402d50:	900e      	str	r0, [sp, #56]	; 0x38
  402d52:	f340 829b 	ble.w	40328c <_vfiprintf_r+0x98c>
  402d56:	2a00      	cmp	r2, #0
  402d58:	f040 8425 	bne.w	4035a6 <_vfiprintf_r+0xca6>
  402d5c:	9b02      	ldr	r3, [sp, #8]
  402d5e:	9a06      	ldr	r2, [sp, #24]
  402d60:	42aa      	cmp	r2, r5
  402d62:	bfac      	ite	ge
  402d64:	189b      	addge	r3, r3, r2
  402d66:	195b      	addlt	r3, r3, r5
  402d68:	9302      	str	r3, [sp, #8]
  402d6a:	e299      	b.n	4032a0 <_vfiprintf_r+0x9a0>
  402d6c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  402d70:	f898 3000 	ldrb.w	r3, [r8]
  402d74:	e62b      	b.n	4029ce <_vfiprintf_r+0xce>
  402d76:	9406      	str	r4, [sp, #24]
  402d78:	2900      	cmp	r1, #0
  402d7a:	f040 84af 	bne.w	4036dc <_vfiprintf_r+0xddc>
  402d7e:	f046 0610 	orr.w	r6, r6, #16
  402d82:	06b3      	lsls	r3, r6, #26
  402d84:	f140 8312 	bpl.w	4033ac <_vfiprintf_r+0xaac>
  402d88:	9904      	ldr	r1, [sp, #16]
  402d8a:	3107      	adds	r1, #7
  402d8c:	f021 0107 	bic.w	r1, r1, #7
  402d90:	e9d1 2300 	ldrd	r2, r3, [r1]
  402d94:	3108      	adds	r1, #8
  402d96:	9104      	str	r1, [sp, #16]
  402d98:	4614      	mov	r4, r2
  402d9a:	461d      	mov	r5, r3
  402d9c:	2a00      	cmp	r2, #0
  402d9e:	f173 0300 	sbcs.w	r3, r3, #0
  402da2:	f2c0 8386 	blt.w	4034b2 <_vfiprintf_r+0xbb2>
  402da6:	9b01      	ldr	r3, [sp, #4]
  402da8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402dac:	2b00      	cmp	r3, #0
  402dae:	f2c0 831a 	blt.w	4033e6 <_vfiprintf_r+0xae6>
  402db2:	ea54 0305 	orrs.w	r3, r4, r5
  402db6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402dba:	f000 80ed 	beq.w	402f98 <_vfiprintf_r+0x698>
  402dbe:	2d00      	cmp	r5, #0
  402dc0:	bf08      	it	eq
  402dc2:	2c0a      	cmpeq	r4, #10
  402dc4:	f0c0 80ed 	bcc.w	402fa2 <_vfiprintf_r+0x6a2>
  402dc8:	465f      	mov	r7, fp
  402dca:	4620      	mov	r0, r4
  402dcc:	4629      	mov	r1, r5
  402dce:	220a      	movs	r2, #10
  402dd0:	2300      	movs	r3, #0
  402dd2:	f7ff fa49 	bl	402268 <__aeabi_uldivmod>
  402dd6:	3230      	adds	r2, #48	; 0x30
  402dd8:	f807 2d01 	strb.w	r2, [r7, #-1]!
  402ddc:	4620      	mov	r0, r4
  402dde:	4629      	mov	r1, r5
  402de0:	2300      	movs	r3, #0
  402de2:	220a      	movs	r2, #10
  402de4:	f7ff fa40 	bl	402268 <__aeabi_uldivmod>
  402de8:	4604      	mov	r4, r0
  402dea:	460d      	mov	r5, r1
  402dec:	ea54 0305 	orrs.w	r3, r4, r5
  402df0:	d1eb      	bne.n	402dca <_vfiprintf_r+0x4ca>
  402df2:	ebc7 030b 	rsb	r3, r7, fp
  402df6:	9303      	str	r3, [sp, #12]
  402df8:	e6a2      	b.n	402b40 <_vfiprintf_r+0x240>
  402dfa:	bf00      	nop
  402dfc:	00405574 	.word	0x00405574
  402e00:	00405590 	.word	0x00405590
  402e04:	00405550 	.word	0x00405550
  402e08:	9406      	str	r4, [sp, #24]
  402e0a:	2900      	cmp	r1, #0
  402e0c:	f040 8462 	bne.w	4036d4 <_vfiprintf_r+0xdd4>
  402e10:	f046 0610 	orr.w	r6, r6, #16
  402e14:	f016 0320 	ands.w	r3, r6, #32
  402e18:	f000 82ae 	beq.w	403378 <_vfiprintf_r+0xa78>
  402e1c:	9b04      	ldr	r3, [sp, #16]
  402e1e:	3307      	adds	r3, #7
  402e20:	f023 0307 	bic.w	r3, r3, #7
  402e24:	f04f 0200 	mov.w	r2, #0
  402e28:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402e2c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402e30:	f103 0208 	add.w	r2, r3, #8
  402e34:	9b01      	ldr	r3, [sp, #4]
  402e36:	9204      	str	r2, [sp, #16]
  402e38:	2b00      	cmp	r3, #0
  402e3a:	f2c0 8174 	blt.w	403126 <_vfiprintf_r+0x826>
  402e3e:	ea54 0305 	orrs.w	r3, r4, r5
  402e42:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402e46:	f040 816e 	bne.w	403126 <_vfiprintf_r+0x826>
  402e4a:	9b01      	ldr	r3, [sp, #4]
  402e4c:	2b00      	cmp	r3, #0
  402e4e:	f000 8430 	beq.w	4036b2 <_vfiprintf_r+0xdb2>
  402e52:	f04f 0900 	mov.w	r9, #0
  402e56:	2400      	movs	r4, #0
  402e58:	2500      	movs	r5, #0
  402e5a:	465f      	mov	r7, fp
  402e5c:	08e2      	lsrs	r2, r4, #3
  402e5e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402e62:	08e9      	lsrs	r1, r5, #3
  402e64:	f004 0307 	and.w	r3, r4, #7
  402e68:	460d      	mov	r5, r1
  402e6a:	4614      	mov	r4, r2
  402e6c:	3330      	adds	r3, #48	; 0x30
  402e6e:	ea54 0205 	orrs.w	r2, r4, r5
  402e72:	f807 3d01 	strb.w	r3, [r7, #-1]!
  402e76:	d1f1      	bne.n	402e5c <_vfiprintf_r+0x55c>
  402e78:	07f4      	lsls	r4, r6, #31
  402e7a:	d5ba      	bpl.n	402df2 <_vfiprintf_r+0x4f2>
  402e7c:	2b30      	cmp	r3, #48	; 0x30
  402e7e:	d0b8      	beq.n	402df2 <_vfiprintf_r+0x4f2>
  402e80:	2230      	movs	r2, #48	; 0x30
  402e82:	1e7b      	subs	r3, r7, #1
  402e84:	f807 2c01 	strb.w	r2, [r7, #-1]
  402e88:	ebc3 020b 	rsb	r2, r3, fp
  402e8c:	9203      	str	r2, [sp, #12]
  402e8e:	461f      	mov	r7, r3
  402e90:	e656      	b.n	402b40 <_vfiprintf_r+0x240>
  402e92:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402e96:	2400      	movs	r4, #0
  402e98:	f818 3b01 	ldrb.w	r3, [r8], #1
  402e9c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402ea0:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  402ea4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402ea8:	2a09      	cmp	r2, #9
  402eaa:	d9f5      	bls.n	402e98 <_vfiprintf_r+0x598>
  402eac:	e591      	b.n	4029d2 <_vfiprintf_r+0xd2>
  402eae:	f898 3000 	ldrb.w	r3, [r8]
  402eb2:	2101      	movs	r1, #1
  402eb4:	202b      	movs	r0, #43	; 0x2b
  402eb6:	e58a      	b.n	4029ce <_vfiprintf_r+0xce>
  402eb8:	f898 3000 	ldrb.w	r3, [r8]
  402ebc:	2b2a      	cmp	r3, #42	; 0x2a
  402ebe:	f108 0501 	add.w	r5, r8, #1
  402ec2:	f000 83dd 	beq.w	403680 <_vfiprintf_r+0xd80>
  402ec6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402eca:	2a09      	cmp	r2, #9
  402ecc:	46a8      	mov	r8, r5
  402ece:	bf98      	it	ls
  402ed0:	2500      	movls	r5, #0
  402ed2:	f200 83ce 	bhi.w	403672 <_vfiprintf_r+0xd72>
  402ed6:	f818 3b01 	ldrb.w	r3, [r8], #1
  402eda:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402ede:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402ee2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402ee6:	2a09      	cmp	r2, #9
  402ee8:	d9f5      	bls.n	402ed6 <_vfiprintf_r+0x5d6>
  402eea:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  402eee:	9201      	str	r2, [sp, #4]
  402ef0:	e56f      	b.n	4029d2 <_vfiprintf_r+0xd2>
  402ef2:	9a04      	ldr	r2, [sp, #16]
  402ef4:	6814      	ldr	r4, [r2, #0]
  402ef6:	4613      	mov	r3, r2
  402ef8:	2c00      	cmp	r4, #0
  402efa:	f103 0304 	add.w	r3, r3, #4
  402efe:	f6ff aded 	blt.w	402adc <_vfiprintf_r+0x1dc>
  402f02:	9304      	str	r3, [sp, #16]
  402f04:	f898 3000 	ldrb.w	r3, [r8]
  402f08:	e561      	b.n	4029ce <_vfiprintf_r+0xce>
  402f0a:	9406      	str	r4, [sp, #24]
  402f0c:	2900      	cmp	r1, #0
  402f0e:	d081      	beq.n	402e14 <_vfiprintf_r+0x514>
  402f10:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402f14:	e77e      	b.n	402e14 <_vfiprintf_r+0x514>
  402f16:	9a04      	ldr	r2, [sp, #16]
  402f18:	9406      	str	r4, [sp, #24]
  402f1a:	6817      	ldr	r7, [r2, #0]
  402f1c:	f04f 0300 	mov.w	r3, #0
  402f20:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402f24:	1d14      	adds	r4, r2, #4
  402f26:	9b01      	ldr	r3, [sp, #4]
  402f28:	2f00      	cmp	r7, #0
  402f2a:	f000 8386 	beq.w	40363a <_vfiprintf_r+0xd3a>
  402f2e:	2b00      	cmp	r3, #0
  402f30:	f2c0 835f 	blt.w	4035f2 <_vfiprintf_r+0xcf2>
  402f34:	461a      	mov	r2, r3
  402f36:	2100      	movs	r1, #0
  402f38:	4638      	mov	r0, r7
  402f3a:	f001 fc99 	bl	404870 <memchr>
  402f3e:	2800      	cmp	r0, #0
  402f40:	f000 838f 	beq.w	403662 <_vfiprintf_r+0xd62>
  402f44:	1bc3      	subs	r3, r0, r7
  402f46:	9303      	str	r3, [sp, #12]
  402f48:	2300      	movs	r3, #0
  402f4a:	9404      	str	r4, [sp, #16]
  402f4c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402f50:	9301      	str	r3, [sp, #4]
  402f52:	e5f5      	b.n	402b40 <_vfiprintf_r+0x240>
  402f54:	9406      	str	r4, [sp, #24]
  402f56:	2900      	cmp	r1, #0
  402f58:	f040 83b9 	bne.w	4036ce <_vfiprintf_r+0xdce>
  402f5c:	f016 0920 	ands.w	r9, r6, #32
  402f60:	d135      	bne.n	402fce <_vfiprintf_r+0x6ce>
  402f62:	f016 0310 	ands.w	r3, r6, #16
  402f66:	d103      	bne.n	402f70 <_vfiprintf_r+0x670>
  402f68:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  402f6c:	f040 832a 	bne.w	4035c4 <_vfiprintf_r+0xcc4>
  402f70:	9a04      	ldr	r2, [sp, #16]
  402f72:	4613      	mov	r3, r2
  402f74:	6814      	ldr	r4, [r2, #0]
  402f76:	9a01      	ldr	r2, [sp, #4]
  402f78:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  402f7c:	2a00      	cmp	r2, #0
  402f7e:	f103 0304 	add.w	r3, r3, #4
  402f82:	f04f 0500 	mov.w	r5, #0
  402f86:	f2c0 8332 	blt.w	4035ee <_vfiprintf_r+0xcee>
  402f8a:	ea54 0205 	orrs.w	r2, r4, r5
  402f8e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402f92:	9304      	str	r3, [sp, #16]
  402f94:	f47f af13 	bne.w	402dbe <_vfiprintf_r+0x4be>
  402f98:	9b01      	ldr	r3, [sp, #4]
  402f9a:	2b00      	cmp	r3, #0
  402f9c:	f43f adcc 	beq.w	402b38 <_vfiprintf_r+0x238>
  402fa0:	2400      	movs	r4, #0
  402fa2:	af2a      	add	r7, sp, #168	; 0xa8
  402fa4:	3430      	adds	r4, #48	; 0x30
  402fa6:	f807 4d41 	strb.w	r4, [r7, #-65]!
  402faa:	ebc7 030b 	rsb	r3, r7, fp
  402fae:	9303      	str	r3, [sp, #12]
  402fb0:	e5c6      	b.n	402b40 <_vfiprintf_r+0x240>
  402fb2:	f046 0620 	orr.w	r6, r6, #32
  402fb6:	f898 3000 	ldrb.w	r3, [r8]
  402fba:	e508      	b.n	4029ce <_vfiprintf_r+0xce>
  402fbc:	9406      	str	r4, [sp, #24]
  402fbe:	2900      	cmp	r1, #0
  402fc0:	f040 836e 	bne.w	4036a0 <_vfiprintf_r+0xda0>
  402fc4:	f046 0610 	orr.w	r6, r6, #16
  402fc8:	f016 0920 	ands.w	r9, r6, #32
  402fcc:	d0c9      	beq.n	402f62 <_vfiprintf_r+0x662>
  402fce:	9b04      	ldr	r3, [sp, #16]
  402fd0:	3307      	adds	r3, #7
  402fd2:	f023 0307 	bic.w	r3, r3, #7
  402fd6:	f04f 0200 	mov.w	r2, #0
  402fda:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402fde:	e9d3 4500 	ldrd	r4, r5, [r3]
  402fe2:	f103 0208 	add.w	r2, r3, #8
  402fe6:	9b01      	ldr	r3, [sp, #4]
  402fe8:	9204      	str	r2, [sp, #16]
  402fea:	2b00      	cmp	r3, #0
  402fec:	f2c0 81f9 	blt.w	4033e2 <_vfiprintf_r+0xae2>
  402ff0:	ea54 0305 	orrs.w	r3, r4, r5
  402ff4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402ff8:	f04f 0900 	mov.w	r9, #0
  402ffc:	f47f aedf 	bne.w	402dbe <_vfiprintf_r+0x4be>
  403000:	e7ca      	b.n	402f98 <_vfiprintf_r+0x698>
  403002:	9406      	str	r4, [sp, #24]
  403004:	2900      	cmp	r1, #0
  403006:	f040 8351 	bne.w	4036ac <_vfiprintf_r+0xdac>
  40300a:	06b2      	lsls	r2, r6, #26
  40300c:	48ae      	ldr	r0, [pc, #696]	; (4032c8 <_vfiprintf_r+0x9c8>)
  40300e:	d541      	bpl.n	403094 <_vfiprintf_r+0x794>
  403010:	9a04      	ldr	r2, [sp, #16]
  403012:	3207      	adds	r2, #7
  403014:	f022 0207 	bic.w	r2, r2, #7
  403018:	e9d2 4500 	ldrd	r4, r5, [r2]
  40301c:	f102 0108 	add.w	r1, r2, #8
  403020:	9104      	str	r1, [sp, #16]
  403022:	f016 0901 	ands.w	r9, r6, #1
  403026:	f000 8177 	beq.w	403318 <_vfiprintf_r+0xa18>
  40302a:	ea54 0205 	orrs.w	r2, r4, r5
  40302e:	f040 8226 	bne.w	40347e <_vfiprintf_r+0xb7e>
  403032:	f04f 0300 	mov.w	r3, #0
  403036:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40303a:	9b01      	ldr	r3, [sp, #4]
  40303c:	2b00      	cmp	r3, #0
  40303e:	f2c0 8196 	blt.w	40336e <_vfiprintf_r+0xa6e>
  403042:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  403046:	e572      	b.n	402b2e <_vfiprintf_r+0x22e>
  403048:	9a04      	ldr	r2, [sp, #16]
  40304a:	9406      	str	r4, [sp, #24]
  40304c:	6813      	ldr	r3, [r2, #0]
  40304e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403052:	4613      	mov	r3, r2
  403054:	f04f 0100 	mov.w	r1, #0
  403058:	2501      	movs	r5, #1
  40305a:	3304      	adds	r3, #4
  40305c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403060:	9304      	str	r3, [sp, #16]
  403062:	9503      	str	r5, [sp, #12]
  403064:	af10      	add	r7, sp, #64	; 0x40
  403066:	2300      	movs	r3, #0
  403068:	9301      	str	r3, [sp, #4]
  40306a:	e573      	b.n	402b54 <_vfiprintf_r+0x254>
  40306c:	f898 3000 	ldrb.w	r3, [r8]
  403070:	2800      	cmp	r0, #0
  403072:	f47f acac 	bne.w	4029ce <_vfiprintf_r+0xce>
  403076:	2101      	movs	r1, #1
  403078:	2020      	movs	r0, #32
  40307a:	e4a8      	b.n	4029ce <_vfiprintf_r+0xce>
  40307c:	f046 0601 	orr.w	r6, r6, #1
  403080:	f898 3000 	ldrb.w	r3, [r8]
  403084:	e4a3      	b.n	4029ce <_vfiprintf_r+0xce>
  403086:	9406      	str	r4, [sp, #24]
  403088:	2900      	cmp	r1, #0
  40308a:	f040 830c 	bne.w	4036a6 <_vfiprintf_r+0xda6>
  40308e:	06b2      	lsls	r2, r6, #26
  403090:	488e      	ldr	r0, [pc, #568]	; (4032cc <_vfiprintf_r+0x9cc>)
  403092:	d4bd      	bmi.n	403010 <_vfiprintf_r+0x710>
  403094:	9904      	ldr	r1, [sp, #16]
  403096:	06f7      	lsls	r7, r6, #27
  403098:	460a      	mov	r2, r1
  40309a:	f100 819d 	bmi.w	4033d8 <_vfiprintf_r+0xad8>
  40309e:	0675      	lsls	r5, r6, #25
  4030a0:	f140 819a 	bpl.w	4033d8 <_vfiprintf_r+0xad8>
  4030a4:	3204      	adds	r2, #4
  4030a6:	880c      	ldrh	r4, [r1, #0]
  4030a8:	9204      	str	r2, [sp, #16]
  4030aa:	2500      	movs	r5, #0
  4030ac:	e7b9      	b.n	403022 <_vfiprintf_r+0x722>
  4030ae:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4030b2:	f898 3000 	ldrb.w	r3, [r8]
  4030b6:	e48a      	b.n	4029ce <_vfiprintf_r+0xce>
  4030b8:	f898 3000 	ldrb.w	r3, [r8]
  4030bc:	2b6c      	cmp	r3, #108	; 0x6c
  4030be:	bf03      	ittte	eq
  4030c0:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4030c4:	f046 0620 	orreq.w	r6, r6, #32
  4030c8:	f108 0801 	addeq.w	r8, r8, #1
  4030cc:	f046 0610 	orrne.w	r6, r6, #16
  4030d0:	e47d      	b.n	4029ce <_vfiprintf_r+0xce>
  4030d2:	2900      	cmp	r1, #0
  4030d4:	f040 8309 	bne.w	4036ea <_vfiprintf_r+0xdea>
  4030d8:	06b4      	lsls	r4, r6, #26
  4030da:	f140 821c 	bpl.w	403516 <_vfiprintf_r+0xc16>
  4030de:	9a04      	ldr	r2, [sp, #16]
  4030e0:	9902      	ldr	r1, [sp, #8]
  4030e2:	6813      	ldr	r3, [r2, #0]
  4030e4:	17cd      	asrs	r5, r1, #31
  4030e6:	4608      	mov	r0, r1
  4030e8:	3204      	adds	r2, #4
  4030ea:	4629      	mov	r1, r5
  4030ec:	9204      	str	r2, [sp, #16]
  4030ee:	e9c3 0100 	strd	r0, r1, [r3]
  4030f2:	e436      	b.n	402962 <_vfiprintf_r+0x62>
  4030f4:	9406      	str	r4, [sp, #24]
  4030f6:	2900      	cmp	r1, #0
  4030f8:	f43f ae43 	beq.w	402d82 <_vfiprintf_r+0x482>
  4030fc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  403100:	e63f      	b.n	402d82 <_vfiprintf_r+0x482>
  403102:	9406      	str	r4, [sp, #24]
  403104:	2900      	cmp	r1, #0
  403106:	f040 82ed 	bne.w	4036e4 <_vfiprintf_r+0xde4>
  40310a:	2b00      	cmp	r3, #0
  40310c:	f000 808f 	beq.w	40322e <_vfiprintf_r+0x92e>
  403110:	2501      	movs	r5, #1
  403112:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403116:	f04f 0300 	mov.w	r3, #0
  40311a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40311e:	9503      	str	r5, [sp, #12]
  403120:	af10      	add	r7, sp, #64	; 0x40
  403122:	e7a0      	b.n	403066 <_vfiprintf_r+0x766>
  403124:	9304      	str	r3, [sp, #16]
  403126:	f04f 0900 	mov.w	r9, #0
  40312a:	e696      	b.n	402e5a <_vfiprintf_r+0x55a>
  40312c:	aa0d      	add	r2, sp, #52	; 0x34
  40312e:	9900      	ldr	r1, [sp, #0]
  403130:	9309      	str	r3, [sp, #36]	; 0x24
  403132:	4648      	mov	r0, r9
  403134:	f7ff fba8 	bl	402888 <__sprint_r.part.0>
  403138:	2800      	cmp	r0, #0
  40313a:	d17f      	bne.n	40323c <_vfiprintf_r+0x93c>
  40313c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40313e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403140:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403142:	f100 0e01 	add.w	lr, r0, #1
  403146:	46dc      	mov	ip, fp
  403148:	e529      	b.n	402b9e <_vfiprintf_r+0x29e>
  40314a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40314c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40314e:	f100 0e01 	add.w	lr, r0, #1
  403152:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403156:	2b00      	cmp	r3, #0
  403158:	f43f ad50 	beq.w	402bfc <_vfiprintf_r+0x2fc>
  40315c:	3201      	adds	r2, #1
  40315e:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  403162:	2301      	movs	r3, #1
  403164:	f1be 0f07 	cmp.w	lr, #7
  403168:	920f      	str	r2, [sp, #60]	; 0x3c
  40316a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40316e:	e88a 000a 	stmia.w	sl, {r1, r3}
  403172:	f340 80bf 	ble.w	4032f4 <_vfiprintf_r+0x9f4>
  403176:	2a00      	cmp	r2, #0
  403178:	f040 814e 	bne.w	403418 <_vfiprintf_r+0xb18>
  40317c:	9907      	ldr	r1, [sp, #28]
  40317e:	2900      	cmp	r1, #0
  403180:	f040 80be 	bne.w	403300 <_vfiprintf_r+0xa00>
  403184:	469e      	mov	lr, r3
  403186:	4610      	mov	r0, r2
  403188:	46da      	mov	sl, fp
  40318a:	9b08      	ldr	r3, [sp, #32]
  40318c:	2b80      	cmp	r3, #128	; 0x80
  40318e:	f43f ad50 	beq.w	402c32 <_vfiprintf_r+0x332>
  403192:	9b01      	ldr	r3, [sp, #4]
  403194:	9903      	ldr	r1, [sp, #12]
  403196:	1a5c      	subs	r4, r3, r1
  403198:	2c00      	cmp	r4, #0
  40319a:	f77f ad93 	ble.w	402cc4 <_vfiprintf_r+0x3c4>
  40319e:	2c10      	cmp	r4, #16
  4031a0:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4032d0 <_vfiprintf_r+0x9d0>
  4031a4:	dd25      	ble.n	4031f2 <_vfiprintf_r+0x8f2>
  4031a6:	46d4      	mov	ip, sl
  4031a8:	2310      	movs	r3, #16
  4031aa:	46c2      	mov	sl, r8
  4031ac:	46a8      	mov	r8, r5
  4031ae:	464d      	mov	r5, r9
  4031b0:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4031b4:	e007      	b.n	4031c6 <_vfiprintf_r+0x8c6>
  4031b6:	f100 0e02 	add.w	lr, r0, #2
  4031ba:	f10c 0c08 	add.w	ip, ip, #8
  4031be:	4608      	mov	r0, r1
  4031c0:	3c10      	subs	r4, #16
  4031c2:	2c10      	cmp	r4, #16
  4031c4:	dd11      	ble.n	4031ea <_vfiprintf_r+0x8ea>
  4031c6:	1c41      	adds	r1, r0, #1
  4031c8:	3210      	adds	r2, #16
  4031ca:	2907      	cmp	r1, #7
  4031cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4031ce:	f8cc 5000 	str.w	r5, [ip]
  4031d2:	f8cc 3004 	str.w	r3, [ip, #4]
  4031d6:	910e      	str	r1, [sp, #56]	; 0x38
  4031d8:	dded      	ble.n	4031b6 <_vfiprintf_r+0x8b6>
  4031da:	b9d2      	cbnz	r2, 403212 <_vfiprintf_r+0x912>
  4031dc:	3c10      	subs	r4, #16
  4031de:	2c10      	cmp	r4, #16
  4031e0:	f04f 0e01 	mov.w	lr, #1
  4031e4:	4610      	mov	r0, r2
  4031e6:	46dc      	mov	ip, fp
  4031e8:	dced      	bgt.n	4031c6 <_vfiprintf_r+0x8c6>
  4031ea:	46a9      	mov	r9, r5
  4031ec:	4645      	mov	r5, r8
  4031ee:	46d0      	mov	r8, sl
  4031f0:	46e2      	mov	sl, ip
  4031f2:	4422      	add	r2, r4
  4031f4:	f1be 0f07 	cmp.w	lr, #7
  4031f8:	920f      	str	r2, [sp, #60]	; 0x3c
  4031fa:	f8ca 9000 	str.w	r9, [sl]
  4031fe:	f8ca 4004 	str.w	r4, [sl, #4]
  403202:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  403206:	dc2e      	bgt.n	403266 <_vfiprintf_r+0x966>
  403208:	f10a 0a08 	add.w	sl, sl, #8
  40320c:	f10e 0e01 	add.w	lr, lr, #1
  403210:	e558      	b.n	402cc4 <_vfiprintf_r+0x3c4>
  403212:	aa0d      	add	r2, sp, #52	; 0x34
  403214:	9900      	ldr	r1, [sp, #0]
  403216:	9301      	str	r3, [sp, #4]
  403218:	4648      	mov	r0, r9
  40321a:	f7ff fb35 	bl	402888 <__sprint_r.part.0>
  40321e:	b968      	cbnz	r0, 40323c <_vfiprintf_r+0x93c>
  403220:	980e      	ldr	r0, [sp, #56]	; 0x38
  403222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403224:	9b01      	ldr	r3, [sp, #4]
  403226:	f100 0e01 	add.w	lr, r0, #1
  40322a:	46dc      	mov	ip, fp
  40322c:	e7c8      	b.n	4031c0 <_vfiprintf_r+0x8c0>
  40322e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403230:	b123      	cbz	r3, 40323c <_vfiprintf_r+0x93c>
  403232:	9805      	ldr	r0, [sp, #20]
  403234:	9900      	ldr	r1, [sp, #0]
  403236:	aa0d      	add	r2, sp, #52	; 0x34
  403238:	f7ff fb26 	bl	402888 <__sprint_r.part.0>
  40323c:	9b00      	ldr	r3, [sp, #0]
  40323e:	899b      	ldrh	r3, [r3, #12]
  403240:	065a      	lsls	r2, r3, #25
  403242:	f100 818b 	bmi.w	40355c <_vfiprintf_r+0xc5c>
  403246:	9802      	ldr	r0, [sp, #8]
  403248:	b02b      	add	sp, #172	; 0xac
  40324a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40324e:	aa0d      	add	r2, sp, #52	; 0x34
  403250:	9900      	ldr	r1, [sp, #0]
  403252:	4648      	mov	r0, r9
  403254:	f7ff fb18 	bl	402888 <__sprint_r.part.0>
  403258:	2800      	cmp	r0, #0
  40325a:	d1ef      	bne.n	40323c <_vfiprintf_r+0x93c>
  40325c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40325e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403260:	1c48      	adds	r0, r1, #1
  403262:	46da      	mov	sl, fp
  403264:	e555      	b.n	402d12 <_vfiprintf_r+0x412>
  403266:	2a00      	cmp	r2, #0
  403268:	f040 80fb 	bne.w	403462 <_vfiprintf_r+0xb62>
  40326c:	9a03      	ldr	r2, [sp, #12]
  40326e:	921b      	str	r2, [sp, #108]	; 0x6c
  403270:	2301      	movs	r3, #1
  403272:	920f      	str	r2, [sp, #60]	; 0x3c
  403274:	971a      	str	r7, [sp, #104]	; 0x68
  403276:	930e      	str	r3, [sp, #56]	; 0x38
  403278:	46da      	mov	sl, fp
  40327a:	f10a 0a08 	add.w	sl, sl, #8
  40327e:	0771      	lsls	r1, r6, #29
  403280:	d504      	bpl.n	40328c <_vfiprintf_r+0x98c>
  403282:	9b06      	ldr	r3, [sp, #24]
  403284:	1b5c      	subs	r4, r3, r5
  403286:	2c00      	cmp	r4, #0
  403288:	f73f ad34 	bgt.w	402cf4 <_vfiprintf_r+0x3f4>
  40328c:	9b02      	ldr	r3, [sp, #8]
  40328e:	9906      	ldr	r1, [sp, #24]
  403290:	42a9      	cmp	r1, r5
  403292:	bfac      	ite	ge
  403294:	185b      	addge	r3, r3, r1
  403296:	195b      	addlt	r3, r3, r5
  403298:	9302      	str	r3, [sp, #8]
  40329a:	2a00      	cmp	r2, #0
  40329c:	f040 80b3 	bne.w	403406 <_vfiprintf_r+0xb06>
  4032a0:	2300      	movs	r3, #0
  4032a2:	930e      	str	r3, [sp, #56]	; 0x38
  4032a4:	46da      	mov	sl, fp
  4032a6:	f7ff bb5c 	b.w	402962 <_vfiprintf_r+0x62>
  4032aa:	aa0d      	add	r2, sp, #52	; 0x34
  4032ac:	9900      	ldr	r1, [sp, #0]
  4032ae:	9307      	str	r3, [sp, #28]
  4032b0:	4648      	mov	r0, r9
  4032b2:	f7ff fae9 	bl	402888 <__sprint_r.part.0>
  4032b6:	2800      	cmp	r0, #0
  4032b8:	d1c0      	bne.n	40323c <_vfiprintf_r+0x93c>
  4032ba:	980e      	ldr	r0, [sp, #56]	; 0x38
  4032bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032be:	9b07      	ldr	r3, [sp, #28]
  4032c0:	f100 0c01 	add.w	ip, r0, #1
  4032c4:	46de      	mov	lr, fp
  4032c6:	e4cb      	b.n	402c60 <_vfiprintf_r+0x360>
  4032c8:	00405560 	.word	0x00405560
  4032cc:	00405574 	.word	0x00405574
  4032d0:	00405550 	.word	0x00405550
  4032d4:	2a00      	cmp	r2, #0
  4032d6:	f040 8133 	bne.w	403540 <_vfiprintf_r+0xc40>
  4032da:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4032de:	2b00      	cmp	r3, #0
  4032e0:	f000 80f5 	beq.w	4034ce <_vfiprintf_r+0xbce>
  4032e4:	2301      	movs	r3, #1
  4032e6:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4032ea:	461a      	mov	r2, r3
  4032ec:	931b      	str	r3, [sp, #108]	; 0x6c
  4032ee:	469e      	mov	lr, r3
  4032f0:	911a      	str	r1, [sp, #104]	; 0x68
  4032f2:	46da      	mov	sl, fp
  4032f4:	4670      	mov	r0, lr
  4032f6:	f10a 0a08 	add.w	sl, sl, #8
  4032fa:	f10e 0e01 	add.w	lr, lr, #1
  4032fe:	e47d      	b.n	402bfc <_vfiprintf_r+0x2fc>
  403300:	a90c      	add	r1, sp, #48	; 0x30
  403302:	2202      	movs	r2, #2
  403304:	469e      	mov	lr, r3
  403306:	911a      	str	r1, [sp, #104]	; 0x68
  403308:	921b      	str	r2, [sp, #108]	; 0x6c
  40330a:	46da      	mov	sl, fp
  40330c:	4670      	mov	r0, lr
  40330e:	f10a 0a08 	add.w	sl, sl, #8
  403312:	f10e 0e01 	add.w	lr, lr, #1
  403316:	e738      	b.n	40318a <_vfiprintf_r+0x88a>
  403318:	9b01      	ldr	r3, [sp, #4]
  40331a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  40331e:	2b00      	cmp	r3, #0
  403320:	f2c0 812a 	blt.w	403578 <_vfiprintf_r+0xc78>
  403324:	ea54 0305 	orrs.w	r3, r4, r5
  403328:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40332c:	f43f abff 	beq.w	402b2e <_vfiprintf_r+0x22e>
  403330:	465f      	mov	r7, fp
  403332:	0923      	lsrs	r3, r4, #4
  403334:	f004 010f 	and.w	r1, r4, #15
  403338:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40333c:	092a      	lsrs	r2, r5, #4
  40333e:	461c      	mov	r4, r3
  403340:	4615      	mov	r5, r2
  403342:	5c43      	ldrb	r3, [r0, r1]
  403344:	f807 3d01 	strb.w	r3, [r7, #-1]!
  403348:	ea54 0305 	orrs.w	r3, r4, r5
  40334c:	d1f1      	bne.n	403332 <_vfiprintf_r+0xa32>
  40334e:	ebc7 030b 	rsb	r3, r7, fp
  403352:	9303      	str	r3, [sp, #12]
  403354:	f7ff bbf4 	b.w	402b40 <_vfiprintf_r+0x240>
  403358:	aa0d      	add	r2, sp, #52	; 0x34
  40335a:	9900      	ldr	r1, [sp, #0]
  40335c:	9805      	ldr	r0, [sp, #20]
  40335e:	f7ff fa93 	bl	402888 <__sprint_r.part.0>
  403362:	2800      	cmp	r0, #0
  403364:	f47f af6a 	bne.w	40323c <_vfiprintf_r+0x93c>
  403368:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40336a:	46da      	mov	sl, fp
  40336c:	e787      	b.n	40327e <_vfiprintf_r+0x97e>
  40336e:	f04f 0900 	mov.w	r9, #0
  403372:	2400      	movs	r4, #0
  403374:	2500      	movs	r5, #0
  403376:	e7db      	b.n	403330 <_vfiprintf_r+0xa30>
  403378:	f016 0210 	ands.w	r2, r6, #16
  40337c:	f000 80b2 	beq.w	4034e4 <_vfiprintf_r+0xbe4>
  403380:	9904      	ldr	r1, [sp, #16]
  403382:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403386:	460a      	mov	r2, r1
  403388:	680c      	ldr	r4, [r1, #0]
  40338a:	9901      	ldr	r1, [sp, #4]
  40338c:	2900      	cmp	r1, #0
  40338e:	f102 0204 	add.w	r2, r2, #4
  403392:	f04f 0500 	mov.w	r5, #0
  403396:	f2c0 8159 	blt.w	40364c <_vfiprintf_r+0xd4c>
  40339a:	ea54 0105 	orrs.w	r1, r4, r5
  40339e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4033a2:	9204      	str	r2, [sp, #16]
  4033a4:	f43f ad51 	beq.w	402e4a <_vfiprintf_r+0x54a>
  4033a8:	4699      	mov	r9, r3
  4033aa:	e556      	b.n	402e5a <_vfiprintf_r+0x55a>
  4033ac:	06f7      	lsls	r7, r6, #27
  4033ae:	d40a      	bmi.n	4033c6 <_vfiprintf_r+0xac6>
  4033b0:	0675      	lsls	r5, r6, #25
  4033b2:	d508      	bpl.n	4033c6 <_vfiprintf_r+0xac6>
  4033b4:	9904      	ldr	r1, [sp, #16]
  4033b6:	f9b1 4000 	ldrsh.w	r4, [r1]
  4033ba:	3104      	adds	r1, #4
  4033bc:	17e5      	asrs	r5, r4, #31
  4033be:	4622      	mov	r2, r4
  4033c0:	462b      	mov	r3, r5
  4033c2:	9104      	str	r1, [sp, #16]
  4033c4:	e4ea      	b.n	402d9c <_vfiprintf_r+0x49c>
  4033c6:	9a04      	ldr	r2, [sp, #16]
  4033c8:	6814      	ldr	r4, [r2, #0]
  4033ca:	4613      	mov	r3, r2
  4033cc:	3304      	adds	r3, #4
  4033ce:	17e5      	asrs	r5, r4, #31
  4033d0:	9304      	str	r3, [sp, #16]
  4033d2:	4622      	mov	r2, r4
  4033d4:	462b      	mov	r3, r5
  4033d6:	e4e1      	b.n	402d9c <_vfiprintf_r+0x49c>
  4033d8:	6814      	ldr	r4, [r2, #0]
  4033da:	3204      	adds	r2, #4
  4033dc:	9204      	str	r2, [sp, #16]
  4033de:	2500      	movs	r5, #0
  4033e0:	e61f      	b.n	403022 <_vfiprintf_r+0x722>
  4033e2:	f04f 0900 	mov.w	r9, #0
  4033e6:	ea54 0305 	orrs.w	r3, r4, r5
  4033ea:	f47f ace8 	bne.w	402dbe <_vfiprintf_r+0x4be>
  4033ee:	e5d8      	b.n	402fa2 <_vfiprintf_r+0x6a2>
  4033f0:	aa0d      	add	r2, sp, #52	; 0x34
  4033f2:	9900      	ldr	r1, [sp, #0]
  4033f4:	9805      	ldr	r0, [sp, #20]
  4033f6:	f7ff fa47 	bl	402888 <__sprint_r.part.0>
  4033fa:	2800      	cmp	r0, #0
  4033fc:	f47f af1e 	bne.w	40323c <_vfiprintf_r+0x93c>
  403400:	46da      	mov	sl, fp
  403402:	f7ff bb48 	b.w	402a96 <_vfiprintf_r+0x196>
  403406:	aa0d      	add	r2, sp, #52	; 0x34
  403408:	9900      	ldr	r1, [sp, #0]
  40340a:	9805      	ldr	r0, [sp, #20]
  40340c:	f7ff fa3c 	bl	402888 <__sprint_r.part.0>
  403410:	2800      	cmp	r0, #0
  403412:	f43f af45 	beq.w	4032a0 <_vfiprintf_r+0x9a0>
  403416:	e711      	b.n	40323c <_vfiprintf_r+0x93c>
  403418:	aa0d      	add	r2, sp, #52	; 0x34
  40341a:	9900      	ldr	r1, [sp, #0]
  40341c:	9805      	ldr	r0, [sp, #20]
  40341e:	f7ff fa33 	bl	402888 <__sprint_r.part.0>
  403422:	2800      	cmp	r0, #0
  403424:	f47f af0a 	bne.w	40323c <_vfiprintf_r+0x93c>
  403428:	980e      	ldr	r0, [sp, #56]	; 0x38
  40342a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40342c:	f100 0e01 	add.w	lr, r0, #1
  403430:	46da      	mov	sl, fp
  403432:	f7ff bbe3 	b.w	402bfc <_vfiprintf_r+0x2fc>
  403436:	aa0d      	add	r2, sp, #52	; 0x34
  403438:	9900      	ldr	r1, [sp, #0]
  40343a:	9805      	ldr	r0, [sp, #20]
  40343c:	f7ff fa24 	bl	402888 <__sprint_r.part.0>
  403440:	2800      	cmp	r0, #0
  403442:	f47f aefb 	bne.w	40323c <_vfiprintf_r+0x93c>
  403446:	980e      	ldr	r0, [sp, #56]	; 0x38
  403448:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40344a:	f100 0e01 	add.w	lr, r0, #1
  40344e:	46da      	mov	sl, fp
  403450:	e69b      	b.n	40318a <_vfiprintf_r+0x88a>
  403452:	2a00      	cmp	r2, #0
  403454:	f040 80d8 	bne.w	403608 <_vfiprintf_r+0xd08>
  403458:	f04f 0e01 	mov.w	lr, #1
  40345c:	4610      	mov	r0, r2
  40345e:	46da      	mov	sl, fp
  403460:	e697      	b.n	403192 <_vfiprintf_r+0x892>
  403462:	aa0d      	add	r2, sp, #52	; 0x34
  403464:	9900      	ldr	r1, [sp, #0]
  403466:	9805      	ldr	r0, [sp, #20]
  403468:	f7ff fa0e 	bl	402888 <__sprint_r.part.0>
  40346c:	2800      	cmp	r0, #0
  40346e:	f47f aee5 	bne.w	40323c <_vfiprintf_r+0x93c>
  403472:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403474:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403476:	f103 0e01 	add.w	lr, r3, #1
  40347a:	46da      	mov	sl, fp
  40347c:	e422      	b.n	402cc4 <_vfiprintf_r+0x3c4>
  40347e:	2230      	movs	r2, #48	; 0x30
  403480:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  403484:	9a01      	ldr	r2, [sp, #4]
  403486:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40348a:	2a00      	cmp	r2, #0
  40348c:	f04f 0300 	mov.w	r3, #0
  403490:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403494:	f046 0302 	orr.w	r3, r6, #2
  403498:	f2c0 80cb 	blt.w	403632 <_vfiprintf_r+0xd32>
  40349c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4034a0:	f046 0602 	orr.w	r6, r6, #2
  4034a4:	f04f 0900 	mov.w	r9, #0
  4034a8:	e742      	b.n	403330 <_vfiprintf_r+0xa30>
  4034aa:	f04f 0900 	mov.w	r9, #0
  4034ae:	4890      	ldr	r0, [pc, #576]	; (4036f0 <_vfiprintf_r+0xdf0>)
  4034b0:	e73e      	b.n	403330 <_vfiprintf_r+0xa30>
  4034b2:	9b01      	ldr	r3, [sp, #4]
  4034b4:	4264      	negs	r4, r4
  4034b6:	f04f 092d 	mov.w	r9, #45	; 0x2d
  4034ba:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4034be:	2b00      	cmp	r3, #0
  4034c0:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4034c4:	f6ff ac7b 	blt.w	402dbe <_vfiprintf_r+0x4be>
  4034c8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4034cc:	e477      	b.n	402dbe <_vfiprintf_r+0x4be>
  4034ce:	9b07      	ldr	r3, [sp, #28]
  4034d0:	2b00      	cmp	r3, #0
  4034d2:	d072      	beq.n	4035ba <_vfiprintf_r+0xcba>
  4034d4:	ab0c      	add	r3, sp, #48	; 0x30
  4034d6:	2202      	movs	r2, #2
  4034d8:	931a      	str	r3, [sp, #104]	; 0x68
  4034da:	921b      	str	r2, [sp, #108]	; 0x6c
  4034dc:	f04f 0e01 	mov.w	lr, #1
  4034e0:	46da      	mov	sl, fp
  4034e2:	e713      	b.n	40330c <_vfiprintf_r+0xa0c>
  4034e4:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4034e8:	d048      	beq.n	40357c <_vfiprintf_r+0xc7c>
  4034ea:	9904      	ldr	r1, [sp, #16]
  4034ec:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4034f0:	460b      	mov	r3, r1
  4034f2:	880c      	ldrh	r4, [r1, #0]
  4034f4:	9901      	ldr	r1, [sp, #4]
  4034f6:	2900      	cmp	r1, #0
  4034f8:	f103 0304 	add.w	r3, r3, #4
  4034fc:	f04f 0500 	mov.w	r5, #0
  403500:	f6ff ae10 	blt.w	403124 <_vfiprintf_r+0x824>
  403504:	ea54 0105 	orrs.w	r1, r4, r5
  403508:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40350c:	9304      	str	r3, [sp, #16]
  40350e:	f43f ac9c 	beq.w	402e4a <_vfiprintf_r+0x54a>
  403512:	4691      	mov	r9, r2
  403514:	e4a1      	b.n	402e5a <_vfiprintf_r+0x55a>
  403516:	06f0      	lsls	r0, r6, #27
  403518:	d40a      	bmi.n	403530 <_vfiprintf_r+0xc30>
  40351a:	0671      	lsls	r1, r6, #25
  40351c:	d508      	bpl.n	403530 <_vfiprintf_r+0xc30>
  40351e:	9a04      	ldr	r2, [sp, #16]
  403520:	6813      	ldr	r3, [r2, #0]
  403522:	3204      	adds	r2, #4
  403524:	9204      	str	r2, [sp, #16]
  403526:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40352a:	801a      	strh	r2, [r3, #0]
  40352c:	f7ff ba19 	b.w	402962 <_vfiprintf_r+0x62>
  403530:	9a04      	ldr	r2, [sp, #16]
  403532:	6813      	ldr	r3, [r2, #0]
  403534:	3204      	adds	r2, #4
  403536:	9204      	str	r2, [sp, #16]
  403538:	9a02      	ldr	r2, [sp, #8]
  40353a:	601a      	str	r2, [r3, #0]
  40353c:	f7ff ba11 	b.w	402962 <_vfiprintf_r+0x62>
  403540:	aa0d      	add	r2, sp, #52	; 0x34
  403542:	9900      	ldr	r1, [sp, #0]
  403544:	9805      	ldr	r0, [sp, #20]
  403546:	f7ff f99f 	bl	402888 <__sprint_r.part.0>
  40354a:	2800      	cmp	r0, #0
  40354c:	f47f ae76 	bne.w	40323c <_vfiprintf_r+0x93c>
  403550:	980e      	ldr	r0, [sp, #56]	; 0x38
  403552:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403554:	f100 0e01 	add.w	lr, r0, #1
  403558:	46da      	mov	sl, fp
  40355a:	e5fa      	b.n	403152 <_vfiprintf_r+0x852>
  40355c:	f04f 30ff 	mov.w	r0, #4294967295
  403560:	f7ff bab6 	b.w	402ad0 <_vfiprintf_r+0x1d0>
  403564:	4862      	ldr	r0, [pc, #392]	; (4036f0 <_vfiprintf_r+0xdf0>)
  403566:	4616      	mov	r6, r2
  403568:	ea54 0205 	orrs.w	r2, r4, r5
  40356c:	9304      	str	r3, [sp, #16]
  40356e:	f04f 0900 	mov.w	r9, #0
  403572:	f47f aedd 	bne.w	403330 <_vfiprintf_r+0xa30>
  403576:	e6fc      	b.n	403372 <_vfiprintf_r+0xa72>
  403578:	9b04      	ldr	r3, [sp, #16]
  40357a:	e7f5      	b.n	403568 <_vfiprintf_r+0xc68>
  40357c:	9a04      	ldr	r2, [sp, #16]
  40357e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  403582:	4613      	mov	r3, r2
  403584:	6814      	ldr	r4, [r2, #0]
  403586:	9a01      	ldr	r2, [sp, #4]
  403588:	2a00      	cmp	r2, #0
  40358a:	f103 0304 	add.w	r3, r3, #4
  40358e:	f04f 0500 	mov.w	r5, #0
  403592:	f6ff adc7 	blt.w	403124 <_vfiprintf_r+0x824>
  403596:	ea54 0205 	orrs.w	r2, r4, r5
  40359a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40359e:	9304      	str	r3, [sp, #16]
  4035a0:	f47f ac5b 	bne.w	402e5a <_vfiprintf_r+0x55a>
  4035a4:	e451      	b.n	402e4a <_vfiprintf_r+0x54a>
  4035a6:	aa0d      	add	r2, sp, #52	; 0x34
  4035a8:	9900      	ldr	r1, [sp, #0]
  4035aa:	9805      	ldr	r0, [sp, #20]
  4035ac:	f7ff f96c 	bl	402888 <__sprint_r.part.0>
  4035b0:	2800      	cmp	r0, #0
  4035b2:	f47f ae43 	bne.w	40323c <_vfiprintf_r+0x93c>
  4035b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035b8:	e668      	b.n	40328c <_vfiprintf_r+0x98c>
  4035ba:	4610      	mov	r0, r2
  4035bc:	f04f 0e01 	mov.w	lr, #1
  4035c0:	46da      	mov	sl, fp
  4035c2:	e5e6      	b.n	403192 <_vfiprintf_r+0x892>
  4035c4:	9904      	ldr	r1, [sp, #16]
  4035c6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4035ca:	460a      	mov	r2, r1
  4035cc:	880c      	ldrh	r4, [r1, #0]
  4035ce:	9901      	ldr	r1, [sp, #4]
  4035d0:	2900      	cmp	r1, #0
  4035d2:	f102 0204 	add.w	r2, r2, #4
  4035d6:	f04f 0500 	mov.w	r5, #0
  4035da:	db4e      	blt.n	40367a <_vfiprintf_r+0xd7a>
  4035dc:	ea54 0105 	orrs.w	r1, r4, r5
  4035e0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4035e4:	9204      	str	r2, [sp, #16]
  4035e6:	4699      	mov	r9, r3
  4035e8:	f47f abe9 	bne.w	402dbe <_vfiprintf_r+0x4be>
  4035ec:	e4d4      	b.n	402f98 <_vfiprintf_r+0x698>
  4035ee:	9304      	str	r3, [sp, #16]
  4035f0:	e6f9      	b.n	4033e6 <_vfiprintf_r+0xae6>
  4035f2:	4638      	mov	r0, r7
  4035f4:	9404      	str	r4, [sp, #16]
  4035f6:	f001 fd83 	bl	405100 <strlen>
  4035fa:	2300      	movs	r3, #0
  4035fc:	9003      	str	r0, [sp, #12]
  4035fe:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403602:	9301      	str	r3, [sp, #4]
  403604:	f7ff ba9c 	b.w	402b40 <_vfiprintf_r+0x240>
  403608:	aa0d      	add	r2, sp, #52	; 0x34
  40360a:	9900      	ldr	r1, [sp, #0]
  40360c:	9805      	ldr	r0, [sp, #20]
  40360e:	f7ff f93b 	bl	402888 <__sprint_r.part.0>
  403612:	2800      	cmp	r0, #0
  403614:	f47f ae12 	bne.w	40323c <_vfiprintf_r+0x93c>
  403618:	980e      	ldr	r0, [sp, #56]	; 0x38
  40361a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40361c:	f100 0e01 	add.w	lr, r0, #1
  403620:	46da      	mov	sl, fp
  403622:	e5b6      	b.n	403192 <_vfiprintf_r+0x892>
  403624:	980e      	ldr	r0, [sp, #56]	; 0x38
  403626:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403628:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4036f8 <_vfiprintf_r+0xdf8>
  40362c:	3001      	adds	r0, #1
  40362e:	f7ff bad2 	b.w	402bd6 <_vfiprintf_r+0x2d6>
  403632:	461e      	mov	r6, r3
  403634:	f04f 0900 	mov.w	r9, #0
  403638:	e67a      	b.n	403330 <_vfiprintf_r+0xa30>
  40363a:	2b06      	cmp	r3, #6
  40363c:	bf28      	it	cs
  40363e:	2306      	movcs	r3, #6
  403640:	9303      	str	r3, [sp, #12]
  403642:	9404      	str	r4, [sp, #16]
  403644:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  403648:	4f2a      	ldr	r7, [pc, #168]	; (4036f4 <_vfiprintf_r+0xdf4>)
  40364a:	e50c      	b.n	403066 <_vfiprintf_r+0x766>
  40364c:	9204      	str	r2, [sp, #16]
  40364e:	e56a      	b.n	403126 <_vfiprintf_r+0x826>
  403650:	980e      	ldr	r0, [sp, #56]	; 0x38
  403652:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 4036f8 <_vfiprintf_r+0xdf8>
  403656:	3001      	adds	r0, #1
  403658:	f7ff bb73 	b.w	402d42 <_vfiprintf_r+0x442>
  40365c:	46f4      	mov	ip, lr
  40365e:	f7ff bb1a 	b.w	402c96 <_vfiprintf_r+0x396>
  403662:	9b01      	ldr	r3, [sp, #4]
  403664:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  403668:	9303      	str	r3, [sp, #12]
  40366a:	9404      	str	r4, [sp, #16]
  40366c:	9001      	str	r0, [sp, #4]
  40366e:	f7ff ba67 	b.w	402b40 <_vfiprintf_r+0x240>
  403672:	2200      	movs	r2, #0
  403674:	9201      	str	r2, [sp, #4]
  403676:	f7ff b9ac 	b.w	4029d2 <_vfiprintf_r+0xd2>
  40367a:	9204      	str	r2, [sp, #16]
  40367c:	4699      	mov	r9, r3
  40367e:	e6b2      	b.n	4033e6 <_vfiprintf_r+0xae6>
  403680:	9a04      	ldr	r2, [sp, #16]
  403682:	6813      	ldr	r3, [r2, #0]
  403684:	9301      	str	r3, [sp, #4]
  403686:	3204      	adds	r2, #4
  403688:	2b00      	cmp	r3, #0
  40368a:	9204      	str	r2, [sp, #16]
  40368c:	f898 3001 	ldrb.w	r3, [r8, #1]
  403690:	46a8      	mov	r8, r5
  403692:	f6bf a99c 	bge.w	4029ce <_vfiprintf_r+0xce>
  403696:	f04f 32ff 	mov.w	r2, #4294967295
  40369a:	9201      	str	r2, [sp, #4]
  40369c:	f7ff b997 	b.w	4029ce <_vfiprintf_r+0xce>
  4036a0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036a4:	e48e      	b.n	402fc4 <_vfiprintf_r+0x6c4>
  4036a6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036aa:	e4f0      	b.n	40308e <_vfiprintf_r+0x78e>
  4036ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036b0:	e4ab      	b.n	40300a <_vfiprintf_r+0x70a>
  4036b2:	4699      	mov	r9, r3
  4036b4:	07f3      	lsls	r3, r6, #31
  4036b6:	d505      	bpl.n	4036c4 <_vfiprintf_r+0xdc4>
  4036b8:	af2a      	add	r7, sp, #168	; 0xa8
  4036ba:	2330      	movs	r3, #48	; 0x30
  4036bc:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4036c0:	f7ff bb97 	b.w	402df2 <_vfiprintf_r+0x4f2>
  4036c4:	9b01      	ldr	r3, [sp, #4]
  4036c6:	9303      	str	r3, [sp, #12]
  4036c8:	465f      	mov	r7, fp
  4036ca:	f7ff ba39 	b.w	402b40 <_vfiprintf_r+0x240>
  4036ce:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036d2:	e443      	b.n	402f5c <_vfiprintf_r+0x65c>
  4036d4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036d8:	f7ff bb9a 	b.w	402e10 <_vfiprintf_r+0x510>
  4036dc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036e0:	f7ff bb4d 	b.w	402d7e <_vfiprintf_r+0x47e>
  4036e4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036e8:	e50f      	b.n	40310a <_vfiprintf_r+0x80a>
  4036ea:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4036ee:	e4f3      	b.n	4030d8 <_vfiprintf_r+0x7d8>
  4036f0:	00405574 	.word	0x00405574
  4036f4:	00405588 	.word	0x00405588
  4036f8:	00405590 	.word	0x00405590

004036fc <__sbprintf>:
  4036fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036fe:	460c      	mov	r4, r1
  403700:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  403704:	8989      	ldrh	r1, [r1, #12]
  403706:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403708:	89e5      	ldrh	r5, [r4, #14]
  40370a:	9619      	str	r6, [sp, #100]	; 0x64
  40370c:	f021 0102 	bic.w	r1, r1, #2
  403710:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403712:	f8ad 500e 	strh.w	r5, [sp, #14]
  403716:	2500      	movs	r5, #0
  403718:	69e7      	ldr	r7, [r4, #28]
  40371a:	f8ad 100c 	strh.w	r1, [sp, #12]
  40371e:	9609      	str	r6, [sp, #36]	; 0x24
  403720:	9506      	str	r5, [sp, #24]
  403722:	ae1a      	add	r6, sp, #104	; 0x68
  403724:	f44f 6580 	mov.w	r5, #1024	; 0x400
  403728:	4669      	mov	r1, sp
  40372a:	9600      	str	r6, [sp, #0]
  40372c:	9604      	str	r6, [sp, #16]
  40372e:	9502      	str	r5, [sp, #8]
  403730:	9505      	str	r5, [sp, #20]
  403732:	9707      	str	r7, [sp, #28]
  403734:	4606      	mov	r6, r0
  403736:	f7ff f8e3 	bl	402900 <_vfiprintf_r>
  40373a:	1e05      	subs	r5, r0, #0
  40373c:	db07      	blt.n	40374e <__sbprintf+0x52>
  40373e:	4630      	mov	r0, r6
  403740:	4669      	mov	r1, sp
  403742:	f000 f929 	bl	403998 <_fflush_r>
  403746:	2800      	cmp	r0, #0
  403748:	bf18      	it	ne
  40374a:	f04f 35ff 	movne.w	r5, #4294967295
  40374e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403752:	065b      	lsls	r3, r3, #25
  403754:	d503      	bpl.n	40375e <__sbprintf+0x62>
  403756:	89a3      	ldrh	r3, [r4, #12]
  403758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40375c:	81a3      	strh	r3, [r4, #12]
  40375e:	4628      	mov	r0, r5
  403760:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  403764:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403766:	bf00      	nop

00403768 <__swsetup_r>:
  403768:	b538      	push	{r3, r4, r5, lr}
  40376a:	4b30      	ldr	r3, [pc, #192]	; (40382c <__swsetup_r+0xc4>)
  40376c:	681b      	ldr	r3, [r3, #0]
  40376e:	4605      	mov	r5, r0
  403770:	460c      	mov	r4, r1
  403772:	b113      	cbz	r3, 40377a <__swsetup_r+0x12>
  403774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403776:	2a00      	cmp	r2, #0
  403778:	d038      	beq.n	4037ec <__swsetup_r+0x84>
  40377a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40377e:	b293      	uxth	r3, r2
  403780:	0718      	lsls	r0, r3, #28
  403782:	d50c      	bpl.n	40379e <__swsetup_r+0x36>
  403784:	6920      	ldr	r0, [r4, #16]
  403786:	b1a8      	cbz	r0, 4037b4 <__swsetup_r+0x4c>
  403788:	f013 0201 	ands.w	r2, r3, #1
  40378c:	d01e      	beq.n	4037cc <__swsetup_r+0x64>
  40378e:	6963      	ldr	r3, [r4, #20]
  403790:	2200      	movs	r2, #0
  403792:	425b      	negs	r3, r3
  403794:	61a3      	str	r3, [r4, #24]
  403796:	60a2      	str	r2, [r4, #8]
  403798:	b1f0      	cbz	r0, 4037d8 <__swsetup_r+0x70>
  40379a:	2000      	movs	r0, #0
  40379c:	bd38      	pop	{r3, r4, r5, pc}
  40379e:	06d9      	lsls	r1, r3, #27
  4037a0:	d53c      	bpl.n	40381c <__swsetup_r+0xb4>
  4037a2:	0758      	lsls	r0, r3, #29
  4037a4:	d426      	bmi.n	4037f4 <__swsetup_r+0x8c>
  4037a6:	6920      	ldr	r0, [r4, #16]
  4037a8:	f042 0308 	orr.w	r3, r2, #8
  4037ac:	81a3      	strh	r3, [r4, #12]
  4037ae:	b29b      	uxth	r3, r3
  4037b0:	2800      	cmp	r0, #0
  4037b2:	d1e9      	bne.n	403788 <__swsetup_r+0x20>
  4037b4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4037b8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4037bc:	d0e4      	beq.n	403788 <__swsetup_r+0x20>
  4037be:	4628      	mov	r0, r5
  4037c0:	4621      	mov	r1, r4
  4037c2:	f000 fd4d 	bl	404260 <__smakebuf_r>
  4037c6:	89a3      	ldrh	r3, [r4, #12]
  4037c8:	6920      	ldr	r0, [r4, #16]
  4037ca:	e7dd      	b.n	403788 <__swsetup_r+0x20>
  4037cc:	0799      	lsls	r1, r3, #30
  4037ce:	bf58      	it	pl
  4037d0:	6962      	ldrpl	r2, [r4, #20]
  4037d2:	60a2      	str	r2, [r4, #8]
  4037d4:	2800      	cmp	r0, #0
  4037d6:	d1e0      	bne.n	40379a <__swsetup_r+0x32>
  4037d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4037dc:	061a      	lsls	r2, r3, #24
  4037de:	d5dd      	bpl.n	40379c <__swsetup_r+0x34>
  4037e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4037e4:	81a3      	strh	r3, [r4, #12]
  4037e6:	f04f 30ff 	mov.w	r0, #4294967295
  4037ea:	bd38      	pop	{r3, r4, r5, pc}
  4037ec:	4618      	mov	r0, r3
  4037ee:	f000 f979 	bl	403ae4 <__sinit>
  4037f2:	e7c2      	b.n	40377a <__swsetup_r+0x12>
  4037f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4037f6:	b151      	cbz	r1, 40380e <__swsetup_r+0xa6>
  4037f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4037fc:	4299      	cmp	r1, r3
  4037fe:	d004      	beq.n	40380a <__swsetup_r+0xa2>
  403800:	4628      	mov	r0, r5
  403802:	f000 fa39 	bl	403c78 <_free_r>
  403806:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40380a:	2300      	movs	r3, #0
  40380c:	6323      	str	r3, [r4, #48]	; 0x30
  40380e:	2300      	movs	r3, #0
  403810:	6920      	ldr	r0, [r4, #16]
  403812:	6063      	str	r3, [r4, #4]
  403814:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403818:	6020      	str	r0, [r4, #0]
  40381a:	e7c5      	b.n	4037a8 <__swsetup_r+0x40>
  40381c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403820:	2309      	movs	r3, #9
  403822:	602b      	str	r3, [r5, #0]
  403824:	f04f 30ff 	mov.w	r0, #4294967295
  403828:	81a2      	strh	r2, [r4, #12]
  40382a:	bd38      	pop	{r3, r4, r5, pc}
  40382c:	20400440 	.word	0x20400440

00403830 <register_fini>:
  403830:	4b02      	ldr	r3, [pc, #8]	; (40383c <register_fini+0xc>)
  403832:	b113      	cbz	r3, 40383a <register_fini+0xa>
  403834:	4802      	ldr	r0, [pc, #8]	; (403840 <register_fini+0x10>)
  403836:	f000 b805 	b.w	403844 <atexit>
  40383a:	4770      	bx	lr
  40383c:	00000000 	.word	0x00000000
  403840:	00403af9 	.word	0x00403af9

00403844 <atexit>:
  403844:	2300      	movs	r3, #0
  403846:	4601      	mov	r1, r0
  403848:	461a      	mov	r2, r3
  40384a:	4618      	mov	r0, r3
  40384c:	f001 bd6a 	b.w	405324 <__register_exitproc>

00403850 <__sflush_r>:
  403850:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403854:	b29a      	uxth	r2, r3
  403856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40385a:	460d      	mov	r5, r1
  40385c:	0711      	lsls	r1, r2, #28
  40385e:	4680      	mov	r8, r0
  403860:	d43c      	bmi.n	4038dc <__sflush_r+0x8c>
  403862:	686a      	ldr	r2, [r5, #4]
  403864:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403868:	2a00      	cmp	r2, #0
  40386a:	81ab      	strh	r3, [r5, #12]
  40386c:	dd73      	ble.n	403956 <__sflush_r+0x106>
  40386e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403870:	2c00      	cmp	r4, #0
  403872:	d04b      	beq.n	40390c <__sflush_r+0xbc>
  403874:	b29b      	uxth	r3, r3
  403876:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40387a:	2100      	movs	r1, #0
  40387c:	b292      	uxth	r2, r2
  40387e:	f8d8 6000 	ldr.w	r6, [r8]
  403882:	f8c8 1000 	str.w	r1, [r8]
  403886:	2a00      	cmp	r2, #0
  403888:	d069      	beq.n	40395e <__sflush_r+0x10e>
  40388a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40388c:	075f      	lsls	r7, r3, #29
  40388e:	d505      	bpl.n	40389c <__sflush_r+0x4c>
  403890:	6869      	ldr	r1, [r5, #4]
  403892:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403894:	1a52      	subs	r2, r2, r1
  403896:	b10b      	cbz	r3, 40389c <__sflush_r+0x4c>
  403898:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40389a:	1ad2      	subs	r2, r2, r3
  40389c:	2300      	movs	r3, #0
  40389e:	69e9      	ldr	r1, [r5, #28]
  4038a0:	4640      	mov	r0, r8
  4038a2:	47a0      	blx	r4
  4038a4:	1c44      	adds	r4, r0, #1
  4038a6:	d03c      	beq.n	403922 <__sflush_r+0xd2>
  4038a8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4038ac:	692a      	ldr	r2, [r5, #16]
  4038ae:	602a      	str	r2, [r5, #0]
  4038b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4038b4:	2200      	movs	r2, #0
  4038b6:	81ab      	strh	r3, [r5, #12]
  4038b8:	04db      	lsls	r3, r3, #19
  4038ba:	606a      	str	r2, [r5, #4]
  4038bc:	d449      	bmi.n	403952 <__sflush_r+0x102>
  4038be:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4038c0:	f8c8 6000 	str.w	r6, [r8]
  4038c4:	b311      	cbz	r1, 40390c <__sflush_r+0xbc>
  4038c6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4038ca:	4299      	cmp	r1, r3
  4038cc:	d002      	beq.n	4038d4 <__sflush_r+0x84>
  4038ce:	4640      	mov	r0, r8
  4038d0:	f000 f9d2 	bl	403c78 <_free_r>
  4038d4:	2000      	movs	r0, #0
  4038d6:	6328      	str	r0, [r5, #48]	; 0x30
  4038d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4038dc:	692e      	ldr	r6, [r5, #16]
  4038de:	b1ae      	cbz	r6, 40390c <__sflush_r+0xbc>
  4038e0:	682c      	ldr	r4, [r5, #0]
  4038e2:	602e      	str	r6, [r5, #0]
  4038e4:	0790      	lsls	r0, r2, #30
  4038e6:	bf0c      	ite	eq
  4038e8:	696b      	ldreq	r3, [r5, #20]
  4038ea:	2300      	movne	r3, #0
  4038ec:	1ba4      	subs	r4, r4, r6
  4038ee:	60ab      	str	r3, [r5, #8]
  4038f0:	e00a      	b.n	403908 <__sflush_r+0xb8>
  4038f2:	4623      	mov	r3, r4
  4038f4:	4632      	mov	r2, r6
  4038f6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4038f8:	69e9      	ldr	r1, [r5, #28]
  4038fa:	4640      	mov	r0, r8
  4038fc:	47b8      	blx	r7
  4038fe:	2800      	cmp	r0, #0
  403900:	eba4 0400 	sub.w	r4, r4, r0
  403904:	4406      	add	r6, r0
  403906:	dd04      	ble.n	403912 <__sflush_r+0xc2>
  403908:	2c00      	cmp	r4, #0
  40390a:	dcf2      	bgt.n	4038f2 <__sflush_r+0xa2>
  40390c:	2000      	movs	r0, #0
  40390e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403912:	89ab      	ldrh	r3, [r5, #12]
  403914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403918:	81ab      	strh	r3, [r5, #12]
  40391a:	f04f 30ff 	mov.w	r0, #4294967295
  40391e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403922:	f8d8 2000 	ldr.w	r2, [r8]
  403926:	2a1d      	cmp	r2, #29
  403928:	d8f3      	bhi.n	403912 <__sflush_r+0xc2>
  40392a:	4b1a      	ldr	r3, [pc, #104]	; (403994 <__sflush_r+0x144>)
  40392c:	40d3      	lsrs	r3, r2
  40392e:	f003 0301 	and.w	r3, r3, #1
  403932:	f083 0401 	eor.w	r4, r3, #1
  403936:	2b00      	cmp	r3, #0
  403938:	d0eb      	beq.n	403912 <__sflush_r+0xc2>
  40393a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40393e:	6929      	ldr	r1, [r5, #16]
  403940:	6029      	str	r1, [r5, #0]
  403942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403946:	04d9      	lsls	r1, r3, #19
  403948:	606c      	str	r4, [r5, #4]
  40394a:	81ab      	strh	r3, [r5, #12]
  40394c:	d5b7      	bpl.n	4038be <__sflush_r+0x6e>
  40394e:	2a00      	cmp	r2, #0
  403950:	d1b5      	bne.n	4038be <__sflush_r+0x6e>
  403952:	6528      	str	r0, [r5, #80]	; 0x50
  403954:	e7b3      	b.n	4038be <__sflush_r+0x6e>
  403956:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403958:	2a00      	cmp	r2, #0
  40395a:	dc88      	bgt.n	40386e <__sflush_r+0x1e>
  40395c:	e7d6      	b.n	40390c <__sflush_r+0xbc>
  40395e:	2301      	movs	r3, #1
  403960:	69e9      	ldr	r1, [r5, #28]
  403962:	4640      	mov	r0, r8
  403964:	47a0      	blx	r4
  403966:	1c43      	adds	r3, r0, #1
  403968:	4602      	mov	r2, r0
  40396a:	d002      	beq.n	403972 <__sflush_r+0x122>
  40396c:	89ab      	ldrh	r3, [r5, #12]
  40396e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403970:	e78c      	b.n	40388c <__sflush_r+0x3c>
  403972:	f8d8 3000 	ldr.w	r3, [r8]
  403976:	2b00      	cmp	r3, #0
  403978:	d0f8      	beq.n	40396c <__sflush_r+0x11c>
  40397a:	2b1d      	cmp	r3, #29
  40397c:	d001      	beq.n	403982 <__sflush_r+0x132>
  40397e:	2b16      	cmp	r3, #22
  403980:	d102      	bne.n	403988 <__sflush_r+0x138>
  403982:	f8c8 6000 	str.w	r6, [r8]
  403986:	e7c1      	b.n	40390c <__sflush_r+0xbc>
  403988:	89ab      	ldrh	r3, [r5, #12]
  40398a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40398e:	81ab      	strh	r3, [r5, #12]
  403990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403994:	20400001 	.word	0x20400001

00403998 <_fflush_r>:
  403998:	b510      	push	{r4, lr}
  40399a:	4604      	mov	r4, r0
  40399c:	b082      	sub	sp, #8
  40399e:	b108      	cbz	r0, 4039a4 <_fflush_r+0xc>
  4039a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4039a2:	b153      	cbz	r3, 4039ba <_fflush_r+0x22>
  4039a4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4039a8:	b908      	cbnz	r0, 4039ae <_fflush_r+0x16>
  4039aa:	b002      	add	sp, #8
  4039ac:	bd10      	pop	{r4, pc}
  4039ae:	4620      	mov	r0, r4
  4039b0:	b002      	add	sp, #8
  4039b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4039b6:	f7ff bf4b 	b.w	403850 <__sflush_r>
  4039ba:	9101      	str	r1, [sp, #4]
  4039bc:	f000 f892 	bl	403ae4 <__sinit>
  4039c0:	9901      	ldr	r1, [sp, #4]
  4039c2:	e7ef      	b.n	4039a4 <_fflush_r+0xc>

004039c4 <fflush>:
  4039c4:	b120      	cbz	r0, 4039d0 <fflush+0xc>
  4039c6:	4b05      	ldr	r3, [pc, #20]	; (4039dc <fflush+0x18>)
  4039c8:	4601      	mov	r1, r0
  4039ca:	6818      	ldr	r0, [r3, #0]
  4039cc:	f7ff bfe4 	b.w	403998 <_fflush_r>
  4039d0:	4b03      	ldr	r3, [pc, #12]	; (4039e0 <fflush+0x1c>)
  4039d2:	4904      	ldr	r1, [pc, #16]	; (4039e4 <fflush+0x20>)
  4039d4:	6818      	ldr	r0, [r3, #0]
  4039d6:	f000 bbdf 	b.w	404198 <_fwalk_reent>
  4039da:	bf00      	nop
  4039dc:	20400440 	.word	0x20400440
  4039e0:	0040554c 	.word	0x0040554c
  4039e4:	00403999 	.word	0x00403999

004039e8 <_cleanup_r>:
  4039e8:	4901      	ldr	r1, [pc, #4]	; (4039f0 <_cleanup_r+0x8>)
  4039ea:	f000 bbd5 	b.w	404198 <_fwalk_reent>
  4039ee:	bf00      	nop
  4039f0:	004053ed 	.word	0x004053ed

004039f4 <__sinit.part.1>:
  4039f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039f8:	4b35      	ldr	r3, [pc, #212]	; (403ad0 <__sinit.part.1+0xdc>)
  4039fa:	6845      	ldr	r5, [r0, #4]
  4039fc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4039fe:	2400      	movs	r4, #0
  403a00:	4607      	mov	r7, r0
  403a02:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  403a06:	2304      	movs	r3, #4
  403a08:	2103      	movs	r1, #3
  403a0a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  403a0e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  403a12:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  403a16:	b083      	sub	sp, #12
  403a18:	602c      	str	r4, [r5, #0]
  403a1a:	606c      	str	r4, [r5, #4]
  403a1c:	60ac      	str	r4, [r5, #8]
  403a1e:	666c      	str	r4, [r5, #100]	; 0x64
  403a20:	81ec      	strh	r4, [r5, #14]
  403a22:	612c      	str	r4, [r5, #16]
  403a24:	616c      	str	r4, [r5, #20]
  403a26:	61ac      	str	r4, [r5, #24]
  403a28:	81ab      	strh	r3, [r5, #12]
  403a2a:	4621      	mov	r1, r4
  403a2c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403a30:	2208      	movs	r2, #8
  403a32:	f7fe fe11 	bl	402658 <memset>
  403a36:	68be      	ldr	r6, [r7, #8]
  403a38:	f8df b098 	ldr.w	fp, [pc, #152]	; 403ad4 <__sinit.part.1+0xe0>
  403a3c:	f8df a098 	ldr.w	sl, [pc, #152]	; 403ad8 <__sinit.part.1+0xe4>
  403a40:	f8df 9098 	ldr.w	r9, [pc, #152]	; 403adc <__sinit.part.1+0xe8>
  403a44:	f8df 8098 	ldr.w	r8, [pc, #152]	; 403ae0 <__sinit.part.1+0xec>
  403a48:	f8c5 b020 	str.w	fp, [r5, #32]
  403a4c:	2301      	movs	r3, #1
  403a4e:	2209      	movs	r2, #9
  403a50:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403a54:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403a58:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403a5c:	61ed      	str	r5, [r5, #28]
  403a5e:	4621      	mov	r1, r4
  403a60:	81f3      	strh	r3, [r6, #14]
  403a62:	81b2      	strh	r2, [r6, #12]
  403a64:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  403a68:	6034      	str	r4, [r6, #0]
  403a6a:	6074      	str	r4, [r6, #4]
  403a6c:	60b4      	str	r4, [r6, #8]
  403a6e:	6674      	str	r4, [r6, #100]	; 0x64
  403a70:	6134      	str	r4, [r6, #16]
  403a72:	6174      	str	r4, [r6, #20]
  403a74:	61b4      	str	r4, [r6, #24]
  403a76:	2208      	movs	r2, #8
  403a78:	9301      	str	r3, [sp, #4]
  403a7a:	f7fe fded 	bl	402658 <memset>
  403a7e:	68fd      	ldr	r5, [r7, #12]
  403a80:	61f6      	str	r6, [r6, #28]
  403a82:	2012      	movs	r0, #18
  403a84:	2202      	movs	r2, #2
  403a86:	f8c6 b020 	str.w	fp, [r6, #32]
  403a8a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  403a8e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  403a92:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  403a96:	4621      	mov	r1, r4
  403a98:	81a8      	strh	r0, [r5, #12]
  403a9a:	81ea      	strh	r2, [r5, #14]
  403a9c:	602c      	str	r4, [r5, #0]
  403a9e:	606c      	str	r4, [r5, #4]
  403aa0:	60ac      	str	r4, [r5, #8]
  403aa2:	666c      	str	r4, [r5, #100]	; 0x64
  403aa4:	612c      	str	r4, [r5, #16]
  403aa6:	616c      	str	r4, [r5, #20]
  403aa8:	61ac      	str	r4, [r5, #24]
  403aaa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  403aae:	2208      	movs	r2, #8
  403ab0:	f7fe fdd2 	bl	402658 <memset>
  403ab4:	9b01      	ldr	r3, [sp, #4]
  403ab6:	61ed      	str	r5, [r5, #28]
  403ab8:	f8c5 b020 	str.w	fp, [r5, #32]
  403abc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  403ac0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  403ac4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  403ac8:	63bb      	str	r3, [r7, #56]	; 0x38
  403aca:	b003      	add	sp, #12
  403acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ad0:	004039e9 	.word	0x004039e9
  403ad4:	00405041 	.word	0x00405041
  403ad8:	00405065 	.word	0x00405065
  403adc:	004050a1 	.word	0x004050a1
  403ae0:	004050c1 	.word	0x004050c1

00403ae4 <__sinit>:
  403ae4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ae6:	b103      	cbz	r3, 403aea <__sinit+0x6>
  403ae8:	4770      	bx	lr
  403aea:	f7ff bf83 	b.w	4039f4 <__sinit.part.1>
  403aee:	bf00      	nop

00403af0 <__sfp_lock_acquire>:
  403af0:	4770      	bx	lr
  403af2:	bf00      	nop

00403af4 <__sfp_lock_release>:
  403af4:	4770      	bx	lr
  403af6:	bf00      	nop

00403af8 <__libc_fini_array>:
  403af8:	b538      	push	{r3, r4, r5, lr}
  403afa:	4d07      	ldr	r5, [pc, #28]	; (403b18 <__libc_fini_array+0x20>)
  403afc:	4c07      	ldr	r4, [pc, #28]	; (403b1c <__libc_fini_array+0x24>)
  403afe:	1b2c      	subs	r4, r5, r4
  403b00:	10a4      	asrs	r4, r4, #2
  403b02:	d005      	beq.n	403b10 <__libc_fini_array+0x18>
  403b04:	3c01      	subs	r4, #1
  403b06:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403b0a:	4798      	blx	r3
  403b0c:	2c00      	cmp	r4, #0
  403b0e:	d1f9      	bne.n	403b04 <__libc_fini_array+0xc>
  403b10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403b14:	f001 bd4e 	b.w	4055b4 <_fini>
  403b18:	004055c4 	.word	0x004055c4
  403b1c:	004055c0 	.word	0x004055c0

00403b20 <__fputwc>:
  403b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b24:	b082      	sub	sp, #8
  403b26:	4680      	mov	r8, r0
  403b28:	4689      	mov	r9, r1
  403b2a:	4614      	mov	r4, r2
  403b2c:	f000 fb62 	bl	4041f4 <__locale_mb_cur_max>
  403b30:	2801      	cmp	r0, #1
  403b32:	d033      	beq.n	403b9c <__fputwc+0x7c>
  403b34:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403b38:	464a      	mov	r2, r9
  403b3a:	a901      	add	r1, sp, #4
  403b3c:	4640      	mov	r0, r8
  403b3e:	f001 fba3 	bl	405288 <_wcrtomb_r>
  403b42:	f1b0 3fff 	cmp.w	r0, #4294967295
  403b46:	4682      	mov	sl, r0
  403b48:	d021      	beq.n	403b8e <__fputwc+0x6e>
  403b4a:	b388      	cbz	r0, 403bb0 <__fputwc+0x90>
  403b4c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  403b50:	2500      	movs	r5, #0
  403b52:	e008      	b.n	403b66 <__fputwc+0x46>
  403b54:	6823      	ldr	r3, [r4, #0]
  403b56:	1c5a      	adds	r2, r3, #1
  403b58:	6022      	str	r2, [r4, #0]
  403b5a:	701e      	strb	r6, [r3, #0]
  403b5c:	3501      	adds	r5, #1
  403b5e:	4555      	cmp	r5, sl
  403b60:	d226      	bcs.n	403bb0 <__fputwc+0x90>
  403b62:	ab01      	add	r3, sp, #4
  403b64:	5d5e      	ldrb	r6, [r3, r5]
  403b66:	68a3      	ldr	r3, [r4, #8]
  403b68:	3b01      	subs	r3, #1
  403b6a:	2b00      	cmp	r3, #0
  403b6c:	60a3      	str	r3, [r4, #8]
  403b6e:	daf1      	bge.n	403b54 <__fputwc+0x34>
  403b70:	69a7      	ldr	r7, [r4, #24]
  403b72:	42bb      	cmp	r3, r7
  403b74:	4631      	mov	r1, r6
  403b76:	4622      	mov	r2, r4
  403b78:	4640      	mov	r0, r8
  403b7a:	db01      	blt.n	403b80 <__fputwc+0x60>
  403b7c:	2e0a      	cmp	r6, #10
  403b7e:	d1e9      	bne.n	403b54 <__fputwc+0x34>
  403b80:	f001 fb2c 	bl	4051dc <__swbuf_r>
  403b84:	1c43      	adds	r3, r0, #1
  403b86:	d1e9      	bne.n	403b5c <__fputwc+0x3c>
  403b88:	b002      	add	sp, #8
  403b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b8e:	89a3      	ldrh	r3, [r4, #12]
  403b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b94:	81a3      	strh	r3, [r4, #12]
  403b96:	b002      	add	sp, #8
  403b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b9c:	f109 33ff 	add.w	r3, r9, #4294967295
  403ba0:	2bfe      	cmp	r3, #254	; 0xfe
  403ba2:	d8c7      	bhi.n	403b34 <__fputwc+0x14>
  403ba4:	fa5f f689 	uxtb.w	r6, r9
  403ba8:	4682      	mov	sl, r0
  403baa:	f88d 6004 	strb.w	r6, [sp, #4]
  403bae:	e7cf      	b.n	403b50 <__fputwc+0x30>
  403bb0:	4648      	mov	r0, r9
  403bb2:	b002      	add	sp, #8
  403bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403bb8 <_fputwc_r>:
  403bb8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  403bbc:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  403bc0:	d10a      	bne.n	403bd8 <_fputwc_r+0x20>
  403bc2:	b410      	push	{r4}
  403bc4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  403bc6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403bca:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  403bce:	6654      	str	r4, [r2, #100]	; 0x64
  403bd0:	8193      	strh	r3, [r2, #12]
  403bd2:	bc10      	pop	{r4}
  403bd4:	f7ff bfa4 	b.w	403b20 <__fputwc>
  403bd8:	f7ff bfa2 	b.w	403b20 <__fputwc>

00403bdc <_malloc_trim_r>:
  403bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403bde:	4f23      	ldr	r7, [pc, #140]	; (403c6c <_malloc_trim_r+0x90>)
  403be0:	460c      	mov	r4, r1
  403be2:	4606      	mov	r6, r0
  403be4:	f000 ff92 	bl	404b0c <__malloc_lock>
  403be8:	68bb      	ldr	r3, [r7, #8]
  403bea:	685d      	ldr	r5, [r3, #4]
  403bec:	f025 0503 	bic.w	r5, r5, #3
  403bf0:	1b29      	subs	r1, r5, r4
  403bf2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  403bf6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403bfa:	f021 010f 	bic.w	r1, r1, #15
  403bfe:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403c02:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403c06:	db07      	blt.n	403c18 <_malloc_trim_r+0x3c>
  403c08:	2100      	movs	r1, #0
  403c0a:	4630      	mov	r0, r6
  403c0c:	f001 fa06 	bl	40501c <_sbrk_r>
  403c10:	68bb      	ldr	r3, [r7, #8]
  403c12:	442b      	add	r3, r5
  403c14:	4298      	cmp	r0, r3
  403c16:	d004      	beq.n	403c22 <_malloc_trim_r+0x46>
  403c18:	4630      	mov	r0, r6
  403c1a:	f000 ff79 	bl	404b10 <__malloc_unlock>
  403c1e:	2000      	movs	r0, #0
  403c20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c22:	4261      	negs	r1, r4
  403c24:	4630      	mov	r0, r6
  403c26:	f001 f9f9 	bl	40501c <_sbrk_r>
  403c2a:	3001      	adds	r0, #1
  403c2c:	d00d      	beq.n	403c4a <_malloc_trim_r+0x6e>
  403c2e:	4b10      	ldr	r3, [pc, #64]	; (403c70 <_malloc_trim_r+0x94>)
  403c30:	68ba      	ldr	r2, [r7, #8]
  403c32:	6819      	ldr	r1, [r3, #0]
  403c34:	1b2d      	subs	r5, r5, r4
  403c36:	f045 0501 	orr.w	r5, r5, #1
  403c3a:	4630      	mov	r0, r6
  403c3c:	1b09      	subs	r1, r1, r4
  403c3e:	6055      	str	r5, [r2, #4]
  403c40:	6019      	str	r1, [r3, #0]
  403c42:	f000 ff65 	bl	404b10 <__malloc_unlock>
  403c46:	2001      	movs	r0, #1
  403c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c4a:	2100      	movs	r1, #0
  403c4c:	4630      	mov	r0, r6
  403c4e:	f001 f9e5 	bl	40501c <_sbrk_r>
  403c52:	68ba      	ldr	r2, [r7, #8]
  403c54:	1a83      	subs	r3, r0, r2
  403c56:	2b0f      	cmp	r3, #15
  403c58:	ddde      	ble.n	403c18 <_malloc_trim_r+0x3c>
  403c5a:	4c06      	ldr	r4, [pc, #24]	; (403c74 <_malloc_trim_r+0x98>)
  403c5c:	4904      	ldr	r1, [pc, #16]	; (403c70 <_malloc_trim_r+0x94>)
  403c5e:	6824      	ldr	r4, [r4, #0]
  403c60:	f043 0301 	orr.w	r3, r3, #1
  403c64:	1b00      	subs	r0, r0, r4
  403c66:	6053      	str	r3, [r2, #4]
  403c68:	6008      	str	r0, [r1, #0]
  403c6a:	e7d5      	b.n	403c18 <_malloc_trim_r+0x3c>
  403c6c:	20400468 	.word	0x20400468
  403c70:	20400920 	.word	0x20400920
  403c74:	20400874 	.word	0x20400874

00403c78 <_free_r>:
  403c78:	2900      	cmp	r1, #0
  403c7a:	d045      	beq.n	403d08 <_free_r+0x90>
  403c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c80:	460d      	mov	r5, r1
  403c82:	4680      	mov	r8, r0
  403c84:	f000 ff42 	bl	404b0c <__malloc_lock>
  403c88:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403c8c:	496a      	ldr	r1, [pc, #424]	; (403e38 <_free_r+0x1c0>)
  403c8e:	f027 0301 	bic.w	r3, r7, #1
  403c92:	f1a5 0408 	sub.w	r4, r5, #8
  403c96:	18e2      	adds	r2, r4, r3
  403c98:	688e      	ldr	r6, [r1, #8]
  403c9a:	6850      	ldr	r0, [r2, #4]
  403c9c:	42b2      	cmp	r2, r6
  403c9e:	f020 0003 	bic.w	r0, r0, #3
  403ca2:	d062      	beq.n	403d6a <_free_r+0xf2>
  403ca4:	07fe      	lsls	r6, r7, #31
  403ca6:	6050      	str	r0, [r2, #4]
  403ca8:	d40b      	bmi.n	403cc2 <_free_r+0x4a>
  403caa:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403cae:	1be4      	subs	r4, r4, r7
  403cb0:	f101 0e08 	add.w	lr, r1, #8
  403cb4:	68a5      	ldr	r5, [r4, #8]
  403cb6:	4575      	cmp	r5, lr
  403cb8:	443b      	add	r3, r7
  403cba:	d06f      	beq.n	403d9c <_free_r+0x124>
  403cbc:	68e7      	ldr	r7, [r4, #12]
  403cbe:	60ef      	str	r7, [r5, #12]
  403cc0:	60bd      	str	r5, [r7, #8]
  403cc2:	1815      	adds	r5, r2, r0
  403cc4:	686d      	ldr	r5, [r5, #4]
  403cc6:	07ed      	lsls	r5, r5, #31
  403cc8:	d542      	bpl.n	403d50 <_free_r+0xd8>
  403cca:	f043 0201 	orr.w	r2, r3, #1
  403cce:	6062      	str	r2, [r4, #4]
  403cd0:	50e3      	str	r3, [r4, r3]
  403cd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403cd6:	d218      	bcs.n	403d0a <_free_r+0x92>
  403cd8:	08db      	lsrs	r3, r3, #3
  403cda:	1c5a      	adds	r2, r3, #1
  403cdc:	684d      	ldr	r5, [r1, #4]
  403cde:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  403ce2:	60a7      	str	r7, [r4, #8]
  403ce4:	2001      	movs	r0, #1
  403ce6:	109b      	asrs	r3, r3, #2
  403ce8:	fa00 f303 	lsl.w	r3, r0, r3
  403cec:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  403cf0:	431d      	orrs	r5, r3
  403cf2:	3808      	subs	r0, #8
  403cf4:	60e0      	str	r0, [r4, #12]
  403cf6:	604d      	str	r5, [r1, #4]
  403cf8:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  403cfc:	60fc      	str	r4, [r7, #12]
  403cfe:	4640      	mov	r0, r8
  403d00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403d04:	f000 bf04 	b.w	404b10 <__malloc_unlock>
  403d08:	4770      	bx	lr
  403d0a:	0a5a      	lsrs	r2, r3, #9
  403d0c:	2a04      	cmp	r2, #4
  403d0e:	d853      	bhi.n	403db8 <_free_r+0x140>
  403d10:	099a      	lsrs	r2, r3, #6
  403d12:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403d16:	007f      	lsls	r7, r7, #1
  403d18:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403d1c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  403d20:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  403d24:	4944      	ldr	r1, [pc, #272]	; (403e38 <_free_r+0x1c0>)
  403d26:	3808      	subs	r0, #8
  403d28:	4290      	cmp	r0, r2
  403d2a:	d04d      	beq.n	403dc8 <_free_r+0x150>
  403d2c:	6851      	ldr	r1, [r2, #4]
  403d2e:	f021 0103 	bic.w	r1, r1, #3
  403d32:	428b      	cmp	r3, r1
  403d34:	d202      	bcs.n	403d3c <_free_r+0xc4>
  403d36:	6892      	ldr	r2, [r2, #8]
  403d38:	4290      	cmp	r0, r2
  403d3a:	d1f7      	bne.n	403d2c <_free_r+0xb4>
  403d3c:	68d0      	ldr	r0, [r2, #12]
  403d3e:	60e0      	str	r0, [r4, #12]
  403d40:	60a2      	str	r2, [r4, #8]
  403d42:	6084      	str	r4, [r0, #8]
  403d44:	60d4      	str	r4, [r2, #12]
  403d46:	4640      	mov	r0, r8
  403d48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403d4c:	f000 bee0 	b.w	404b10 <__malloc_unlock>
  403d50:	6895      	ldr	r5, [r2, #8]
  403d52:	4f3a      	ldr	r7, [pc, #232]	; (403e3c <_free_r+0x1c4>)
  403d54:	42bd      	cmp	r5, r7
  403d56:	4403      	add	r3, r0
  403d58:	d03f      	beq.n	403dda <_free_r+0x162>
  403d5a:	68d0      	ldr	r0, [r2, #12]
  403d5c:	60e8      	str	r0, [r5, #12]
  403d5e:	f043 0201 	orr.w	r2, r3, #1
  403d62:	6085      	str	r5, [r0, #8]
  403d64:	6062      	str	r2, [r4, #4]
  403d66:	50e3      	str	r3, [r4, r3]
  403d68:	e7b3      	b.n	403cd2 <_free_r+0x5a>
  403d6a:	07ff      	lsls	r7, r7, #31
  403d6c:	4403      	add	r3, r0
  403d6e:	d407      	bmi.n	403d80 <_free_r+0x108>
  403d70:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403d74:	1aa4      	subs	r4, r4, r2
  403d76:	4413      	add	r3, r2
  403d78:	68a0      	ldr	r0, [r4, #8]
  403d7a:	68e2      	ldr	r2, [r4, #12]
  403d7c:	60c2      	str	r2, [r0, #12]
  403d7e:	6090      	str	r0, [r2, #8]
  403d80:	4a2f      	ldr	r2, [pc, #188]	; (403e40 <_free_r+0x1c8>)
  403d82:	6812      	ldr	r2, [r2, #0]
  403d84:	f043 0001 	orr.w	r0, r3, #1
  403d88:	4293      	cmp	r3, r2
  403d8a:	6060      	str	r0, [r4, #4]
  403d8c:	608c      	str	r4, [r1, #8]
  403d8e:	d3b6      	bcc.n	403cfe <_free_r+0x86>
  403d90:	4b2c      	ldr	r3, [pc, #176]	; (403e44 <_free_r+0x1cc>)
  403d92:	4640      	mov	r0, r8
  403d94:	6819      	ldr	r1, [r3, #0]
  403d96:	f7ff ff21 	bl	403bdc <_malloc_trim_r>
  403d9a:	e7b0      	b.n	403cfe <_free_r+0x86>
  403d9c:	1811      	adds	r1, r2, r0
  403d9e:	6849      	ldr	r1, [r1, #4]
  403da0:	07c9      	lsls	r1, r1, #31
  403da2:	d444      	bmi.n	403e2e <_free_r+0x1b6>
  403da4:	6891      	ldr	r1, [r2, #8]
  403da6:	68d2      	ldr	r2, [r2, #12]
  403da8:	60ca      	str	r2, [r1, #12]
  403daa:	4403      	add	r3, r0
  403dac:	f043 0001 	orr.w	r0, r3, #1
  403db0:	6091      	str	r1, [r2, #8]
  403db2:	6060      	str	r0, [r4, #4]
  403db4:	50e3      	str	r3, [r4, r3]
  403db6:	e7a2      	b.n	403cfe <_free_r+0x86>
  403db8:	2a14      	cmp	r2, #20
  403dba:	d817      	bhi.n	403dec <_free_r+0x174>
  403dbc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403dc0:	007f      	lsls	r7, r7, #1
  403dc2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403dc6:	e7a9      	b.n	403d1c <_free_r+0xa4>
  403dc8:	10aa      	asrs	r2, r5, #2
  403dca:	684b      	ldr	r3, [r1, #4]
  403dcc:	2501      	movs	r5, #1
  403dce:	fa05 f202 	lsl.w	r2, r5, r2
  403dd2:	4313      	orrs	r3, r2
  403dd4:	604b      	str	r3, [r1, #4]
  403dd6:	4602      	mov	r2, r0
  403dd8:	e7b1      	b.n	403d3e <_free_r+0xc6>
  403dda:	f043 0201 	orr.w	r2, r3, #1
  403dde:	614c      	str	r4, [r1, #20]
  403de0:	610c      	str	r4, [r1, #16]
  403de2:	60e5      	str	r5, [r4, #12]
  403de4:	60a5      	str	r5, [r4, #8]
  403de6:	6062      	str	r2, [r4, #4]
  403de8:	50e3      	str	r3, [r4, r3]
  403dea:	e788      	b.n	403cfe <_free_r+0x86>
  403dec:	2a54      	cmp	r2, #84	; 0x54
  403dee:	d806      	bhi.n	403dfe <_free_r+0x186>
  403df0:	0b1a      	lsrs	r2, r3, #12
  403df2:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403df6:	007f      	lsls	r7, r7, #1
  403df8:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403dfc:	e78e      	b.n	403d1c <_free_r+0xa4>
  403dfe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403e02:	d806      	bhi.n	403e12 <_free_r+0x19a>
  403e04:	0bda      	lsrs	r2, r3, #15
  403e06:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403e0a:	007f      	lsls	r7, r7, #1
  403e0c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403e10:	e784      	b.n	403d1c <_free_r+0xa4>
  403e12:	f240 5054 	movw	r0, #1364	; 0x554
  403e16:	4282      	cmp	r2, r0
  403e18:	d806      	bhi.n	403e28 <_free_r+0x1b0>
  403e1a:	0c9a      	lsrs	r2, r3, #18
  403e1c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403e20:	007f      	lsls	r7, r7, #1
  403e22:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403e26:	e779      	b.n	403d1c <_free_r+0xa4>
  403e28:	27fe      	movs	r7, #254	; 0xfe
  403e2a:	257e      	movs	r5, #126	; 0x7e
  403e2c:	e776      	b.n	403d1c <_free_r+0xa4>
  403e2e:	f043 0201 	orr.w	r2, r3, #1
  403e32:	6062      	str	r2, [r4, #4]
  403e34:	50e3      	str	r3, [r4, r3]
  403e36:	e762      	b.n	403cfe <_free_r+0x86>
  403e38:	20400468 	.word	0x20400468
  403e3c:	20400470 	.word	0x20400470
  403e40:	20400870 	.word	0x20400870
  403e44:	2040091c 	.word	0x2040091c

00403e48 <__sfvwrite_r>:
  403e48:	6893      	ldr	r3, [r2, #8]
  403e4a:	2b00      	cmp	r3, #0
  403e4c:	d076      	beq.n	403f3c <__sfvwrite_r+0xf4>
  403e4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e52:	898b      	ldrh	r3, [r1, #12]
  403e54:	b085      	sub	sp, #20
  403e56:	460c      	mov	r4, r1
  403e58:	0719      	lsls	r1, r3, #28
  403e5a:	9001      	str	r0, [sp, #4]
  403e5c:	4616      	mov	r6, r2
  403e5e:	d529      	bpl.n	403eb4 <__sfvwrite_r+0x6c>
  403e60:	6922      	ldr	r2, [r4, #16]
  403e62:	b33a      	cbz	r2, 403eb4 <__sfvwrite_r+0x6c>
  403e64:	f003 0802 	and.w	r8, r3, #2
  403e68:	fa1f f088 	uxth.w	r0, r8
  403e6c:	6835      	ldr	r5, [r6, #0]
  403e6e:	2800      	cmp	r0, #0
  403e70:	d02f      	beq.n	403ed2 <__sfvwrite_r+0x8a>
  403e72:	f04f 0900 	mov.w	r9, #0
  403e76:	4fb4      	ldr	r7, [pc, #720]	; (404148 <__sfvwrite_r+0x300>)
  403e78:	46c8      	mov	r8, r9
  403e7a:	46b2      	mov	sl, r6
  403e7c:	45b8      	cmp	r8, r7
  403e7e:	4643      	mov	r3, r8
  403e80:	464a      	mov	r2, r9
  403e82:	bf28      	it	cs
  403e84:	463b      	movcs	r3, r7
  403e86:	9801      	ldr	r0, [sp, #4]
  403e88:	f1b8 0f00 	cmp.w	r8, #0
  403e8c:	d050      	beq.n	403f30 <__sfvwrite_r+0xe8>
  403e8e:	69e1      	ldr	r1, [r4, #28]
  403e90:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403e92:	47b0      	blx	r6
  403e94:	2800      	cmp	r0, #0
  403e96:	dd71      	ble.n	403f7c <__sfvwrite_r+0x134>
  403e98:	f8da 3008 	ldr.w	r3, [sl, #8]
  403e9c:	1a1b      	subs	r3, r3, r0
  403e9e:	4481      	add	r9, r0
  403ea0:	ebc0 0808 	rsb	r8, r0, r8
  403ea4:	f8ca 3008 	str.w	r3, [sl, #8]
  403ea8:	2b00      	cmp	r3, #0
  403eaa:	d1e7      	bne.n	403e7c <__sfvwrite_r+0x34>
  403eac:	2000      	movs	r0, #0
  403eae:	b005      	add	sp, #20
  403eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eb4:	4621      	mov	r1, r4
  403eb6:	9801      	ldr	r0, [sp, #4]
  403eb8:	f7ff fc56 	bl	403768 <__swsetup_r>
  403ebc:	2800      	cmp	r0, #0
  403ebe:	f040 813a 	bne.w	404136 <__sfvwrite_r+0x2ee>
  403ec2:	89a3      	ldrh	r3, [r4, #12]
  403ec4:	6835      	ldr	r5, [r6, #0]
  403ec6:	f003 0802 	and.w	r8, r3, #2
  403eca:	fa1f f088 	uxth.w	r0, r8
  403ece:	2800      	cmp	r0, #0
  403ed0:	d1cf      	bne.n	403e72 <__sfvwrite_r+0x2a>
  403ed2:	f013 0901 	ands.w	r9, r3, #1
  403ed6:	d15b      	bne.n	403f90 <__sfvwrite_r+0x148>
  403ed8:	464f      	mov	r7, r9
  403eda:	9602      	str	r6, [sp, #8]
  403edc:	b31f      	cbz	r7, 403f26 <__sfvwrite_r+0xde>
  403ede:	059a      	lsls	r2, r3, #22
  403ee0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403ee4:	d52c      	bpl.n	403f40 <__sfvwrite_r+0xf8>
  403ee6:	4547      	cmp	r7, r8
  403ee8:	46c2      	mov	sl, r8
  403eea:	f0c0 80a4 	bcc.w	404036 <__sfvwrite_r+0x1ee>
  403eee:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403ef2:	f040 80b1 	bne.w	404058 <__sfvwrite_r+0x210>
  403ef6:	6820      	ldr	r0, [r4, #0]
  403ef8:	4652      	mov	r2, sl
  403efa:	4649      	mov	r1, r9
  403efc:	f000 fda2 	bl	404a44 <memmove>
  403f00:	68a0      	ldr	r0, [r4, #8]
  403f02:	6823      	ldr	r3, [r4, #0]
  403f04:	ebc8 0000 	rsb	r0, r8, r0
  403f08:	4453      	add	r3, sl
  403f0a:	60a0      	str	r0, [r4, #8]
  403f0c:	6023      	str	r3, [r4, #0]
  403f0e:	4638      	mov	r0, r7
  403f10:	9a02      	ldr	r2, [sp, #8]
  403f12:	6893      	ldr	r3, [r2, #8]
  403f14:	1a1b      	subs	r3, r3, r0
  403f16:	4481      	add	r9, r0
  403f18:	1a3f      	subs	r7, r7, r0
  403f1a:	6093      	str	r3, [r2, #8]
  403f1c:	2b00      	cmp	r3, #0
  403f1e:	d0c5      	beq.n	403eac <__sfvwrite_r+0x64>
  403f20:	89a3      	ldrh	r3, [r4, #12]
  403f22:	2f00      	cmp	r7, #0
  403f24:	d1db      	bne.n	403ede <__sfvwrite_r+0x96>
  403f26:	f8d5 9000 	ldr.w	r9, [r5]
  403f2a:	686f      	ldr	r7, [r5, #4]
  403f2c:	3508      	adds	r5, #8
  403f2e:	e7d5      	b.n	403edc <__sfvwrite_r+0x94>
  403f30:	f8d5 9000 	ldr.w	r9, [r5]
  403f34:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403f38:	3508      	adds	r5, #8
  403f3a:	e79f      	b.n	403e7c <__sfvwrite_r+0x34>
  403f3c:	2000      	movs	r0, #0
  403f3e:	4770      	bx	lr
  403f40:	6820      	ldr	r0, [r4, #0]
  403f42:	6923      	ldr	r3, [r4, #16]
  403f44:	4298      	cmp	r0, r3
  403f46:	d803      	bhi.n	403f50 <__sfvwrite_r+0x108>
  403f48:	6961      	ldr	r1, [r4, #20]
  403f4a:	428f      	cmp	r7, r1
  403f4c:	f080 80b7 	bcs.w	4040be <__sfvwrite_r+0x276>
  403f50:	45b8      	cmp	r8, r7
  403f52:	bf28      	it	cs
  403f54:	46b8      	movcs	r8, r7
  403f56:	4642      	mov	r2, r8
  403f58:	4649      	mov	r1, r9
  403f5a:	f000 fd73 	bl	404a44 <memmove>
  403f5e:	68a3      	ldr	r3, [r4, #8]
  403f60:	6822      	ldr	r2, [r4, #0]
  403f62:	ebc8 0303 	rsb	r3, r8, r3
  403f66:	4442      	add	r2, r8
  403f68:	60a3      	str	r3, [r4, #8]
  403f6a:	6022      	str	r2, [r4, #0]
  403f6c:	2b00      	cmp	r3, #0
  403f6e:	d149      	bne.n	404004 <__sfvwrite_r+0x1bc>
  403f70:	4621      	mov	r1, r4
  403f72:	9801      	ldr	r0, [sp, #4]
  403f74:	f7ff fd10 	bl	403998 <_fflush_r>
  403f78:	2800      	cmp	r0, #0
  403f7a:	d043      	beq.n	404004 <__sfvwrite_r+0x1bc>
  403f7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f84:	f04f 30ff 	mov.w	r0, #4294967295
  403f88:	81a3      	strh	r3, [r4, #12]
  403f8a:	b005      	add	sp, #20
  403f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f90:	4680      	mov	r8, r0
  403f92:	9002      	str	r0, [sp, #8]
  403f94:	4682      	mov	sl, r0
  403f96:	4681      	mov	r9, r0
  403f98:	f1b9 0f00 	cmp.w	r9, #0
  403f9c:	d02a      	beq.n	403ff4 <__sfvwrite_r+0x1ac>
  403f9e:	9b02      	ldr	r3, [sp, #8]
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	d04c      	beq.n	40403e <__sfvwrite_r+0x1f6>
  403fa4:	6820      	ldr	r0, [r4, #0]
  403fa6:	6923      	ldr	r3, [r4, #16]
  403fa8:	6962      	ldr	r2, [r4, #20]
  403faa:	45c8      	cmp	r8, r9
  403fac:	46c3      	mov	fp, r8
  403fae:	bf28      	it	cs
  403fb0:	46cb      	movcs	fp, r9
  403fb2:	4298      	cmp	r0, r3
  403fb4:	465f      	mov	r7, fp
  403fb6:	d904      	bls.n	403fc2 <__sfvwrite_r+0x17a>
  403fb8:	68a3      	ldr	r3, [r4, #8]
  403fba:	4413      	add	r3, r2
  403fbc:	459b      	cmp	fp, r3
  403fbe:	f300 8090 	bgt.w	4040e2 <__sfvwrite_r+0x29a>
  403fc2:	4593      	cmp	fp, r2
  403fc4:	db20      	blt.n	404008 <__sfvwrite_r+0x1c0>
  403fc6:	4613      	mov	r3, r2
  403fc8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403fca:	69e1      	ldr	r1, [r4, #28]
  403fcc:	9801      	ldr	r0, [sp, #4]
  403fce:	4652      	mov	r2, sl
  403fd0:	47b8      	blx	r7
  403fd2:	1e07      	subs	r7, r0, #0
  403fd4:	ddd2      	ble.n	403f7c <__sfvwrite_r+0x134>
  403fd6:	ebb8 0807 	subs.w	r8, r8, r7
  403fda:	d023      	beq.n	404024 <__sfvwrite_r+0x1dc>
  403fdc:	68b3      	ldr	r3, [r6, #8]
  403fde:	1bdb      	subs	r3, r3, r7
  403fe0:	44ba      	add	sl, r7
  403fe2:	ebc7 0909 	rsb	r9, r7, r9
  403fe6:	60b3      	str	r3, [r6, #8]
  403fe8:	2b00      	cmp	r3, #0
  403fea:	f43f af5f 	beq.w	403eac <__sfvwrite_r+0x64>
  403fee:	f1b9 0f00 	cmp.w	r9, #0
  403ff2:	d1d4      	bne.n	403f9e <__sfvwrite_r+0x156>
  403ff4:	2300      	movs	r3, #0
  403ff6:	f8d5 a000 	ldr.w	sl, [r5]
  403ffa:	f8d5 9004 	ldr.w	r9, [r5, #4]
  403ffe:	9302      	str	r3, [sp, #8]
  404000:	3508      	adds	r5, #8
  404002:	e7c9      	b.n	403f98 <__sfvwrite_r+0x150>
  404004:	4640      	mov	r0, r8
  404006:	e783      	b.n	403f10 <__sfvwrite_r+0xc8>
  404008:	465a      	mov	r2, fp
  40400a:	4651      	mov	r1, sl
  40400c:	f000 fd1a 	bl	404a44 <memmove>
  404010:	68a2      	ldr	r2, [r4, #8]
  404012:	6823      	ldr	r3, [r4, #0]
  404014:	ebcb 0202 	rsb	r2, fp, r2
  404018:	445b      	add	r3, fp
  40401a:	ebb8 0807 	subs.w	r8, r8, r7
  40401e:	60a2      	str	r2, [r4, #8]
  404020:	6023      	str	r3, [r4, #0]
  404022:	d1db      	bne.n	403fdc <__sfvwrite_r+0x194>
  404024:	4621      	mov	r1, r4
  404026:	9801      	ldr	r0, [sp, #4]
  404028:	f7ff fcb6 	bl	403998 <_fflush_r>
  40402c:	2800      	cmp	r0, #0
  40402e:	d1a5      	bne.n	403f7c <__sfvwrite_r+0x134>
  404030:	f8cd 8008 	str.w	r8, [sp, #8]
  404034:	e7d2      	b.n	403fdc <__sfvwrite_r+0x194>
  404036:	6820      	ldr	r0, [r4, #0]
  404038:	46b8      	mov	r8, r7
  40403a:	46ba      	mov	sl, r7
  40403c:	e75c      	b.n	403ef8 <__sfvwrite_r+0xb0>
  40403e:	464a      	mov	r2, r9
  404040:	210a      	movs	r1, #10
  404042:	4650      	mov	r0, sl
  404044:	f000 fc14 	bl	404870 <memchr>
  404048:	2800      	cmp	r0, #0
  40404a:	d06f      	beq.n	40412c <__sfvwrite_r+0x2e4>
  40404c:	3001      	adds	r0, #1
  40404e:	2301      	movs	r3, #1
  404050:	ebca 0800 	rsb	r8, sl, r0
  404054:	9302      	str	r3, [sp, #8]
  404056:	e7a5      	b.n	403fa4 <__sfvwrite_r+0x15c>
  404058:	6962      	ldr	r2, [r4, #20]
  40405a:	6820      	ldr	r0, [r4, #0]
  40405c:	6921      	ldr	r1, [r4, #16]
  40405e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404062:	ebc1 0a00 	rsb	sl, r1, r0
  404066:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40406a:	f10a 0001 	add.w	r0, sl, #1
  40406e:	ea4f 0868 	mov.w	r8, r8, asr #1
  404072:	4438      	add	r0, r7
  404074:	4540      	cmp	r0, r8
  404076:	4642      	mov	r2, r8
  404078:	bf84      	itt	hi
  40407a:	4680      	movhi	r8, r0
  40407c:	4642      	movhi	r2, r8
  40407e:	055b      	lsls	r3, r3, #21
  404080:	d542      	bpl.n	404108 <__sfvwrite_r+0x2c0>
  404082:	4611      	mov	r1, r2
  404084:	9801      	ldr	r0, [sp, #4]
  404086:	f000 f937 	bl	4042f8 <_malloc_r>
  40408a:	4683      	mov	fp, r0
  40408c:	2800      	cmp	r0, #0
  40408e:	d055      	beq.n	40413c <__sfvwrite_r+0x2f4>
  404090:	4652      	mov	r2, sl
  404092:	6921      	ldr	r1, [r4, #16]
  404094:	f000 fc3c 	bl	404910 <memcpy>
  404098:	89a3      	ldrh	r3, [r4, #12]
  40409a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40409e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4040a2:	81a3      	strh	r3, [r4, #12]
  4040a4:	ebca 0308 	rsb	r3, sl, r8
  4040a8:	eb0b 000a 	add.w	r0, fp, sl
  4040ac:	f8c4 8014 	str.w	r8, [r4, #20]
  4040b0:	f8c4 b010 	str.w	fp, [r4, #16]
  4040b4:	6020      	str	r0, [r4, #0]
  4040b6:	60a3      	str	r3, [r4, #8]
  4040b8:	46b8      	mov	r8, r7
  4040ba:	46ba      	mov	sl, r7
  4040bc:	e71c      	b.n	403ef8 <__sfvwrite_r+0xb0>
  4040be:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4040c2:	42bb      	cmp	r3, r7
  4040c4:	bf28      	it	cs
  4040c6:	463b      	movcs	r3, r7
  4040c8:	464a      	mov	r2, r9
  4040ca:	fb93 f3f1 	sdiv	r3, r3, r1
  4040ce:	9801      	ldr	r0, [sp, #4]
  4040d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4040d2:	fb01 f303 	mul.w	r3, r1, r3
  4040d6:	69e1      	ldr	r1, [r4, #28]
  4040d8:	47b0      	blx	r6
  4040da:	2800      	cmp	r0, #0
  4040dc:	f73f af18 	bgt.w	403f10 <__sfvwrite_r+0xc8>
  4040e0:	e74c      	b.n	403f7c <__sfvwrite_r+0x134>
  4040e2:	461a      	mov	r2, r3
  4040e4:	4651      	mov	r1, sl
  4040e6:	9303      	str	r3, [sp, #12]
  4040e8:	f000 fcac 	bl	404a44 <memmove>
  4040ec:	6822      	ldr	r2, [r4, #0]
  4040ee:	9b03      	ldr	r3, [sp, #12]
  4040f0:	9801      	ldr	r0, [sp, #4]
  4040f2:	441a      	add	r2, r3
  4040f4:	6022      	str	r2, [r4, #0]
  4040f6:	4621      	mov	r1, r4
  4040f8:	f7ff fc4e 	bl	403998 <_fflush_r>
  4040fc:	9b03      	ldr	r3, [sp, #12]
  4040fe:	2800      	cmp	r0, #0
  404100:	f47f af3c 	bne.w	403f7c <__sfvwrite_r+0x134>
  404104:	461f      	mov	r7, r3
  404106:	e766      	b.n	403fd6 <__sfvwrite_r+0x18e>
  404108:	9801      	ldr	r0, [sp, #4]
  40410a:	f000 fd03 	bl	404b14 <_realloc_r>
  40410e:	4683      	mov	fp, r0
  404110:	2800      	cmp	r0, #0
  404112:	d1c7      	bne.n	4040a4 <__sfvwrite_r+0x25c>
  404114:	9d01      	ldr	r5, [sp, #4]
  404116:	6921      	ldr	r1, [r4, #16]
  404118:	4628      	mov	r0, r5
  40411a:	f7ff fdad 	bl	403c78 <_free_r>
  40411e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404122:	220c      	movs	r2, #12
  404124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404128:	602a      	str	r2, [r5, #0]
  40412a:	e729      	b.n	403f80 <__sfvwrite_r+0x138>
  40412c:	2301      	movs	r3, #1
  40412e:	f109 0801 	add.w	r8, r9, #1
  404132:	9302      	str	r3, [sp, #8]
  404134:	e736      	b.n	403fa4 <__sfvwrite_r+0x15c>
  404136:	f04f 30ff 	mov.w	r0, #4294967295
  40413a:	e6b8      	b.n	403eae <__sfvwrite_r+0x66>
  40413c:	9a01      	ldr	r2, [sp, #4]
  40413e:	230c      	movs	r3, #12
  404140:	6013      	str	r3, [r2, #0]
  404142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404146:	e71b      	b.n	403f80 <__sfvwrite_r+0x138>
  404148:	7ffffc00 	.word	0x7ffffc00

0040414c <_fwalk>:
  40414c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404150:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404154:	d01b      	beq.n	40418e <_fwalk+0x42>
  404156:	4688      	mov	r8, r1
  404158:	2600      	movs	r6, #0
  40415a:	687d      	ldr	r5, [r7, #4]
  40415c:	68bc      	ldr	r4, [r7, #8]
  40415e:	3d01      	subs	r5, #1
  404160:	d40f      	bmi.n	404182 <_fwalk+0x36>
  404162:	89a3      	ldrh	r3, [r4, #12]
  404164:	2b01      	cmp	r3, #1
  404166:	f105 35ff 	add.w	r5, r5, #4294967295
  40416a:	d906      	bls.n	40417a <_fwalk+0x2e>
  40416c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404170:	3301      	adds	r3, #1
  404172:	4620      	mov	r0, r4
  404174:	d001      	beq.n	40417a <_fwalk+0x2e>
  404176:	47c0      	blx	r8
  404178:	4306      	orrs	r6, r0
  40417a:	1c6b      	adds	r3, r5, #1
  40417c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404180:	d1ef      	bne.n	404162 <_fwalk+0x16>
  404182:	683f      	ldr	r7, [r7, #0]
  404184:	2f00      	cmp	r7, #0
  404186:	d1e8      	bne.n	40415a <_fwalk+0xe>
  404188:	4630      	mov	r0, r6
  40418a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40418e:	463e      	mov	r6, r7
  404190:	4630      	mov	r0, r6
  404192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404196:	bf00      	nop

00404198 <_fwalk_reent>:
  404198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40419c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4041a0:	d01f      	beq.n	4041e2 <_fwalk_reent+0x4a>
  4041a2:	4688      	mov	r8, r1
  4041a4:	4606      	mov	r6, r0
  4041a6:	f04f 0900 	mov.w	r9, #0
  4041aa:	687d      	ldr	r5, [r7, #4]
  4041ac:	68bc      	ldr	r4, [r7, #8]
  4041ae:	3d01      	subs	r5, #1
  4041b0:	d411      	bmi.n	4041d6 <_fwalk_reent+0x3e>
  4041b2:	89a3      	ldrh	r3, [r4, #12]
  4041b4:	2b01      	cmp	r3, #1
  4041b6:	f105 35ff 	add.w	r5, r5, #4294967295
  4041ba:	d908      	bls.n	4041ce <_fwalk_reent+0x36>
  4041bc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4041c0:	3301      	adds	r3, #1
  4041c2:	4621      	mov	r1, r4
  4041c4:	4630      	mov	r0, r6
  4041c6:	d002      	beq.n	4041ce <_fwalk_reent+0x36>
  4041c8:	47c0      	blx	r8
  4041ca:	ea49 0900 	orr.w	r9, r9, r0
  4041ce:	1c6b      	adds	r3, r5, #1
  4041d0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4041d4:	d1ed      	bne.n	4041b2 <_fwalk_reent+0x1a>
  4041d6:	683f      	ldr	r7, [r7, #0]
  4041d8:	2f00      	cmp	r7, #0
  4041da:	d1e6      	bne.n	4041aa <_fwalk_reent+0x12>
  4041dc:	4648      	mov	r0, r9
  4041de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041e2:	46b9      	mov	r9, r7
  4041e4:	4648      	mov	r0, r9
  4041e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4041ea:	bf00      	nop

004041ec <__locale_charset>:
  4041ec:	4800      	ldr	r0, [pc, #0]	; (4041f0 <__locale_charset+0x4>)
  4041ee:	4770      	bx	lr
  4041f0:	20400444 	.word	0x20400444

004041f4 <__locale_mb_cur_max>:
  4041f4:	4b01      	ldr	r3, [pc, #4]	; (4041fc <__locale_mb_cur_max+0x8>)
  4041f6:	6818      	ldr	r0, [r3, #0]
  4041f8:	4770      	bx	lr
  4041fa:	bf00      	nop
  4041fc:	20400464 	.word	0x20400464

00404200 <__swhatbuf_r>:
  404200:	b570      	push	{r4, r5, r6, lr}
  404202:	460d      	mov	r5, r1
  404204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404208:	2900      	cmp	r1, #0
  40420a:	b090      	sub	sp, #64	; 0x40
  40420c:	4614      	mov	r4, r2
  40420e:	461e      	mov	r6, r3
  404210:	db14      	blt.n	40423c <__swhatbuf_r+0x3c>
  404212:	aa01      	add	r2, sp, #4
  404214:	f001 f92c 	bl	405470 <_fstat_r>
  404218:	2800      	cmp	r0, #0
  40421a:	db0f      	blt.n	40423c <__swhatbuf_r+0x3c>
  40421c:	9a02      	ldr	r2, [sp, #8]
  40421e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404222:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404226:	fab2 f282 	clz	r2, r2
  40422a:	0952      	lsrs	r2, r2, #5
  40422c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404230:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404234:	6032      	str	r2, [r6, #0]
  404236:	6023      	str	r3, [r4, #0]
  404238:	b010      	add	sp, #64	; 0x40
  40423a:	bd70      	pop	{r4, r5, r6, pc}
  40423c:	89a8      	ldrh	r0, [r5, #12]
  40423e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  404242:	b282      	uxth	r2, r0
  404244:	2000      	movs	r0, #0
  404246:	6030      	str	r0, [r6, #0]
  404248:	b11a      	cbz	r2, 404252 <__swhatbuf_r+0x52>
  40424a:	2340      	movs	r3, #64	; 0x40
  40424c:	6023      	str	r3, [r4, #0]
  40424e:	b010      	add	sp, #64	; 0x40
  404250:	bd70      	pop	{r4, r5, r6, pc}
  404252:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404256:	4610      	mov	r0, r2
  404258:	6023      	str	r3, [r4, #0]
  40425a:	b010      	add	sp, #64	; 0x40
  40425c:	bd70      	pop	{r4, r5, r6, pc}
  40425e:	bf00      	nop

00404260 <__smakebuf_r>:
  404260:	898a      	ldrh	r2, [r1, #12]
  404262:	0792      	lsls	r2, r2, #30
  404264:	460b      	mov	r3, r1
  404266:	d506      	bpl.n	404276 <__smakebuf_r+0x16>
  404268:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40426c:	2101      	movs	r1, #1
  40426e:	601a      	str	r2, [r3, #0]
  404270:	611a      	str	r2, [r3, #16]
  404272:	6159      	str	r1, [r3, #20]
  404274:	4770      	bx	lr
  404276:	b5f0      	push	{r4, r5, r6, r7, lr}
  404278:	b083      	sub	sp, #12
  40427a:	ab01      	add	r3, sp, #4
  40427c:	466a      	mov	r2, sp
  40427e:	460c      	mov	r4, r1
  404280:	4605      	mov	r5, r0
  404282:	f7ff ffbd 	bl	404200 <__swhatbuf_r>
  404286:	9900      	ldr	r1, [sp, #0]
  404288:	4606      	mov	r6, r0
  40428a:	4628      	mov	r0, r5
  40428c:	f000 f834 	bl	4042f8 <_malloc_r>
  404290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404294:	b1d0      	cbz	r0, 4042cc <__smakebuf_r+0x6c>
  404296:	9a01      	ldr	r2, [sp, #4]
  404298:	4f12      	ldr	r7, [pc, #72]	; (4042e4 <__smakebuf_r+0x84>)
  40429a:	9900      	ldr	r1, [sp, #0]
  40429c:	63ef      	str	r7, [r5, #60]	; 0x3c
  40429e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4042a2:	81a3      	strh	r3, [r4, #12]
  4042a4:	6020      	str	r0, [r4, #0]
  4042a6:	6120      	str	r0, [r4, #16]
  4042a8:	6161      	str	r1, [r4, #20]
  4042aa:	b91a      	cbnz	r2, 4042b4 <__smakebuf_r+0x54>
  4042ac:	4333      	orrs	r3, r6
  4042ae:	81a3      	strh	r3, [r4, #12]
  4042b0:	b003      	add	sp, #12
  4042b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042b4:	4628      	mov	r0, r5
  4042b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4042ba:	f001 f8ed 	bl	405498 <_isatty_r>
  4042be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4042c2:	2800      	cmp	r0, #0
  4042c4:	d0f2      	beq.n	4042ac <__smakebuf_r+0x4c>
  4042c6:	f043 0301 	orr.w	r3, r3, #1
  4042ca:	e7ef      	b.n	4042ac <__smakebuf_r+0x4c>
  4042cc:	059a      	lsls	r2, r3, #22
  4042ce:	d4ef      	bmi.n	4042b0 <__smakebuf_r+0x50>
  4042d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4042d4:	f043 0302 	orr.w	r3, r3, #2
  4042d8:	2101      	movs	r1, #1
  4042da:	81a3      	strh	r3, [r4, #12]
  4042dc:	6022      	str	r2, [r4, #0]
  4042de:	6122      	str	r2, [r4, #16]
  4042e0:	6161      	str	r1, [r4, #20]
  4042e2:	e7e5      	b.n	4042b0 <__smakebuf_r+0x50>
  4042e4:	004039e9 	.word	0x004039e9

004042e8 <malloc>:
  4042e8:	4b02      	ldr	r3, [pc, #8]	; (4042f4 <malloc+0xc>)
  4042ea:	4601      	mov	r1, r0
  4042ec:	6818      	ldr	r0, [r3, #0]
  4042ee:	f000 b803 	b.w	4042f8 <_malloc_r>
  4042f2:	bf00      	nop
  4042f4:	20400440 	.word	0x20400440

004042f8 <_malloc_r>:
  4042f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042fc:	f101 050b 	add.w	r5, r1, #11
  404300:	2d16      	cmp	r5, #22
  404302:	b083      	sub	sp, #12
  404304:	4606      	mov	r6, r0
  404306:	f240 809f 	bls.w	404448 <_malloc_r+0x150>
  40430a:	f035 0507 	bics.w	r5, r5, #7
  40430e:	f100 80bf 	bmi.w	404490 <_malloc_r+0x198>
  404312:	42a9      	cmp	r1, r5
  404314:	f200 80bc 	bhi.w	404490 <_malloc_r+0x198>
  404318:	f000 fbf8 	bl	404b0c <__malloc_lock>
  40431c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404320:	f0c0 829c 	bcc.w	40485c <_malloc_r+0x564>
  404324:	0a6b      	lsrs	r3, r5, #9
  404326:	f000 80ba 	beq.w	40449e <_malloc_r+0x1a6>
  40432a:	2b04      	cmp	r3, #4
  40432c:	f200 8183 	bhi.w	404636 <_malloc_r+0x33e>
  404330:	09a8      	lsrs	r0, r5, #6
  404332:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  404336:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40433a:	3038      	adds	r0, #56	; 0x38
  40433c:	4fc4      	ldr	r7, [pc, #784]	; (404650 <_malloc_r+0x358>)
  40433e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404342:	f1a3 0108 	sub.w	r1, r3, #8
  404346:	685c      	ldr	r4, [r3, #4]
  404348:	42a1      	cmp	r1, r4
  40434a:	d107      	bne.n	40435c <_malloc_r+0x64>
  40434c:	e0ac      	b.n	4044a8 <_malloc_r+0x1b0>
  40434e:	2a00      	cmp	r2, #0
  404350:	f280 80ac 	bge.w	4044ac <_malloc_r+0x1b4>
  404354:	68e4      	ldr	r4, [r4, #12]
  404356:	42a1      	cmp	r1, r4
  404358:	f000 80a6 	beq.w	4044a8 <_malloc_r+0x1b0>
  40435c:	6863      	ldr	r3, [r4, #4]
  40435e:	f023 0303 	bic.w	r3, r3, #3
  404362:	1b5a      	subs	r2, r3, r5
  404364:	2a0f      	cmp	r2, #15
  404366:	ddf2      	ble.n	40434e <_malloc_r+0x56>
  404368:	49b9      	ldr	r1, [pc, #740]	; (404650 <_malloc_r+0x358>)
  40436a:	693c      	ldr	r4, [r7, #16]
  40436c:	f101 0e08 	add.w	lr, r1, #8
  404370:	4574      	cmp	r4, lr
  404372:	f000 81b3 	beq.w	4046dc <_malloc_r+0x3e4>
  404376:	6863      	ldr	r3, [r4, #4]
  404378:	f023 0303 	bic.w	r3, r3, #3
  40437c:	1b5a      	subs	r2, r3, r5
  40437e:	2a0f      	cmp	r2, #15
  404380:	f300 8199 	bgt.w	4046b6 <_malloc_r+0x3be>
  404384:	2a00      	cmp	r2, #0
  404386:	f8c1 e014 	str.w	lr, [r1, #20]
  40438a:	f8c1 e010 	str.w	lr, [r1, #16]
  40438e:	f280 809e 	bge.w	4044ce <_malloc_r+0x1d6>
  404392:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404396:	f080 8167 	bcs.w	404668 <_malloc_r+0x370>
  40439a:	08db      	lsrs	r3, r3, #3
  40439c:	f103 0c01 	add.w	ip, r3, #1
  4043a0:	2201      	movs	r2, #1
  4043a2:	109b      	asrs	r3, r3, #2
  4043a4:	fa02 f303 	lsl.w	r3, r2, r3
  4043a8:	684a      	ldr	r2, [r1, #4]
  4043aa:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4043ae:	f8c4 8008 	str.w	r8, [r4, #8]
  4043b2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4043b6:	431a      	orrs	r2, r3
  4043b8:	f1a9 0308 	sub.w	r3, r9, #8
  4043bc:	60e3      	str	r3, [r4, #12]
  4043be:	604a      	str	r2, [r1, #4]
  4043c0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4043c4:	f8c8 400c 	str.w	r4, [r8, #12]
  4043c8:	1083      	asrs	r3, r0, #2
  4043ca:	2401      	movs	r4, #1
  4043cc:	409c      	lsls	r4, r3
  4043ce:	4294      	cmp	r4, r2
  4043d0:	f200 808a 	bhi.w	4044e8 <_malloc_r+0x1f0>
  4043d4:	4214      	tst	r4, r2
  4043d6:	d106      	bne.n	4043e6 <_malloc_r+0xee>
  4043d8:	f020 0003 	bic.w	r0, r0, #3
  4043dc:	0064      	lsls	r4, r4, #1
  4043de:	4214      	tst	r4, r2
  4043e0:	f100 0004 	add.w	r0, r0, #4
  4043e4:	d0fa      	beq.n	4043dc <_malloc_r+0xe4>
  4043e6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4043ea:	46cc      	mov	ip, r9
  4043ec:	4680      	mov	r8, r0
  4043ee:	f8dc 100c 	ldr.w	r1, [ip, #12]
  4043f2:	458c      	cmp	ip, r1
  4043f4:	d107      	bne.n	404406 <_malloc_r+0x10e>
  4043f6:	e173      	b.n	4046e0 <_malloc_r+0x3e8>
  4043f8:	2a00      	cmp	r2, #0
  4043fa:	f280 8181 	bge.w	404700 <_malloc_r+0x408>
  4043fe:	68c9      	ldr	r1, [r1, #12]
  404400:	458c      	cmp	ip, r1
  404402:	f000 816d 	beq.w	4046e0 <_malloc_r+0x3e8>
  404406:	684b      	ldr	r3, [r1, #4]
  404408:	f023 0303 	bic.w	r3, r3, #3
  40440c:	1b5a      	subs	r2, r3, r5
  40440e:	2a0f      	cmp	r2, #15
  404410:	ddf2      	ble.n	4043f8 <_malloc_r+0x100>
  404412:	460c      	mov	r4, r1
  404414:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404418:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40441c:	194b      	adds	r3, r1, r5
  40441e:	f045 0501 	orr.w	r5, r5, #1
  404422:	604d      	str	r5, [r1, #4]
  404424:	f042 0101 	orr.w	r1, r2, #1
  404428:	f8c8 c00c 	str.w	ip, [r8, #12]
  40442c:	4630      	mov	r0, r6
  40442e:	f8cc 8008 	str.w	r8, [ip, #8]
  404432:	617b      	str	r3, [r7, #20]
  404434:	613b      	str	r3, [r7, #16]
  404436:	f8c3 e00c 	str.w	lr, [r3, #12]
  40443a:	f8c3 e008 	str.w	lr, [r3, #8]
  40443e:	6059      	str	r1, [r3, #4]
  404440:	509a      	str	r2, [r3, r2]
  404442:	f000 fb65 	bl	404b10 <__malloc_unlock>
  404446:	e01f      	b.n	404488 <_malloc_r+0x190>
  404448:	2910      	cmp	r1, #16
  40444a:	d821      	bhi.n	404490 <_malloc_r+0x198>
  40444c:	f000 fb5e 	bl	404b0c <__malloc_lock>
  404450:	2510      	movs	r5, #16
  404452:	2306      	movs	r3, #6
  404454:	2002      	movs	r0, #2
  404456:	4f7e      	ldr	r7, [pc, #504]	; (404650 <_malloc_r+0x358>)
  404458:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40445c:	f1a3 0208 	sub.w	r2, r3, #8
  404460:	685c      	ldr	r4, [r3, #4]
  404462:	4294      	cmp	r4, r2
  404464:	f000 8145 	beq.w	4046f2 <_malloc_r+0x3fa>
  404468:	6863      	ldr	r3, [r4, #4]
  40446a:	68e1      	ldr	r1, [r4, #12]
  40446c:	68a5      	ldr	r5, [r4, #8]
  40446e:	f023 0303 	bic.w	r3, r3, #3
  404472:	4423      	add	r3, r4
  404474:	4630      	mov	r0, r6
  404476:	685a      	ldr	r2, [r3, #4]
  404478:	60e9      	str	r1, [r5, #12]
  40447a:	f042 0201 	orr.w	r2, r2, #1
  40447e:	608d      	str	r5, [r1, #8]
  404480:	605a      	str	r2, [r3, #4]
  404482:	f000 fb45 	bl	404b10 <__malloc_unlock>
  404486:	3408      	adds	r4, #8
  404488:	4620      	mov	r0, r4
  40448a:	b003      	add	sp, #12
  40448c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404490:	2400      	movs	r4, #0
  404492:	230c      	movs	r3, #12
  404494:	4620      	mov	r0, r4
  404496:	6033      	str	r3, [r6, #0]
  404498:	b003      	add	sp, #12
  40449a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40449e:	2380      	movs	r3, #128	; 0x80
  4044a0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4044a4:	203f      	movs	r0, #63	; 0x3f
  4044a6:	e749      	b.n	40433c <_malloc_r+0x44>
  4044a8:	4670      	mov	r0, lr
  4044aa:	e75d      	b.n	404368 <_malloc_r+0x70>
  4044ac:	4423      	add	r3, r4
  4044ae:	68e1      	ldr	r1, [r4, #12]
  4044b0:	685a      	ldr	r2, [r3, #4]
  4044b2:	68a5      	ldr	r5, [r4, #8]
  4044b4:	f042 0201 	orr.w	r2, r2, #1
  4044b8:	60e9      	str	r1, [r5, #12]
  4044ba:	4630      	mov	r0, r6
  4044bc:	608d      	str	r5, [r1, #8]
  4044be:	605a      	str	r2, [r3, #4]
  4044c0:	f000 fb26 	bl	404b10 <__malloc_unlock>
  4044c4:	3408      	adds	r4, #8
  4044c6:	4620      	mov	r0, r4
  4044c8:	b003      	add	sp, #12
  4044ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044ce:	4423      	add	r3, r4
  4044d0:	4630      	mov	r0, r6
  4044d2:	685a      	ldr	r2, [r3, #4]
  4044d4:	f042 0201 	orr.w	r2, r2, #1
  4044d8:	605a      	str	r2, [r3, #4]
  4044da:	f000 fb19 	bl	404b10 <__malloc_unlock>
  4044de:	3408      	adds	r4, #8
  4044e0:	4620      	mov	r0, r4
  4044e2:	b003      	add	sp, #12
  4044e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044e8:	68bc      	ldr	r4, [r7, #8]
  4044ea:	6863      	ldr	r3, [r4, #4]
  4044ec:	f023 0803 	bic.w	r8, r3, #3
  4044f0:	45a8      	cmp	r8, r5
  4044f2:	d304      	bcc.n	4044fe <_malloc_r+0x206>
  4044f4:	ebc5 0308 	rsb	r3, r5, r8
  4044f8:	2b0f      	cmp	r3, #15
  4044fa:	f300 808c 	bgt.w	404616 <_malloc_r+0x31e>
  4044fe:	4b55      	ldr	r3, [pc, #340]	; (404654 <_malloc_r+0x35c>)
  404500:	f8df 9160 	ldr.w	r9, [pc, #352]	; 404664 <_malloc_r+0x36c>
  404504:	681a      	ldr	r2, [r3, #0]
  404506:	f8d9 3000 	ldr.w	r3, [r9]
  40450a:	3301      	adds	r3, #1
  40450c:	442a      	add	r2, r5
  40450e:	eb04 0a08 	add.w	sl, r4, r8
  404512:	f000 8160 	beq.w	4047d6 <_malloc_r+0x4de>
  404516:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40451a:	320f      	adds	r2, #15
  40451c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404520:	f022 020f 	bic.w	r2, r2, #15
  404524:	4611      	mov	r1, r2
  404526:	4630      	mov	r0, r6
  404528:	9201      	str	r2, [sp, #4]
  40452a:	f000 fd77 	bl	40501c <_sbrk_r>
  40452e:	f1b0 3fff 	cmp.w	r0, #4294967295
  404532:	4683      	mov	fp, r0
  404534:	9a01      	ldr	r2, [sp, #4]
  404536:	f000 8158 	beq.w	4047ea <_malloc_r+0x4f2>
  40453a:	4582      	cmp	sl, r0
  40453c:	f200 80fc 	bhi.w	404738 <_malloc_r+0x440>
  404540:	4b45      	ldr	r3, [pc, #276]	; (404658 <_malloc_r+0x360>)
  404542:	6819      	ldr	r1, [r3, #0]
  404544:	45da      	cmp	sl, fp
  404546:	4411      	add	r1, r2
  404548:	6019      	str	r1, [r3, #0]
  40454a:	f000 8153 	beq.w	4047f4 <_malloc_r+0x4fc>
  40454e:	f8d9 0000 	ldr.w	r0, [r9]
  404552:	f8df e110 	ldr.w	lr, [pc, #272]	; 404664 <_malloc_r+0x36c>
  404556:	3001      	adds	r0, #1
  404558:	bf1b      	ittet	ne
  40455a:	ebca 0a0b 	rsbne	sl, sl, fp
  40455e:	4451      	addne	r1, sl
  404560:	f8ce b000 	streq.w	fp, [lr]
  404564:	6019      	strne	r1, [r3, #0]
  404566:	f01b 0107 	ands.w	r1, fp, #7
  40456a:	f000 8117 	beq.w	40479c <_malloc_r+0x4a4>
  40456e:	f1c1 0008 	rsb	r0, r1, #8
  404572:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404576:	4483      	add	fp, r0
  404578:	3108      	adds	r1, #8
  40457a:	445a      	add	r2, fp
  40457c:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404580:	ebc2 0901 	rsb	r9, r2, r1
  404584:	4649      	mov	r1, r9
  404586:	4630      	mov	r0, r6
  404588:	9301      	str	r3, [sp, #4]
  40458a:	f000 fd47 	bl	40501c <_sbrk_r>
  40458e:	1c43      	adds	r3, r0, #1
  404590:	9b01      	ldr	r3, [sp, #4]
  404592:	f000 813f 	beq.w	404814 <_malloc_r+0x51c>
  404596:	ebcb 0200 	rsb	r2, fp, r0
  40459a:	444a      	add	r2, r9
  40459c:	f042 0201 	orr.w	r2, r2, #1
  4045a0:	6819      	ldr	r1, [r3, #0]
  4045a2:	f8c7 b008 	str.w	fp, [r7, #8]
  4045a6:	4449      	add	r1, r9
  4045a8:	42bc      	cmp	r4, r7
  4045aa:	f8cb 2004 	str.w	r2, [fp, #4]
  4045ae:	6019      	str	r1, [r3, #0]
  4045b0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 404658 <_malloc_r+0x360>
  4045b4:	d016      	beq.n	4045e4 <_malloc_r+0x2ec>
  4045b6:	f1b8 0f0f 	cmp.w	r8, #15
  4045ba:	f240 80fd 	bls.w	4047b8 <_malloc_r+0x4c0>
  4045be:	6862      	ldr	r2, [r4, #4]
  4045c0:	f1a8 030c 	sub.w	r3, r8, #12
  4045c4:	f023 0307 	bic.w	r3, r3, #7
  4045c8:	18e0      	adds	r0, r4, r3
  4045ca:	f002 0201 	and.w	r2, r2, #1
  4045ce:	f04f 0e05 	mov.w	lr, #5
  4045d2:	431a      	orrs	r2, r3
  4045d4:	2b0f      	cmp	r3, #15
  4045d6:	6062      	str	r2, [r4, #4]
  4045d8:	f8c0 e004 	str.w	lr, [r0, #4]
  4045dc:	f8c0 e008 	str.w	lr, [r0, #8]
  4045e0:	f200 811c 	bhi.w	40481c <_malloc_r+0x524>
  4045e4:	4b1d      	ldr	r3, [pc, #116]	; (40465c <_malloc_r+0x364>)
  4045e6:	68bc      	ldr	r4, [r7, #8]
  4045e8:	681a      	ldr	r2, [r3, #0]
  4045ea:	4291      	cmp	r1, r2
  4045ec:	bf88      	it	hi
  4045ee:	6019      	strhi	r1, [r3, #0]
  4045f0:	4b1b      	ldr	r3, [pc, #108]	; (404660 <_malloc_r+0x368>)
  4045f2:	681a      	ldr	r2, [r3, #0]
  4045f4:	4291      	cmp	r1, r2
  4045f6:	6862      	ldr	r2, [r4, #4]
  4045f8:	bf88      	it	hi
  4045fa:	6019      	strhi	r1, [r3, #0]
  4045fc:	f022 0203 	bic.w	r2, r2, #3
  404600:	4295      	cmp	r5, r2
  404602:	eba2 0305 	sub.w	r3, r2, r5
  404606:	d801      	bhi.n	40460c <_malloc_r+0x314>
  404608:	2b0f      	cmp	r3, #15
  40460a:	dc04      	bgt.n	404616 <_malloc_r+0x31e>
  40460c:	4630      	mov	r0, r6
  40460e:	f000 fa7f 	bl	404b10 <__malloc_unlock>
  404612:	2400      	movs	r4, #0
  404614:	e738      	b.n	404488 <_malloc_r+0x190>
  404616:	1962      	adds	r2, r4, r5
  404618:	f043 0301 	orr.w	r3, r3, #1
  40461c:	f045 0501 	orr.w	r5, r5, #1
  404620:	6065      	str	r5, [r4, #4]
  404622:	4630      	mov	r0, r6
  404624:	60ba      	str	r2, [r7, #8]
  404626:	6053      	str	r3, [r2, #4]
  404628:	f000 fa72 	bl	404b10 <__malloc_unlock>
  40462c:	3408      	adds	r4, #8
  40462e:	4620      	mov	r0, r4
  404630:	b003      	add	sp, #12
  404632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404636:	2b14      	cmp	r3, #20
  404638:	d971      	bls.n	40471e <_malloc_r+0x426>
  40463a:	2b54      	cmp	r3, #84	; 0x54
  40463c:	f200 80a4 	bhi.w	404788 <_malloc_r+0x490>
  404640:	0b28      	lsrs	r0, r5, #12
  404642:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  404646:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40464a:	306e      	adds	r0, #110	; 0x6e
  40464c:	e676      	b.n	40433c <_malloc_r+0x44>
  40464e:	bf00      	nop
  404650:	20400468 	.word	0x20400468
  404654:	2040091c 	.word	0x2040091c
  404658:	20400920 	.word	0x20400920
  40465c:	20400918 	.word	0x20400918
  404660:	20400914 	.word	0x20400914
  404664:	20400874 	.word	0x20400874
  404668:	0a5a      	lsrs	r2, r3, #9
  40466a:	2a04      	cmp	r2, #4
  40466c:	d95e      	bls.n	40472c <_malloc_r+0x434>
  40466e:	2a14      	cmp	r2, #20
  404670:	f200 80b3 	bhi.w	4047da <_malloc_r+0x4e2>
  404674:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404678:	0049      	lsls	r1, r1, #1
  40467a:	325b      	adds	r2, #91	; 0x5b
  40467c:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  404680:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  404684:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 404864 <_malloc_r+0x56c>
  404688:	f1ac 0c08 	sub.w	ip, ip, #8
  40468c:	458c      	cmp	ip, r1
  40468e:	f000 8088 	beq.w	4047a2 <_malloc_r+0x4aa>
  404692:	684a      	ldr	r2, [r1, #4]
  404694:	f022 0203 	bic.w	r2, r2, #3
  404698:	4293      	cmp	r3, r2
  40469a:	d202      	bcs.n	4046a2 <_malloc_r+0x3aa>
  40469c:	6889      	ldr	r1, [r1, #8]
  40469e:	458c      	cmp	ip, r1
  4046a0:	d1f7      	bne.n	404692 <_malloc_r+0x39a>
  4046a2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4046a6:	687a      	ldr	r2, [r7, #4]
  4046a8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4046ac:	60a1      	str	r1, [r4, #8]
  4046ae:	f8cc 4008 	str.w	r4, [ip, #8]
  4046b2:	60cc      	str	r4, [r1, #12]
  4046b4:	e688      	b.n	4043c8 <_malloc_r+0xd0>
  4046b6:	1963      	adds	r3, r4, r5
  4046b8:	f042 0701 	orr.w	r7, r2, #1
  4046bc:	f045 0501 	orr.w	r5, r5, #1
  4046c0:	6065      	str	r5, [r4, #4]
  4046c2:	4630      	mov	r0, r6
  4046c4:	614b      	str	r3, [r1, #20]
  4046c6:	610b      	str	r3, [r1, #16]
  4046c8:	f8c3 e00c 	str.w	lr, [r3, #12]
  4046cc:	f8c3 e008 	str.w	lr, [r3, #8]
  4046d0:	605f      	str	r7, [r3, #4]
  4046d2:	509a      	str	r2, [r3, r2]
  4046d4:	3408      	adds	r4, #8
  4046d6:	f000 fa1b 	bl	404b10 <__malloc_unlock>
  4046da:	e6d5      	b.n	404488 <_malloc_r+0x190>
  4046dc:	684a      	ldr	r2, [r1, #4]
  4046de:	e673      	b.n	4043c8 <_malloc_r+0xd0>
  4046e0:	f108 0801 	add.w	r8, r8, #1
  4046e4:	f018 0f03 	tst.w	r8, #3
  4046e8:	f10c 0c08 	add.w	ip, ip, #8
  4046ec:	f47f ae7f 	bne.w	4043ee <_malloc_r+0xf6>
  4046f0:	e030      	b.n	404754 <_malloc_r+0x45c>
  4046f2:	68dc      	ldr	r4, [r3, #12]
  4046f4:	42a3      	cmp	r3, r4
  4046f6:	bf08      	it	eq
  4046f8:	3002      	addeq	r0, #2
  4046fa:	f43f ae35 	beq.w	404368 <_malloc_r+0x70>
  4046fe:	e6b3      	b.n	404468 <_malloc_r+0x170>
  404700:	440b      	add	r3, r1
  404702:	460c      	mov	r4, r1
  404704:	685a      	ldr	r2, [r3, #4]
  404706:	68c9      	ldr	r1, [r1, #12]
  404708:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40470c:	f042 0201 	orr.w	r2, r2, #1
  404710:	605a      	str	r2, [r3, #4]
  404712:	4630      	mov	r0, r6
  404714:	60e9      	str	r1, [r5, #12]
  404716:	608d      	str	r5, [r1, #8]
  404718:	f000 f9fa 	bl	404b10 <__malloc_unlock>
  40471c:	e6b4      	b.n	404488 <_malloc_r+0x190>
  40471e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  404722:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  404726:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40472a:	e607      	b.n	40433c <_malloc_r+0x44>
  40472c:	099a      	lsrs	r2, r3, #6
  40472e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404732:	0049      	lsls	r1, r1, #1
  404734:	3238      	adds	r2, #56	; 0x38
  404736:	e7a1      	b.n	40467c <_malloc_r+0x384>
  404738:	42bc      	cmp	r4, r7
  40473a:	4b4a      	ldr	r3, [pc, #296]	; (404864 <_malloc_r+0x56c>)
  40473c:	f43f af00 	beq.w	404540 <_malloc_r+0x248>
  404740:	689c      	ldr	r4, [r3, #8]
  404742:	6862      	ldr	r2, [r4, #4]
  404744:	f022 0203 	bic.w	r2, r2, #3
  404748:	e75a      	b.n	404600 <_malloc_r+0x308>
  40474a:	f859 3908 	ldr.w	r3, [r9], #-8
  40474e:	4599      	cmp	r9, r3
  404750:	f040 8082 	bne.w	404858 <_malloc_r+0x560>
  404754:	f010 0f03 	tst.w	r0, #3
  404758:	f100 30ff 	add.w	r0, r0, #4294967295
  40475c:	d1f5      	bne.n	40474a <_malloc_r+0x452>
  40475e:	687b      	ldr	r3, [r7, #4]
  404760:	ea23 0304 	bic.w	r3, r3, r4
  404764:	607b      	str	r3, [r7, #4]
  404766:	0064      	lsls	r4, r4, #1
  404768:	429c      	cmp	r4, r3
  40476a:	f63f aebd 	bhi.w	4044e8 <_malloc_r+0x1f0>
  40476e:	2c00      	cmp	r4, #0
  404770:	f43f aeba 	beq.w	4044e8 <_malloc_r+0x1f0>
  404774:	421c      	tst	r4, r3
  404776:	4640      	mov	r0, r8
  404778:	f47f ae35 	bne.w	4043e6 <_malloc_r+0xee>
  40477c:	0064      	lsls	r4, r4, #1
  40477e:	421c      	tst	r4, r3
  404780:	f100 0004 	add.w	r0, r0, #4
  404784:	d0fa      	beq.n	40477c <_malloc_r+0x484>
  404786:	e62e      	b.n	4043e6 <_malloc_r+0xee>
  404788:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40478c:	d818      	bhi.n	4047c0 <_malloc_r+0x4c8>
  40478e:	0be8      	lsrs	r0, r5, #15
  404790:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  404794:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404798:	3077      	adds	r0, #119	; 0x77
  40479a:	e5cf      	b.n	40433c <_malloc_r+0x44>
  40479c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4047a0:	e6eb      	b.n	40457a <_malloc_r+0x282>
  4047a2:	2101      	movs	r1, #1
  4047a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4047a8:	1092      	asrs	r2, r2, #2
  4047aa:	fa01 f202 	lsl.w	r2, r1, r2
  4047ae:	431a      	orrs	r2, r3
  4047b0:	f8c8 2004 	str.w	r2, [r8, #4]
  4047b4:	4661      	mov	r1, ip
  4047b6:	e777      	b.n	4046a8 <_malloc_r+0x3b0>
  4047b8:	2301      	movs	r3, #1
  4047ba:	f8cb 3004 	str.w	r3, [fp, #4]
  4047be:	e725      	b.n	40460c <_malloc_r+0x314>
  4047c0:	f240 5254 	movw	r2, #1364	; 0x554
  4047c4:	4293      	cmp	r3, r2
  4047c6:	d820      	bhi.n	40480a <_malloc_r+0x512>
  4047c8:	0ca8      	lsrs	r0, r5, #18
  4047ca:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4047ce:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4047d2:	307c      	adds	r0, #124	; 0x7c
  4047d4:	e5b2      	b.n	40433c <_malloc_r+0x44>
  4047d6:	3210      	adds	r2, #16
  4047d8:	e6a4      	b.n	404524 <_malloc_r+0x22c>
  4047da:	2a54      	cmp	r2, #84	; 0x54
  4047dc:	d826      	bhi.n	40482c <_malloc_r+0x534>
  4047de:	0b1a      	lsrs	r2, r3, #12
  4047e0:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4047e4:	0049      	lsls	r1, r1, #1
  4047e6:	326e      	adds	r2, #110	; 0x6e
  4047e8:	e748      	b.n	40467c <_malloc_r+0x384>
  4047ea:	68bc      	ldr	r4, [r7, #8]
  4047ec:	6862      	ldr	r2, [r4, #4]
  4047ee:	f022 0203 	bic.w	r2, r2, #3
  4047f2:	e705      	b.n	404600 <_malloc_r+0x308>
  4047f4:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4047f8:	2800      	cmp	r0, #0
  4047fa:	f47f aea8 	bne.w	40454e <_malloc_r+0x256>
  4047fe:	4442      	add	r2, r8
  404800:	68bb      	ldr	r3, [r7, #8]
  404802:	f042 0201 	orr.w	r2, r2, #1
  404806:	605a      	str	r2, [r3, #4]
  404808:	e6ec      	b.n	4045e4 <_malloc_r+0x2ec>
  40480a:	23fe      	movs	r3, #254	; 0xfe
  40480c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  404810:	207e      	movs	r0, #126	; 0x7e
  404812:	e593      	b.n	40433c <_malloc_r+0x44>
  404814:	2201      	movs	r2, #1
  404816:	f04f 0900 	mov.w	r9, #0
  40481a:	e6c1      	b.n	4045a0 <_malloc_r+0x2a8>
  40481c:	f104 0108 	add.w	r1, r4, #8
  404820:	4630      	mov	r0, r6
  404822:	f7ff fa29 	bl	403c78 <_free_r>
  404826:	f8d9 1000 	ldr.w	r1, [r9]
  40482a:	e6db      	b.n	4045e4 <_malloc_r+0x2ec>
  40482c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404830:	d805      	bhi.n	40483e <_malloc_r+0x546>
  404832:	0bda      	lsrs	r2, r3, #15
  404834:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404838:	0049      	lsls	r1, r1, #1
  40483a:	3277      	adds	r2, #119	; 0x77
  40483c:	e71e      	b.n	40467c <_malloc_r+0x384>
  40483e:	f240 5154 	movw	r1, #1364	; 0x554
  404842:	428a      	cmp	r2, r1
  404844:	d805      	bhi.n	404852 <_malloc_r+0x55a>
  404846:	0c9a      	lsrs	r2, r3, #18
  404848:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40484c:	0049      	lsls	r1, r1, #1
  40484e:	327c      	adds	r2, #124	; 0x7c
  404850:	e714      	b.n	40467c <_malloc_r+0x384>
  404852:	21fe      	movs	r1, #254	; 0xfe
  404854:	227e      	movs	r2, #126	; 0x7e
  404856:	e711      	b.n	40467c <_malloc_r+0x384>
  404858:	687b      	ldr	r3, [r7, #4]
  40485a:	e784      	b.n	404766 <_malloc_r+0x46e>
  40485c:	08e8      	lsrs	r0, r5, #3
  40485e:	1c43      	adds	r3, r0, #1
  404860:	005b      	lsls	r3, r3, #1
  404862:	e5f8      	b.n	404456 <_malloc_r+0x15e>
  404864:	20400468 	.word	0x20400468
	...

00404870 <memchr>:
  404870:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404874:	2a10      	cmp	r2, #16
  404876:	db2b      	blt.n	4048d0 <memchr+0x60>
  404878:	f010 0f07 	tst.w	r0, #7
  40487c:	d008      	beq.n	404890 <memchr+0x20>
  40487e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404882:	3a01      	subs	r2, #1
  404884:	428b      	cmp	r3, r1
  404886:	d02d      	beq.n	4048e4 <memchr+0x74>
  404888:	f010 0f07 	tst.w	r0, #7
  40488c:	b342      	cbz	r2, 4048e0 <memchr+0x70>
  40488e:	d1f6      	bne.n	40487e <memchr+0xe>
  404890:	b4f0      	push	{r4, r5, r6, r7}
  404892:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404896:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40489a:	f022 0407 	bic.w	r4, r2, #7
  40489e:	f07f 0700 	mvns.w	r7, #0
  4048a2:	2300      	movs	r3, #0
  4048a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4048a8:	3c08      	subs	r4, #8
  4048aa:	ea85 0501 	eor.w	r5, r5, r1
  4048ae:	ea86 0601 	eor.w	r6, r6, r1
  4048b2:	fa85 f547 	uadd8	r5, r5, r7
  4048b6:	faa3 f587 	sel	r5, r3, r7
  4048ba:	fa86 f647 	uadd8	r6, r6, r7
  4048be:	faa5 f687 	sel	r6, r5, r7
  4048c2:	b98e      	cbnz	r6, 4048e8 <memchr+0x78>
  4048c4:	d1ee      	bne.n	4048a4 <memchr+0x34>
  4048c6:	bcf0      	pop	{r4, r5, r6, r7}
  4048c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4048cc:	f002 0207 	and.w	r2, r2, #7
  4048d0:	b132      	cbz	r2, 4048e0 <memchr+0x70>
  4048d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4048d6:	3a01      	subs	r2, #1
  4048d8:	ea83 0301 	eor.w	r3, r3, r1
  4048dc:	b113      	cbz	r3, 4048e4 <memchr+0x74>
  4048de:	d1f8      	bne.n	4048d2 <memchr+0x62>
  4048e0:	2000      	movs	r0, #0
  4048e2:	4770      	bx	lr
  4048e4:	3801      	subs	r0, #1
  4048e6:	4770      	bx	lr
  4048e8:	2d00      	cmp	r5, #0
  4048ea:	bf06      	itte	eq
  4048ec:	4635      	moveq	r5, r6
  4048ee:	3803      	subeq	r0, #3
  4048f0:	3807      	subne	r0, #7
  4048f2:	f015 0f01 	tst.w	r5, #1
  4048f6:	d107      	bne.n	404908 <memchr+0x98>
  4048f8:	3001      	adds	r0, #1
  4048fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4048fe:	bf02      	ittt	eq
  404900:	3001      	addeq	r0, #1
  404902:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404906:	3001      	addeq	r0, #1
  404908:	bcf0      	pop	{r4, r5, r6, r7}
  40490a:	3801      	subs	r0, #1
  40490c:	4770      	bx	lr
  40490e:	bf00      	nop

00404910 <memcpy>:
  404910:	4684      	mov	ip, r0
  404912:	ea41 0300 	orr.w	r3, r1, r0
  404916:	f013 0303 	ands.w	r3, r3, #3
  40491a:	d16d      	bne.n	4049f8 <memcpy+0xe8>
  40491c:	3a40      	subs	r2, #64	; 0x40
  40491e:	d341      	bcc.n	4049a4 <memcpy+0x94>
  404920:	f851 3b04 	ldr.w	r3, [r1], #4
  404924:	f840 3b04 	str.w	r3, [r0], #4
  404928:	f851 3b04 	ldr.w	r3, [r1], #4
  40492c:	f840 3b04 	str.w	r3, [r0], #4
  404930:	f851 3b04 	ldr.w	r3, [r1], #4
  404934:	f840 3b04 	str.w	r3, [r0], #4
  404938:	f851 3b04 	ldr.w	r3, [r1], #4
  40493c:	f840 3b04 	str.w	r3, [r0], #4
  404940:	f851 3b04 	ldr.w	r3, [r1], #4
  404944:	f840 3b04 	str.w	r3, [r0], #4
  404948:	f851 3b04 	ldr.w	r3, [r1], #4
  40494c:	f840 3b04 	str.w	r3, [r0], #4
  404950:	f851 3b04 	ldr.w	r3, [r1], #4
  404954:	f840 3b04 	str.w	r3, [r0], #4
  404958:	f851 3b04 	ldr.w	r3, [r1], #4
  40495c:	f840 3b04 	str.w	r3, [r0], #4
  404960:	f851 3b04 	ldr.w	r3, [r1], #4
  404964:	f840 3b04 	str.w	r3, [r0], #4
  404968:	f851 3b04 	ldr.w	r3, [r1], #4
  40496c:	f840 3b04 	str.w	r3, [r0], #4
  404970:	f851 3b04 	ldr.w	r3, [r1], #4
  404974:	f840 3b04 	str.w	r3, [r0], #4
  404978:	f851 3b04 	ldr.w	r3, [r1], #4
  40497c:	f840 3b04 	str.w	r3, [r0], #4
  404980:	f851 3b04 	ldr.w	r3, [r1], #4
  404984:	f840 3b04 	str.w	r3, [r0], #4
  404988:	f851 3b04 	ldr.w	r3, [r1], #4
  40498c:	f840 3b04 	str.w	r3, [r0], #4
  404990:	f851 3b04 	ldr.w	r3, [r1], #4
  404994:	f840 3b04 	str.w	r3, [r0], #4
  404998:	f851 3b04 	ldr.w	r3, [r1], #4
  40499c:	f840 3b04 	str.w	r3, [r0], #4
  4049a0:	3a40      	subs	r2, #64	; 0x40
  4049a2:	d2bd      	bcs.n	404920 <memcpy+0x10>
  4049a4:	3230      	adds	r2, #48	; 0x30
  4049a6:	d311      	bcc.n	4049cc <memcpy+0xbc>
  4049a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ac:	f840 3b04 	str.w	r3, [r0], #4
  4049b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b4:	f840 3b04 	str.w	r3, [r0], #4
  4049b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049bc:	f840 3b04 	str.w	r3, [r0], #4
  4049c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c4:	f840 3b04 	str.w	r3, [r0], #4
  4049c8:	3a10      	subs	r2, #16
  4049ca:	d2ed      	bcs.n	4049a8 <memcpy+0x98>
  4049cc:	320c      	adds	r2, #12
  4049ce:	d305      	bcc.n	4049dc <memcpy+0xcc>
  4049d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d4:	f840 3b04 	str.w	r3, [r0], #4
  4049d8:	3a04      	subs	r2, #4
  4049da:	d2f9      	bcs.n	4049d0 <memcpy+0xc0>
  4049dc:	3204      	adds	r2, #4
  4049de:	d008      	beq.n	4049f2 <memcpy+0xe2>
  4049e0:	07d2      	lsls	r2, r2, #31
  4049e2:	bf1c      	itt	ne
  4049e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4049e8:	f800 3b01 	strbne.w	r3, [r0], #1
  4049ec:	d301      	bcc.n	4049f2 <memcpy+0xe2>
  4049ee:	880b      	ldrh	r3, [r1, #0]
  4049f0:	8003      	strh	r3, [r0, #0]
  4049f2:	4660      	mov	r0, ip
  4049f4:	4770      	bx	lr
  4049f6:	bf00      	nop
  4049f8:	2a08      	cmp	r2, #8
  4049fa:	d313      	bcc.n	404a24 <memcpy+0x114>
  4049fc:	078b      	lsls	r3, r1, #30
  4049fe:	d08d      	beq.n	40491c <memcpy+0xc>
  404a00:	f010 0303 	ands.w	r3, r0, #3
  404a04:	d08a      	beq.n	40491c <memcpy+0xc>
  404a06:	f1c3 0304 	rsb	r3, r3, #4
  404a0a:	1ad2      	subs	r2, r2, r3
  404a0c:	07db      	lsls	r3, r3, #31
  404a0e:	bf1c      	itt	ne
  404a10:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a14:	f800 3b01 	strbne.w	r3, [r0], #1
  404a18:	d380      	bcc.n	40491c <memcpy+0xc>
  404a1a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404a1e:	f820 3b02 	strh.w	r3, [r0], #2
  404a22:	e77b      	b.n	40491c <memcpy+0xc>
  404a24:	3a04      	subs	r2, #4
  404a26:	d3d9      	bcc.n	4049dc <memcpy+0xcc>
  404a28:	3a01      	subs	r2, #1
  404a2a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404a2e:	f800 3b01 	strb.w	r3, [r0], #1
  404a32:	d2f9      	bcs.n	404a28 <memcpy+0x118>
  404a34:	780b      	ldrb	r3, [r1, #0]
  404a36:	7003      	strb	r3, [r0, #0]
  404a38:	784b      	ldrb	r3, [r1, #1]
  404a3a:	7043      	strb	r3, [r0, #1]
  404a3c:	788b      	ldrb	r3, [r1, #2]
  404a3e:	7083      	strb	r3, [r0, #2]
  404a40:	4660      	mov	r0, ip
  404a42:	4770      	bx	lr

00404a44 <memmove>:
  404a44:	4288      	cmp	r0, r1
  404a46:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a48:	d90d      	bls.n	404a66 <memmove+0x22>
  404a4a:	188b      	adds	r3, r1, r2
  404a4c:	4298      	cmp	r0, r3
  404a4e:	d20a      	bcs.n	404a66 <memmove+0x22>
  404a50:	1881      	adds	r1, r0, r2
  404a52:	2a00      	cmp	r2, #0
  404a54:	d051      	beq.n	404afa <memmove+0xb6>
  404a56:	1a9a      	subs	r2, r3, r2
  404a58:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404a5c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404a60:	4293      	cmp	r3, r2
  404a62:	d1f9      	bne.n	404a58 <memmove+0x14>
  404a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a66:	2a0f      	cmp	r2, #15
  404a68:	d948      	bls.n	404afc <memmove+0xb8>
  404a6a:	ea41 0300 	orr.w	r3, r1, r0
  404a6e:	079b      	lsls	r3, r3, #30
  404a70:	d146      	bne.n	404b00 <memmove+0xbc>
  404a72:	f100 0410 	add.w	r4, r0, #16
  404a76:	f101 0310 	add.w	r3, r1, #16
  404a7a:	4615      	mov	r5, r2
  404a7c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404a80:	f844 6c10 	str.w	r6, [r4, #-16]
  404a84:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404a88:	f844 6c0c 	str.w	r6, [r4, #-12]
  404a8c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404a90:	f844 6c08 	str.w	r6, [r4, #-8]
  404a94:	3d10      	subs	r5, #16
  404a96:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404a9a:	f844 6c04 	str.w	r6, [r4, #-4]
  404a9e:	2d0f      	cmp	r5, #15
  404aa0:	f103 0310 	add.w	r3, r3, #16
  404aa4:	f104 0410 	add.w	r4, r4, #16
  404aa8:	d8e8      	bhi.n	404a7c <memmove+0x38>
  404aaa:	f1a2 0310 	sub.w	r3, r2, #16
  404aae:	f023 030f 	bic.w	r3, r3, #15
  404ab2:	f002 0e0f 	and.w	lr, r2, #15
  404ab6:	3310      	adds	r3, #16
  404ab8:	f1be 0f03 	cmp.w	lr, #3
  404abc:	4419      	add	r1, r3
  404abe:	4403      	add	r3, r0
  404ac0:	d921      	bls.n	404b06 <memmove+0xc2>
  404ac2:	1f1e      	subs	r6, r3, #4
  404ac4:	460d      	mov	r5, r1
  404ac6:	4674      	mov	r4, lr
  404ac8:	3c04      	subs	r4, #4
  404aca:	f855 7b04 	ldr.w	r7, [r5], #4
  404ace:	f846 7f04 	str.w	r7, [r6, #4]!
  404ad2:	2c03      	cmp	r4, #3
  404ad4:	d8f8      	bhi.n	404ac8 <memmove+0x84>
  404ad6:	f1ae 0404 	sub.w	r4, lr, #4
  404ada:	f024 0403 	bic.w	r4, r4, #3
  404ade:	3404      	adds	r4, #4
  404ae0:	4423      	add	r3, r4
  404ae2:	4421      	add	r1, r4
  404ae4:	f002 0203 	and.w	r2, r2, #3
  404ae8:	b162      	cbz	r2, 404b04 <memmove+0xc0>
  404aea:	3b01      	subs	r3, #1
  404aec:	440a      	add	r2, r1
  404aee:	f811 4b01 	ldrb.w	r4, [r1], #1
  404af2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404af6:	428a      	cmp	r2, r1
  404af8:	d1f9      	bne.n	404aee <memmove+0xaa>
  404afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404afc:	4603      	mov	r3, r0
  404afe:	e7f3      	b.n	404ae8 <memmove+0xa4>
  404b00:	4603      	mov	r3, r0
  404b02:	e7f2      	b.n	404aea <memmove+0xa6>
  404b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b06:	4672      	mov	r2, lr
  404b08:	e7ee      	b.n	404ae8 <memmove+0xa4>
  404b0a:	bf00      	nop

00404b0c <__malloc_lock>:
  404b0c:	4770      	bx	lr
  404b0e:	bf00      	nop

00404b10 <__malloc_unlock>:
  404b10:	4770      	bx	lr
  404b12:	bf00      	nop

00404b14 <_realloc_r>:
  404b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b18:	4617      	mov	r7, r2
  404b1a:	b083      	sub	sp, #12
  404b1c:	2900      	cmp	r1, #0
  404b1e:	f000 80c1 	beq.w	404ca4 <_realloc_r+0x190>
  404b22:	460e      	mov	r6, r1
  404b24:	4681      	mov	r9, r0
  404b26:	f107 050b 	add.w	r5, r7, #11
  404b2a:	f7ff ffef 	bl	404b0c <__malloc_lock>
  404b2e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  404b32:	2d16      	cmp	r5, #22
  404b34:	f02e 0403 	bic.w	r4, lr, #3
  404b38:	f1a6 0808 	sub.w	r8, r6, #8
  404b3c:	d840      	bhi.n	404bc0 <_realloc_r+0xac>
  404b3e:	2210      	movs	r2, #16
  404b40:	4615      	mov	r5, r2
  404b42:	42af      	cmp	r7, r5
  404b44:	d841      	bhi.n	404bca <_realloc_r+0xb6>
  404b46:	4294      	cmp	r4, r2
  404b48:	da75      	bge.n	404c36 <_realloc_r+0x122>
  404b4a:	4bc9      	ldr	r3, [pc, #804]	; (404e70 <_realloc_r+0x35c>)
  404b4c:	6899      	ldr	r1, [r3, #8]
  404b4e:	eb08 0004 	add.w	r0, r8, r4
  404b52:	4288      	cmp	r0, r1
  404b54:	6841      	ldr	r1, [r0, #4]
  404b56:	f000 80d9 	beq.w	404d0c <_realloc_r+0x1f8>
  404b5a:	f021 0301 	bic.w	r3, r1, #1
  404b5e:	4403      	add	r3, r0
  404b60:	685b      	ldr	r3, [r3, #4]
  404b62:	07db      	lsls	r3, r3, #31
  404b64:	d57d      	bpl.n	404c62 <_realloc_r+0x14e>
  404b66:	f01e 0f01 	tst.w	lr, #1
  404b6a:	d035      	beq.n	404bd8 <_realloc_r+0xc4>
  404b6c:	4639      	mov	r1, r7
  404b6e:	4648      	mov	r0, r9
  404b70:	f7ff fbc2 	bl	4042f8 <_malloc_r>
  404b74:	4607      	mov	r7, r0
  404b76:	b1e0      	cbz	r0, 404bb2 <_realloc_r+0x9e>
  404b78:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404b7c:	f023 0301 	bic.w	r3, r3, #1
  404b80:	4443      	add	r3, r8
  404b82:	f1a0 0208 	sub.w	r2, r0, #8
  404b86:	429a      	cmp	r2, r3
  404b88:	f000 8144 	beq.w	404e14 <_realloc_r+0x300>
  404b8c:	1f22      	subs	r2, r4, #4
  404b8e:	2a24      	cmp	r2, #36	; 0x24
  404b90:	f200 8131 	bhi.w	404df6 <_realloc_r+0x2e2>
  404b94:	2a13      	cmp	r2, #19
  404b96:	f200 8104 	bhi.w	404da2 <_realloc_r+0x28e>
  404b9a:	4603      	mov	r3, r0
  404b9c:	4632      	mov	r2, r6
  404b9e:	6811      	ldr	r1, [r2, #0]
  404ba0:	6019      	str	r1, [r3, #0]
  404ba2:	6851      	ldr	r1, [r2, #4]
  404ba4:	6059      	str	r1, [r3, #4]
  404ba6:	6892      	ldr	r2, [r2, #8]
  404ba8:	609a      	str	r2, [r3, #8]
  404baa:	4631      	mov	r1, r6
  404bac:	4648      	mov	r0, r9
  404bae:	f7ff f863 	bl	403c78 <_free_r>
  404bb2:	4648      	mov	r0, r9
  404bb4:	f7ff ffac 	bl	404b10 <__malloc_unlock>
  404bb8:	4638      	mov	r0, r7
  404bba:	b003      	add	sp, #12
  404bbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bc0:	f025 0507 	bic.w	r5, r5, #7
  404bc4:	2d00      	cmp	r5, #0
  404bc6:	462a      	mov	r2, r5
  404bc8:	dabb      	bge.n	404b42 <_realloc_r+0x2e>
  404bca:	230c      	movs	r3, #12
  404bcc:	2000      	movs	r0, #0
  404bce:	f8c9 3000 	str.w	r3, [r9]
  404bd2:	b003      	add	sp, #12
  404bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bd8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404bdc:	ebc3 0a08 	rsb	sl, r3, r8
  404be0:	f8da 3004 	ldr.w	r3, [sl, #4]
  404be4:	f023 0c03 	bic.w	ip, r3, #3
  404be8:	eb04 030c 	add.w	r3, r4, ip
  404bec:	4293      	cmp	r3, r2
  404bee:	dbbd      	blt.n	404b6c <_realloc_r+0x58>
  404bf0:	4657      	mov	r7, sl
  404bf2:	f8da 100c 	ldr.w	r1, [sl, #12]
  404bf6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404bfa:	1f22      	subs	r2, r4, #4
  404bfc:	2a24      	cmp	r2, #36	; 0x24
  404bfe:	60c1      	str	r1, [r0, #12]
  404c00:	6088      	str	r0, [r1, #8]
  404c02:	f200 8117 	bhi.w	404e34 <_realloc_r+0x320>
  404c06:	2a13      	cmp	r2, #19
  404c08:	f240 8112 	bls.w	404e30 <_realloc_r+0x31c>
  404c0c:	6831      	ldr	r1, [r6, #0]
  404c0e:	f8ca 1008 	str.w	r1, [sl, #8]
  404c12:	6871      	ldr	r1, [r6, #4]
  404c14:	f8ca 100c 	str.w	r1, [sl, #12]
  404c18:	2a1b      	cmp	r2, #27
  404c1a:	f200 812b 	bhi.w	404e74 <_realloc_r+0x360>
  404c1e:	3608      	adds	r6, #8
  404c20:	f10a 0210 	add.w	r2, sl, #16
  404c24:	6831      	ldr	r1, [r6, #0]
  404c26:	6011      	str	r1, [r2, #0]
  404c28:	6871      	ldr	r1, [r6, #4]
  404c2a:	6051      	str	r1, [r2, #4]
  404c2c:	68b1      	ldr	r1, [r6, #8]
  404c2e:	6091      	str	r1, [r2, #8]
  404c30:	463e      	mov	r6, r7
  404c32:	461c      	mov	r4, r3
  404c34:	46d0      	mov	r8, sl
  404c36:	1b63      	subs	r3, r4, r5
  404c38:	2b0f      	cmp	r3, #15
  404c3a:	d81d      	bhi.n	404c78 <_realloc_r+0x164>
  404c3c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404c40:	f003 0301 	and.w	r3, r3, #1
  404c44:	4323      	orrs	r3, r4
  404c46:	4444      	add	r4, r8
  404c48:	f8c8 3004 	str.w	r3, [r8, #4]
  404c4c:	6863      	ldr	r3, [r4, #4]
  404c4e:	f043 0301 	orr.w	r3, r3, #1
  404c52:	6063      	str	r3, [r4, #4]
  404c54:	4648      	mov	r0, r9
  404c56:	f7ff ff5b 	bl	404b10 <__malloc_unlock>
  404c5a:	4630      	mov	r0, r6
  404c5c:	b003      	add	sp, #12
  404c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c62:	f021 0103 	bic.w	r1, r1, #3
  404c66:	4421      	add	r1, r4
  404c68:	4291      	cmp	r1, r2
  404c6a:	db21      	blt.n	404cb0 <_realloc_r+0x19c>
  404c6c:	68c3      	ldr	r3, [r0, #12]
  404c6e:	6882      	ldr	r2, [r0, #8]
  404c70:	460c      	mov	r4, r1
  404c72:	60d3      	str	r3, [r2, #12]
  404c74:	609a      	str	r2, [r3, #8]
  404c76:	e7de      	b.n	404c36 <_realloc_r+0x122>
  404c78:	f8d8 2004 	ldr.w	r2, [r8, #4]
  404c7c:	eb08 0105 	add.w	r1, r8, r5
  404c80:	f002 0201 	and.w	r2, r2, #1
  404c84:	4315      	orrs	r5, r2
  404c86:	f043 0201 	orr.w	r2, r3, #1
  404c8a:	440b      	add	r3, r1
  404c8c:	f8c8 5004 	str.w	r5, [r8, #4]
  404c90:	604a      	str	r2, [r1, #4]
  404c92:	685a      	ldr	r2, [r3, #4]
  404c94:	f042 0201 	orr.w	r2, r2, #1
  404c98:	3108      	adds	r1, #8
  404c9a:	605a      	str	r2, [r3, #4]
  404c9c:	4648      	mov	r0, r9
  404c9e:	f7fe ffeb 	bl	403c78 <_free_r>
  404ca2:	e7d7      	b.n	404c54 <_realloc_r+0x140>
  404ca4:	4611      	mov	r1, r2
  404ca6:	b003      	add	sp, #12
  404ca8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cac:	f7ff bb24 	b.w	4042f8 <_malloc_r>
  404cb0:	f01e 0f01 	tst.w	lr, #1
  404cb4:	f47f af5a 	bne.w	404b6c <_realloc_r+0x58>
  404cb8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404cbc:	ebc3 0a08 	rsb	sl, r3, r8
  404cc0:	f8da 3004 	ldr.w	r3, [sl, #4]
  404cc4:	f023 0c03 	bic.w	ip, r3, #3
  404cc8:	eb01 0e0c 	add.w	lr, r1, ip
  404ccc:	4596      	cmp	lr, r2
  404cce:	db8b      	blt.n	404be8 <_realloc_r+0xd4>
  404cd0:	68c3      	ldr	r3, [r0, #12]
  404cd2:	6882      	ldr	r2, [r0, #8]
  404cd4:	4657      	mov	r7, sl
  404cd6:	60d3      	str	r3, [r2, #12]
  404cd8:	609a      	str	r2, [r3, #8]
  404cda:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404cde:	f8da 300c 	ldr.w	r3, [sl, #12]
  404ce2:	60cb      	str	r3, [r1, #12]
  404ce4:	1f22      	subs	r2, r4, #4
  404ce6:	2a24      	cmp	r2, #36	; 0x24
  404ce8:	6099      	str	r1, [r3, #8]
  404cea:	f200 8099 	bhi.w	404e20 <_realloc_r+0x30c>
  404cee:	2a13      	cmp	r2, #19
  404cf0:	d962      	bls.n	404db8 <_realloc_r+0x2a4>
  404cf2:	6833      	ldr	r3, [r6, #0]
  404cf4:	f8ca 3008 	str.w	r3, [sl, #8]
  404cf8:	6873      	ldr	r3, [r6, #4]
  404cfa:	f8ca 300c 	str.w	r3, [sl, #12]
  404cfe:	2a1b      	cmp	r2, #27
  404d00:	f200 80a0 	bhi.w	404e44 <_realloc_r+0x330>
  404d04:	3608      	adds	r6, #8
  404d06:	f10a 0310 	add.w	r3, sl, #16
  404d0a:	e056      	b.n	404dba <_realloc_r+0x2a6>
  404d0c:	f021 0b03 	bic.w	fp, r1, #3
  404d10:	44a3      	add	fp, r4
  404d12:	f105 0010 	add.w	r0, r5, #16
  404d16:	4583      	cmp	fp, r0
  404d18:	da59      	bge.n	404dce <_realloc_r+0x2ba>
  404d1a:	f01e 0f01 	tst.w	lr, #1
  404d1e:	f47f af25 	bne.w	404b6c <_realloc_r+0x58>
  404d22:	f856 1c08 	ldr.w	r1, [r6, #-8]
  404d26:	ebc1 0a08 	rsb	sl, r1, r8
  404d2a:	f8da 1004 	ldr.w	r1, [sl, #4]
  404d2e:	f021 0c03 	bic.w	ip, r1, #3
  404d32:	44e3      	add	fp, ip
  404d34:	4558      	cmp	r0, fp
  404d36:	f73f af57 	bgt.w	404be8 <_realloc_r+0xd4>
  404d3a:	4657      	mov	r7, sl
  404d3c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404d40:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404d44:	1f22      	subs	r2, r4, #4
  404d46:	2a24      	cmp	r2, #36	; 0x24
  404d48:	60c1      	str	r1, [r0, #12]
  404d4a:	6088      	str	r0, [r1, #8]
  404d4c:	f200 80b4 	bhi.w	404eb8 <_realloc_r+0x3a4>
  404d50:	2a13      	cmp	r2, #19
  404d52:	f240 80a5 	bls.w	404ea0 <_realloc_r+0x38c>
  404d56:	6831      	ldr	r1, [r6, #0]
  404d58:	f8ca 1008 	str.w	r1, [sl, #8]
  404d5c:	6871      	ldr	r1, [r6, #4]
  404d5e:	f8ca 100c 	str.w	r1, [sl, #12]
  404d62:	2a1b      	cmp	r2, #27
  404d64:	f200 80af 	bhi.w	404ec6 <_realloc_r+0x3b2>
  404d68:	3608      	adds	r6, #8
  404d6a:	f10a 0210 	add.w	r2, sl, #16
  404d6e:	6831      	ldr	r1, [r6, #0]
  404d70:	6011      	str	r1, [r2, #0]
  404d72:	6871      	ldr	r1, [r6, #4]
  404d74:	6051      	str	r1, [r2, #4]
  404d76:	68b1      	ldr	r1, [r6, #8]
  404d78:	6091      	str	r1, [r2, #8]
  404d7a:	eb0a 0105 	add.w	r1, sl, r5
  404d7e:	ebc5 020b 	rsb	r2, r5, fp
  404d82:	f042 0201 	orr.w	r2, r2, #1
  404d86:	6099      	str	r1, [r3, #8]
  404d88:	604a      	str	r2, [r1, #4]
  404d8a:	f8da 3004 	ldr.w	r3, [sl, #4]
  404d8e:	f003 0301 	and.w	r3, r3, #1
  404d92:	431d      	orrs	r5, r3
  404d94:	4648      	mov	r0, r9
  404d96:	f8ca 5004 	str.w	r5, [sl, #4]
  404d9a:	f7ff feb9 	bl	404b10 <__malloc_unlock>
  404d9e:	4638      	mov	r0, r7
  404da0:	e75c      	b.n	404c5c <_realloc_r+0x148>
  404da2:	6833      	ldr	r3, [r6, #0]
  404da4:	6003      	str	r3, [r0, #0]
  404da6:	6873      	ldr	r3, [r6, #4]
  404da8:	6043      	str	r3, [r0, #4]
  404daa:	2a1b      	cmp	r2, #27
  404dac:	d827      	bhi.n	404dfe <_realloc_r+0x2ea>
  404dae:	f100 0308 	add.w	r3, r0, #8
  404db2:	f106 0208 	add.w	r2, r6, #8
  404db6:	e6f2      	b.n	404b9e <_realloc_r+0x8a>
  404db8:	463b      	mov	r3, r7
  404dba:	6832      	ldr	r2, [r6, #0]
  404dbc:	601a      	str	r2, [r3, #0]
  404dbe:	6872      	ldr	r2, [r6, #4]
  404dc0:	605a      	str	r2, [r3, #4]
  404dc2:	68b2      	ldr	r2, [r6, #8]
  404dc4:	609a      	str	r2, [r3, #8]
  404dc6:	463e      	mov	r6, r7
  404dc8:	4674      	mov	r4, lr
  404dca:	46d0      	mov	r8, sl
  404dcc:	e733      	b.n	404c36 <_realloc_r+0x122>
  404dce:	eb08 0105 	add.w	r1, r8, r5
  404dd2:	ebc5 0b0b 	rsb	fp, r5, fp
  404dd6:	f04b 0201 	orr.w	r2, fp, #1
  404dda:	6099      	str	r1, [r3, #8]
  404ddc:	604a      	str	r2, [r1, #4]
  404dde:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404de2:	f003 0301 	and.w	r3, r3, #1
  404de6:	431d      	orrs	r5, r3
  404de8:	4648      	mov	r0, r9
  404dea:	f846 5c04 	str.w	r5, [r6, #-4]
  404dee:	f7ff fe8f 	bl	404b10 <__malloc_unlock>
  404df2:	4630      	mov	r0, r6
  404df4:	e732      	b.n	404c5c <_realloc_r+0x148>
  404df6:	4631      	mov	r1, r6
  404df8:	f7ff fe24 	bl	404a44 <memmove>
  404dfc:	e6d5      	b.n	404baa <_realloc_r+0x96>
  404dfe:	68b3      	ldr	r3, [r6, #8]
  404e00:	6083      	str	r3, [r0, #8]
  404e02:	68f3      	ldr	r3, [r6, #12]
  404e04:	60c3      	str	r3, [r0, #12]
  404e06:	2a24      	cmp	r2, #36	; 0x24
  404e08:	d028      	beq.n	404e5c <_realloc_r+0x348>
  404e0a:	f100 0310 	add.w	r3, r0, #16
  404e0e:	f106 0210 	add.w	r2, r6, #16
  404e12:	e6c4      	b.n	404b9e <_realloc_r+0x8a>
  404e14:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404e18:	f023 0303 	bic.w	r3, r3, #3
  404e1c:	441c      	add	r4, r3
  404e1e:	e70a      	b.n	404c36 <_realloc_r+0x122>
  404e20:	4631      	mov	r1, r6
  404e22:	4638      	mov	r0, r7
  404e24:	4674      	mov	r4, lr
  404e26:	46d0      	mov	r8, sl
  404e28:	f7ff fe0c 	bl	404a44 <memmove>
  404e2c:	463e      	mov	r6, r7
  404e2e:	e702      	b.n	404c36 <_realloc_r+0x122>
  404e30:	463a      	mov	r2, r7
  404e32:	e6f7      	b.n	404c24 <_realloc_r+0x110>
  404e34:	4631      	mov	r1, r6
  404e36:	4638      	mov	r0, r7
  404e38:	461c      	mov	r4, r3
  404e3a:	46d0      	mov	r8, sl
  404e3c:	f7ff fe02 	bl	404a44 <memmove>
  404e40:	463e      	mov	r6, r7
  404e42:	e6f8      	b.n	404c36 <_realloc_r+0x122>
  404e44:	68b3      	ldr	r3, [r6, #8]
  404e46:	f8ca 3010 	str.w	r3, [sl, #16]
  404e4a:	68f3      	ldr	r3, [r6, #12]
  404e4c:	f8ca 3014 	str.w	r3, [sl, #20]
  404e50:	2a24      	cmp	r2, #36	; 0x24
  404e52:	d01b      	beq.n	404e8c <_realloc_r+0x378>
  404e54:	3610      	adds	r6, #16
  404e56:	f10a 0318 	add.w	r3, sl, #24
  404e5a:	e7ae      	b.n	404dba <_realloc_r+0x2a6>
  404e5c:	6933      	ldr	r3, [r6, #16]
  404e5e:	6103      	str	r3, [r0, #16]
  404e60:	6973      	ldr	r3, [r6, #20]
  404e62:	6143      	str	r3, [r0, #20]
  404e64:	f106 0218 	add.w	r2, r6, #24
  404e68:	f100 0318 	add.w	r3, r0, #24
  404e6c:	e697      	b.n	404b9e <_realloc_r+0x8a>
  404e6e:	bf00      	nop
  404e70:	20400468 	.word	0x20400468
  404e74:	68b1      	ldr	r1, [r6, #8]
  404e76:	f8ca 1010 	str.w	r1, [sl, #16]
  404e7a:	68f1      	ldr	r1, [r6, #12]
  404e7c:	f8ca 1014 	str.w	r1, [sl, #20]
  404e80:	2a24      	cmp	r2, #36	; 0x24
  404e82:	d00f      	beq.n	404ea4 <_realloc_r+0x390>
  404e84:	3610      	adds	r6, #16
  404e86:	f10a 0218 	add.w	r2, sl, #24
  404e8a:	e6cb      	b.n	404c24 <_realloc_r+0x110>
  404e8c:	6933      	ldr	r3, [r6, #16]
  404e8e:	f8ca 3018 	str.w	r3, [sl, #24]
  404e92:	6973      	ldr	r3, [r6, #20]
  404e94:	f8ca 301c 	str.w	r3, [sl, #28]
  404e98:	3618      	adds	r6, #24
  404e9a:	f10a 0320 	add.w	r3, sl, #32
  404e9e:	e78c      	b.n	404dba <_realloc_r+0x2a6>
  404ea0:	463a      	mov	r2, r7
  404ea2:	e764      	b.n	404d6e <_realloc_r+0x25a>
  404ea4:	6932      	ldr	r2, [r6, #16]
  404ea6:	f8ca 2018 	str.w	r2, [sl, #24]
  404eaa:	6972      	ldr	r2, [r6, #20]
  404eac:	f8ca 201c 	str.w	r2, [sl, #28]
  404eb0:	3618      	adds	r6, #24
  404eb2:	f10a 0220 	add.w	r2, sl, #32
  404eb6:	e6b5      	b.n	404c24 <_realloc_r+0x110>
  404eb8:	4631      	mov	r1, r6
  404eba:	4638      	mov	r0, r7
  404ebc:	9301      	str	r3, [sp, #4]
  404ebe:	f7ff fdc1 	bl	404a44 <memmove>
  404ec2:	9b01      	ldr	r3, [sp, #4]
  404ec4:	e759      	b.n	404d7a <_realloc_r+0x266>
  404ec6:	68b1      	ldr	r1, [r6, #8]
  404ec8:	f8ca 1010 	str.w	r1, [sl, #16]
  404ecc:	68f1      	ldr	r1, [r6, #12]
  404ece:	f8ca 1014 	str.w	r1, [sl, #20]
  404ed2:	2a24      	cmp	r2, #36	; 0x24
  404ed4:	d003      	beq.n	404ede <_realloc_r+0x3ca>
  404ed6:	3610      	adds	r6, #16
  404ed8:	f10a 0218 	add.w	r2, sl, #24
  404edc:	e747      	b.n	404d6e <_realloc_r+0x25a>
  404ede:	6932      	ldr	r2, [r6, #16]
  404ee0:	f8ca 2018 	str.w	r2, [sl, #24]
  404ee4:	6972      	ldr	r2, [r6, #20]
  404ee6:	f8ca 201c 	str.w	r2, [sl, #28]
  404eea:	3618      	adds	r6, #24
  404eec:	f10a 0220 	add.w	r2, sl, #32
  404ef0:	e73d      	b.n	404d6e <_realloc_r+0x25a>
  404ef2:	bf00      	nop

00404ef4 <lflush>:
  404ef4:	8983      	ldrh	r3, [r0, #12]
  404ef6:	f003 0309 	and.w	r3, r3, #9
  404efa:	2b09      	cmp	r3, #9
  404efc:	d001      	beq.n	404f02 <lflush+0xe>
  404efe:	2000      	movs	r0, #0
  404f00:	4770      	bx	lr
  404f02:	f7fe bd5f 	b.w	4039c4 <fflush>
  404f06:	bf00      	nop

00404f08 <__srefill_r>:
  404f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f0a:	460c      	mov	r4, r1
  404f0c:	4605      	mov	r5, r0
  404f0e:	b110      	cbz	r0, 404f16 <__srefill_r+0xe>
  404f10:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404f12:	2b00      	cmp	r3, #0
  404f14:	d045      	beq.n	404fa2 <__srefill_r+0x9a>
  404f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f1a:	b29a      	uxth	r2, r3
  404f1c:	0497      	lsls	r7, r2, #18
  404f1e:	d407      	bmi.n	404f30 <__srefill_r+0x28>
  404f20:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404f22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404f26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404f2a:	6662      	str	r2, [r4, #100]	; 0x64
  404f2c:	81a3      	strh	r3, [r4, #12]
  404f2e:	b29a      	uxth	r2, r3
  404f30:	2100      	movs	r1, #0
  404f32:	0696      	lsls	r6, r2, #26
  404f34:	6061      	str	r1, [r4, #4]
  404f36:	d431      	bmi.n	404f9c <__srefill_r+0x94>
  404f38:	0750      	lsls	r0, r2, #29
  404f3a:	d522      	bpl.n	404f82 <__srefill_r+0x7a>
  404f3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404f3e:	b161      	cbz	r1, 404f5a <__srefill_r+0x52>
  404f40:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404f44:	4299      	cmp	r1, r3
  404f46:	d002      	beq.n	404f4e <__srefill_r+0x46>
  404f48:	4628      	mov	r0, r5
  404f4a:	f7fe fe95 	bl	403c78 <_free_r>
  404f4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  404f50:	6063      	str	r3, [r4, #4]
  404f52:	2000      	movs	r0, #0
  404f54:	6320      	str	r0, [r4, #48]	; 0x30
  404f56:	2b00      	cmp	r3, #0
  404f58:	d13f      	bne.n	404fda <__srefill_r+0xd2>
  404f5a:	6923      	ldr	r3, [r4, #16]
  404f5c:	2b00      	cmp	r3, #0
  404f5e:	d04c      	beq.n	404ffa <__srefill_r+0xf2>
  404f60:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  404f64:	b2be      	uxth	r6, r7
  404f66:	07b3      	lsls	r3, r6, #30
  404f68:	d11e      	bne.n	404fa8 <__srefill_r+0xa0>
  404f6a:	6922      	ldr	r2, [r4, #16]
  404f6c:	6022      	str	r2, [r4, #0]
  404f6e:	4628      	mov	r0, r5
  404f70:	6963      	ldr	r3, [r4, #20]
  404f72:	6a25      	ldr	r5, [r4, #32]
  404f74:	69e1      	ldr	r1, [r4, #28]
  404f76:	47a8      	blx	r5
  404f78:	2800      	cmp	r0, #0
  404f7a:	6060      	str	r0, [r4, #4]
  404f7c:	dd09      	ble.n	404f92 <__srefill_r+0x8a>
  404f7e:	2000      	movs	r0, #0
  404f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f82:	06d1      	lsls	r1, r2, #27
  404f84:	d53e      	bpl.n	405004 <__srefill_r+0xfc>
  404f86:	0712      	lsls	r2, r2, #28
  404f88:	d42a      	bmi.n	404fe0 <__srefill_r+0xd8>
  404f8a:	f043 0304 	orr.w	r3, r3, #4
  404f8e:	81a3      	strh	r3, [r4, #12]
  404f90:	e7e3      	b.n	404f5a <__srefill_r+0x52>
  404f92:	89a3      	ldrh	r3, [r4, #12]
  404f94:	d119      	bne.n	404fca <__srefill_r+0xc2>
  404f96:	f043 0320 	orr.w	r3, r3, #32
  404f9a:	81a3      	strh	r3, [r4, #12]
  404f9c:	f04f 30ff 	mov.w	r0, #4294967295
  404fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fa2:	f7fe fd9f 	bl	403ae4 <__sinit>
  404fa6:	e7b6      	b.n	404f16 <__srefill_r+0xe>
  404fa8:	4b1a      	ldr	r3, [pc, #104]	; (405014 <__srefill_r+0x10c>)
  404faa:	491b      	ldr	r1, [pc, #108]	; (405018 <__srefill_r+0x110>)
  404fac:	6818      	ldr	r0, [r3, #0]
  404fae:	2301      	movs	r3, #1
  404fb0:	81a3      	strh	r3, [r4, #12]
  404fb2:	f006 0609 	and.w	r6, r6, #9
  404fb6:	f7ff f8c9 	bl	40414c <_fwalk>
  404fba:	2e09      	cmp	r6, #9
  404fbc:	81a7      	strh	r7, [r4, #12]
  404fbe:	d1d4      	bne.n	404f6a <__srefill_r+0x62>
  404fc0:	4621      	mov	r1, r4
  404fc2:	4628      	mov	r0, r5
  404fc4:	f7fe fc44 	bl	403850 <__sflush_r>
  404fc8:	e7cf      	b.n	404f6a <__srefill_r+0x62>
  404fca:	2200      	movs	r2, #0
  404fcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fd0:	81a3      	strh	r3, [r4, #12]
  404fd2:	6062      	str	r2, [r4, #4]
  404fd4:	f04f 30ff 	mov.w	r0, #4294967295
  404fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404fdc:	6023      	str	r3, [r4, #0]
  404fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fe0:	4621      	mov	r1, r4
  404fe2:	4628      	mov	r0, r5
  404fe4:	f7fe fcd8 	bl	403998 <_fflush_r>
  404fe8:	2800      	cmp	r0, #0
  404fea:	d1d7      	bne.n	404f9c <__srefill_r+0x94>
  404fec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ff0:	60a0      	str	r0, [r4, #8]
  404ff2:	61a0      	str	r0, [r4, #24]
  404ff4:	f023 0308 	bic.w	r3, r3, #8
  404ff8:	e7c7      	b.n	404f8a <__srefill_r+0x82>
  404ffa:	4621      	mov	r1, r4
  404ffc:	4628      	mov	r0, r5
  404ffe:	f7ff f92f 	bl	404260 <__smakebuf_r>
  405002:	e7ad      	b.n	404f60 <__srefill_r+0x58>
  405004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405008:	2209      	movs	r2, #9
  40500a:	602a      	str	r2, [r5, #0]
  40500c:	f04f 30ff 	mov.w	r0, #4294967295
  405010:	81a3      	strh	r3, [r4, #12]
  405012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405014:	0040554c 	.word	0x0040554c
  405018:	00404ef5 	.word	0x00404ef5

0040501c <_sbrk_r>:
  40501c:	b538      	push	{r3, r4, r5, lr}
  40501e:	4c07      	ldr	r4, [pc, #28]	; (40503c <_sbrk_r+0x20>)
  405020:	2300      	movs	r3, #0
  405022:	4605      	mov	r5, r0
  405024:	4608      	mov	r0, r1
  405026:	6023      	str	r3, [r4, #0]
  405028:	f7fc fcfa 	bl	401a20 <_sbrk>
  40502c:	1c43      	adds	r3, r0, #1
  40502e:	d000      	beq.n	405032 <_sbrk_r+0x16>
  405030:	bd38      	pop	{r3, r4, r5, pc}
  405032:	6823      	ldr	r3, [r4, #0]
  405034:	2b00      	cmp	r3, #0
  405036:	d0fb      	beq.n	405030 <_sbrk_r+0x14>
  405038:	602b      	str	r3, [r5, #0]
  40503a:	bd38      	pop	{r3, r4, r5, pc}
  40503c:	20400954 	.word	0x20400954

00405040 <__sread>:
  405040:	b510      	push	{r4, lr}
  405042:	460c      	mov	r4, r1
  405044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405048:	f000 fa4e 	bl	4054e8 <_read_r>
  40504c:	2800      	cmp	r0, #0
  40504e:	db03      	blt.n	405058 <__sread+0x18>
  405050:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405052:	4403      	add	r3, r0
  405054:	6523      	str	r3, [r4, #80]	; 0x50
  405056:	bd10      	pop	{r4, pc}
  405058:	89a3      	ldrh	r3, [r4, #12]
  40505a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40505e:	81a3      	strh	r3, [r4, #12]
  405060:	bd10      	pop	{r4, pc}
  405062:	bf00      	nop

00405064 <__swrite>:
  405064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405068:	4616      	mov	r6, r2
  40506a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40506e:	461f      	mov	r7, r3
  405070:	05d3      	lsls	r3, r2, #23
  405072:	460c      	mov	r4, r1
  405074:	4605      	mov	r5, r0
  405076:	d507      	bpl.n	405088 <__swrite+0x24>
  405078:	2200      	movs	r2, #0
  40507a:	2302      	movs	r3, #2
  40507c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405080:	f000 fa1c 	bl	4054bc <_lseek_r>
  405084:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40508c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405090:	81a2      	strh	r2, [r4, #12]
  405092:	463b      	mov	r3, r7
  405094:	4632      	mov	r2, r6
  405096:	4628      	mov	r0, r5
  405098:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40509c:	f000 b92c 	b.w	4052f8 <_write_r>

004050a0 <__sseek>:
  4050a0:	b510      	push	{r4, lr}
  4050a2:	460c      	mov	r4, r1
  4050a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4050a8:	f000 fa08 	bl	4054bc <_lseek_r>
  4050ac:	89a3      	ldrh	r3, [r4, #12]
  4050ae:	1c42      	adds	r2, r0, #1
  4050b0:	bf0e      	itee	eq
  4050b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4050b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4050ba:	6520      	strne	r0, [r4, #80]	; 0x50
  4050bc:	81a3      	strh	r3, [r4, #12]
  4050be:	bd10      	pop	{r4, pc}

004050c0 <__sclose>:
  4050c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4050c4:	f000 b980 	b.w	4053c8 <_close_r>
	...

00405100 <strlen>:
  405100:	f890 f000 	pld	[r0]
  405104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405108:	f020 0107 	bic.w	r1, r0, #7
  40510c:	f06f 0c00 	mvn.w	ip, #0
  405110:	f010 0407 	ands.w	r4, r0, #7
  405114:	f891 f020 	pld	[r1, #32]
  405118:	f040 8049 	bne.w	4051ae <strlen+0xae>
  40511c:	f04f 0400 	mov.w	r4, #0
  405120:	f06f 0007 	mvn.w	r0, #7
  405124:	e9d1 2300 	ldrd	r2, r3, [r1]
  405128:	f891 f040 	pld	[r1, #64]	; 0x40
  40512c:	f100 0008 	add.w	r0, r0, #8
  405130:	fa82 f24c 	uadd8	r2, r2, ip
  405134:	faa4 f28c 	sel	r2, r4, ip
  405138:	fa83 f34c 	uadd8	r3, r3, ip
  40513c:	faa2 f38c 	sel	r3, r2, ip
  405140:	bb4b      	cbnz	r3, 405196 <strlen+0x96>
  405142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405146:	fa82 f24c 	uadd8	r2, r2, ip
  40514a:	f100 0008 	add.w	r0, r0, #8
  40514e:	faa4 f28c 	sel	r2, r4, ip
  405152:	fa83 f34c 	uadd8	r3, r3, ip
  405156:	faa2 f38c 	sel	r3, r2, ip
  40515a:	b9e3      	cbnz	r3, 405196 <strlen+0x96>
  40515c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405160:	fa82 f24c 	uadd8	r2, r2, ip
  405164:	f100 0008 	add.w	r0, r0, #8
  405168:	faa4 f28c 	sel	r2, r4, ip
  40516c:	fa83 f34c 	uadd8	r3, r3, ip
  405170:	faa2 f38c 	sel	r3, r2, ip
  405174:	b97b      	cbnz	r3, 405196 <strlen+0x96>
  405176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40517a:	f101 0120 	add.w	r1, r1, #32
  40517e:	fa82 f24c 	uadd8	r2, r2, ip
  405182:	f100 0008 	add.w	r0, r0, #8
  405186:	faa4 f28c 	sel	r2, r4, ip
  40518a:	fa83 f34c 	uadd8	r3, r3, ip
  40518e:	faa2 f38c 	sel	r3, r2, ip
  405192:	2b00      	cmp	r3, #0
  405194:	d0c6      	beq.n	405124 <strlen+0x24>
  405196:	2a00      	cmp	r2, #0
  405198:	bf04      	itt	eq
  40519a:	3004      	addeq	r0, #4
  40519c:	461a      	moveq	r2, r3
  40519e:	ba12      	rev	r2, r2
  4051a0:	fab2 f282 	clz	r2, r2
  4051a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ac:	4770      	bx	lr
  4051ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051b2:	f004 0503 	and.w	r5, r4, #3
  4051b6:	f1c4 0000 	rsb	r0, r4, #0
  4051ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051be:	f014 0f04 	tst.w	r4, #4
  4051c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4051c6:	fa0c f505 	lsl.w	r5, ip, r5
  4051ca:	ea62 0205 	orn	r2, r2, r5
  4051ce:	bf1c      	itt	ne
  4051d0:	ea63 0305 	ornne	r3, r3, r5
  4051d4:	4662      	movne	r2, ip
  4051d6:	f04f 0400 	mov.w	r4, #0
  4051da:	e7a9      	b.n	405130 <strlen+0x30>

004051dc <__swbuf_r>:
  4051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4051de:	460e      	mov	r6, r1
  4051e0:	4614      	mov	r4, r2
  4051e2:	4607      	mov	r7, r0
  4051e4:	b110      	cbz	r0, 4051ec <__swbuf_r+0x10>
  4051e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4051e8:	2b00      	cmp	r3, #0
  4051ea:	d04a      	beq.n	405282 <__swbuf_r+0xa6>
  4051ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4051f0:	69a3      	ldr	r3, [r4, #24]
  4051f2:	60a3      	str	r3, [r4, #8]
  4051f4:	b291      	uxth	r1, r2
  4051f6:	0708      	lsls	r0, r1, #28
  4051f8:	d538      	bpl.n	40526c <__swbuf_r+0x90>
  4051fa:	6923      	ldr	r3, [r4, #16]
  4051fc:	2b00      	cmp	r3, #0
  4051fe:	d035      	beq.n	40526c <__swbuf_r+0x90>
  405200:	0489      	lsls	r1, r1, #18
  405202:	b2f5      	uxtb	r5, r6
  405204:	d515      	bpl.n	405232 <__swbuf_r+0x56>
  405206:	6822      	ldr	r2, [r4, #0]
  405208:	6961      	ldr	r1, [r4, #20]
  40520a:	1ad3      	subs	r3, r2, r3
  40520c:	428b      	cmp	r3, r1
  40520e:	da1c      	bge.n	40524a <__swbuf_r+0x6e>
  405210:	3301      	adds	r3, #1
  405212:	68a1      	ldr	r1, [r4, #8]
  405214:	1c50      	adds	r0, r2, #1
  405216:	3901      	subs	r1, #1
  405218:	60a1      	str	r1, [r4, #8]
  40521a:	6020      	str	r0, [r4, #0]
  40521c:	7016      	strb	r6, [r2, #0]
  40521e:	6962      	ldr	r2, [r4, #20]
  405220:	429a      	cmp	r2, r3
  405222:	d01a      	beq.n	40525a <__swbuf_r+0x7e>
  405224:	89a3      	ldrh	r3, [r4, #12]
  405226:	07db      	lsls	r3, r3, #31
  405228:	d501      	bpl.n	40522e <__swbuf_r+0x52>
  40522a:	2d0a      	cmp	r5, #10
  40522c:	d015      	beq.n	40525a <__swbuf_r+0x7e>
  40522e:	4628      	mov	r0, r5
  405230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405232:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405234:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405238:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40523c:	81a2      	strh	r2, [r4, #12]
  40523e:	6822      	ldr	r2, [r4, #0]
  405240:	6661      	str	r1, [r4, #100]	; 0x64
  405242:	6961      	ldr	r1, [r4, #20]
  405244:	1ad3      	subs	r3, r2, r3
  405246:	428b      	cmp	r3, r1
  405248:	dbe2      	blt.n	405210 <__swbuf_r+0x34>
  40524a:	4621      	mov	r1, r4
  40524c:	4638      	mov	r0, r7
  40524e:	f7fe fba3 	bl	403998 <_fflush_r>
  405252:	b940      	cbnz	r0, 405266 <__swbuf_r+0x8a>
  405254:	6822      	ldr	r2, [r4, #0]
  405256:	2301      	movs	r3, #1
  405258:	e7db      	b.n	405212 <__swbuf_r+0x36>
  40525a:	4621      	mov	r1, r4
  40525c:	4638      	mov	r0, r7
  40525e:	f7fe fb9b 	bl	403998 <_fflush_r>
  405262:	2800      	cmp	r0, #0
  405264:	d0e3      	beq.n	40522e <__swbuf_r+0x52>
  405266:	f04f 30ff 	mov.w	r0, #4294967295
  40526a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40526c:	4621      	mov	r1, r4
  40526e:	4638      	mov	r0, r7
  405270:	f7fe fa7a 	bl	403768 <__swsetup_r>
  405274:	2800      	cmp	r0, #0
  405276:	d1f6      	bne.n	405266 <__swbuf_r+0x8a>
  405278:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40527c:	6923      	ldr	r3, [r4, #16]
  40527e:	b291      	uxth	r1, r2
  405280:	e7be      	b.n	405200 <__swbuf_r+0x24>
  405282:	f7fe fc2f 	bl	403ae4 <__sinit>
  405286:	e7b1      	b.n	4051ec <__swbuf_r+0x10>

00405288 <_wcrtomb_r>:
  405288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40528c:	4605      	mov	r5, r0
  40528e:	b086      	sub	sp, #24
  405290:	461e      	mov	r6, r3
  405292:	460c      	mov	r4, r1
  405294:	b1a1      	cbz	r1, 4052c0 <_wcrtomb_r+0x38>
  405296:	4b10      	ldr	r3, [pc, #64]	; (4052d8 <_wcrtomb_r+0x50>)
  405298:	4617      	mov	r7, r2
  40529a:	f8d3 8000 	ldr.w	r8, [r3]
  40529e:	f7fe ffa5 	bl	4041ec <__locale_charset>
  4052a2:	9600      	str	r6, [sp, #0]
  4052a4:	4603      	mov	r3, r0
  4052a6:	463a      	mov	r2, r7
  4052a8:	4621      	mov	r1, r4
  4052aa:	4628      	mov	r0, r5
  4052ac:	47c0      	blx	r8
  4052ae:	1c43      	adds	r3, r0, #1
  4052b0:	d103      	bne.n	4052ba <_wcrtomb_r+0x32>
  4052b2:	2200      	movs	r2, #0
  4052b4:	238a      	movs	r3, #138	; 0x8a
  4052b6:	6032      	str	r2, [r6, #0]
  4052b8:	602b      	str	r3, [r5, #0]
  4052ba:	b006      	add	sp, #24
  4052bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052c0:	4b05      	ldr	r3, [pc, #20]	; (4052d8 <_wcrtomb_r+0x50>)
  4052c2:	681f      	ldr	r7, [r3, #0]
  4052c4:	f7fe ff92 	bl	4041ec <__locale_charset>
  4052c8:	9600      	str	r6, [sp, #0]
  4052ca:	4603      	mov	r3, r0
  4052cc:	4622      	mov	r2, r4
  4052ce:	a903      	add	r1, sp, #12
  4052d0:	4628      	mov	r0, r5
  4052d2:	47b8      	blx	r7
  4052d4:	e7eb      	b.n	4052ae <_wcrtomb_r+0x26>
  4052d6:	bf00      	nop
  4052d8:	20400878 	.word	0x20400878

004052dc <__ascii_wctomb>:
  4052dc:	b121      	cbz	r1, 4052e8 <__ascii_wctomb+0xc>
  4052de:	2aff      	cmp	r2, #255	; 0xff
  4052e0:	d804      	bhi.n	4052ec <__ascii_wctomb+0x10>
  4052e2:	700a      	strb	r2, [r1, #0]
  4052e4:	2001      	movs	r0, #1
  4052e6:	4770      	bx	lr
  4052e8:	4608      	mov	r0, r1
  4052ea:	4770      	bx	lr
  4052ec:	238a      	movs	r3, #138	; 0x8a
  4052ee:	6003      	str	r3, [r0, #0]
  4052f0:	f04f 30ff 	mov.w	r0, #4294967295
  4052f4:	4770      	bx	lr
  4052f6:	bf00      	nop

004052f8 <_write_r>:
  4052f8:	b570      	push	{r4, r5, r6, lr}
  4052fa:	460d      	mov	r5, r1
  4052fc:	4c08      	ldr	r4, [pc, #32]	; (405320 <_write_r+0x28>)
  4052fe:	4611      	mov	r1, r2
  405300:	4606      	mov	r6, r0
  405302:	461a      	mov	r2, r3
  405304:	4628      	mov	r0, r5
  405306:	2300      	movs	r3, #0
  405308:	6023      	str	r3, [r4, #0]
  40530a:	f7fb f92f 	bl	40056c <_write>
  40530e:	1c43      	adds	r3, r0, #1
  405310:	d000      	beq.n	405314 <_write_r+0x1c>
  405312:	bd70      	pop	{r4, r5, r6, pc}
  405314:	6823      	ldr	r3, [r4, #0]
  405316:	2b00      	cmp	r3, #0
  405318:	d0fb      	beq.n	405312 <_write_r+0x1a>
  40531a:	6033      	str	r3, [r6, #0]
  40531c:	bd70      	pop	{r4, r5, r6, pc}
  40531e:	bf00      	nop
  405320:	20400954 	.word	0x20400954

00405324 <__register_exitproc>:
  405324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405328:	4c25      	ldr	r4, [pc, #148]	; (4053c0 <__register_exitproc+0x9c>)
  40532a:	6825      	ldr	r5, [r4, #0]
  40532c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405330:	4606      	mov	r6, r0
  405332:	4688      	mov	r8, r1
  405334:	4692      	mov	sl, r2
  405336:	4699      	mov	r9, r3
  405338:	b3c4      	cbz	r4, 4053ac <__register_exitproc+0x88>
  40533a:	6860      	ldr	r0, [r4, #4]
  40533c:	281f      	cmp	r0, #31
  40533e:	dc17      	bgt.n	405370 <__register_exitproc+0x4c>
  405340:	1c43      	adds	r3, r0, #1
  405342:	b176      	cbz	r6, 405362 <__register_exitproc+0x3e>
  405344:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405348:	2201      	movs	r2, #1
  40534a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40534e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405352:	4082      	lsls	r2, r0
  405354:	4311      	orrs	r1, r2
  405356:	2e02      	cmp	r6, #2
  405358:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40535c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405360:	d01e      	beq.n	4053a0 <__register_exitproc+0x7c>
  405362:	3002      	adds	r0, #2
  405364:	6063      	str	r3, [r4, #4]
  405366:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40536a:	2000      	movs	r0, #0
  40536c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405370:	4b14      	ldr	r3, [pc, #80]	; (4053c4 <__register_exitproc+0xa0>)
  405372:	b303      	cbz	r3, 4053b6 <__register_exitproc+0x92>
  405374:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405378:	f7fe ffb6 	bl	4042e8 <malloc>
  40537c:	4604      	mov	r4, r0
  40537e:	b1d0      	cbz	r0, 4053b6 <__register_exitproc+0x92>
  405380:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405384:	2700      	movs	r7, #0
  405386:	e880 0088 	stmia.w	r0, {r3, r7}
  40538a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40538e:	4638      	mov	r0, r7
  405390:	2301      	movs	r3, #1
  405392:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405396:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40539a:	2e00      	cmp	r6, #0
  40539c:	d0e1      	beq.n	405362 <__register_exitproc+0x3e>
  40539e:	e7d1      	b.n	405344 <__register_exitproc+0x20>
  4053a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4053a4:	430a      	orrs	r2, r1
  4053a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4053aa:	e7da      	b.n	405362 <__register_exitproc+0x3e>
  4053ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4053b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4053b4:	e7c1      	b.n	40533a <__register_exitproc+0x16>
  4053b6:	f04f 30ff 	mov.w	r0, #4294967295
  4053ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053be:	bf00      	nop
  4053c0:	0040554c 	.word	0x0040554c
  4053c4:	004042e9 	.word	0x004042e9

004053c8 <_close_r>:
  4053c8:	b538      	push	{r3, r4, r5, lr}
  4053ca:	4c07      	ldr	r4, [pc, #28]	; (4053e8 <_close_r+0x20>)
  4053cc:	2300      	movs	r3, #0
  4053ce:	4605      	mov	r5, r0
  4053d0:	4608      	mov	r0, r1
  4053d2:	6023      	str	r3, [r4, #0]
  4053d4:	f7fc fb50 	bl	401a78 <_close>
  4053d8:	1c43      	adds	r3, r0, #1
  4053da:	d000      	beq.n	4053de <_close_r+0x16>
  4053dc:	bd38      	pop	{r3, r4, r5, pc}
  4053de:	6823      	ldr	r3, [r4, #0]
  4053e0:	2b00      	cmp	r3, #0
  4053e2:	d0fb      	beq.n	4053dc <_close_r+0x14>
  4053e4:	602b      	str	r3, [r5, #0]
  4053e6:	bd38      	pop	{r3, r4, r5, pc}
  4053e8:	20400954 	.word	0x20400954

004053ec <_fclose_r>:
  4053ec:	2900      	cmp	r1, #0
  4053ee:	d03d      	beq.n	40546c <_fclose_r+0x80>
  4053f0:	b570      	push	{r4, r5, r6, lr}
  4053f2:	4605      	mov	r5, r0
  4053f4:	460c      	mov	r4, r1
  4053f6:	b108      	cbz	r0, 4053fc <_fclose_r+0x10>
  4053f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4053fa:	b37b      	cbz	r3, 40545c <_fclose_r+0x70>
  4053fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405400:	b90b      	cbnz	r3, 405406 <_fclose_r+0x1a>
  405402:	2000      	movs	r0, #0
  405404:	bd70      	pop	{r4, r5, r6, pc}
  405406:	4621      	mov	r1, r4
  405408:	4628      	mov	r0, r5
  40540a:	f7fe fa21 	bl	403850 <__sflush_r>
  40540e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405410:	4606      	mov	r6, r0
  405412:	b133      	cbz	r3, 405422 <_fclose_r+0x36>
  405414:	69e1      	ldr	r1, [r4, #28]
  405416:	4628      	mov	r0, r5
  405418:	4798      	blx	r3
  40541a:	2800      	cmp	r0, #0
  40541c:	bfb8      	it	lt
  40541e:	f04f 36ff 	movlt.w	r6, #4294967295
  405422:	89a3      	ldrh	r3, [r4, #12]
  405424:	061b      	lsls	r3, r3, #24
  405426:	d41c      	bmi.n	405462 <_fclose_r+0x76>
  405428:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40542a:	b141      	cbz	r1, 40543e <_fclose_r+0x52>
  40542c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405430:	4299      	cmp	r1, r3
  405432:	d002      	beq.n	40543a <_fclose_r+0x4e>
  405434:	4628      	mov	r0, r5
  405436:	f7fe fc1f 	bl	403c78 <_free_r>
  40543a:	2300      	movs	r3, #0
  40543c:	6323      	str	r3, [r4, #48]	; 0x30
  40543e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405440:	b121      	cbz	r1, 40544c <_fclose_r+0x60>
  405442:	4628      	mov	r0, r5
  405444:	f7fe fc18 	bl	403c78 <_free_r>
  405448:	2300      	movs	r3, #0
  40544a:	6463      	str	r3, [r4, #68]	; 0x44
  40544c:	f7fe fb50 	bl	403af0 <__sfp_lock_acquire>
  405450:	2300      	movs	r3, #0
  405452:	81a3      	strh	r3, [r4, #12]
  405454:	f7fe fb4e 	bl	403af4 <__sfp_lock_release>
  405458:	4630      	mov	r0, r6
  40545a:	bd70      	pop	{r4, r5, r6, pc}
  40545c:	f7fe fb42 	bl	403ae4 <__sinit>
  405460:	e7cc      	b.n	4053fc <_fclose_r+0x10>
  405462:	6921      	ldr	r1, [r4, #16]
  405464:	4628      	mov	r0, r5
  405466:	f7fe fc07 	bl	403c78 <_free_r>
  40546a:	e7dd      	b.n	405428 <_fclose_r+0x3c>
  40546c:	2000      	movs	r0, #0
  40546e:	4770      	bx	lr

00405470 <_fstat_r>:
  405470:	b538      	push	{r3, r4, r5, lr}
  405472:	460b      	mov	r3, r1
  405474:	4c07      	ldr	r4, [pc, #28]	; (405494 <_fstat_r+0x24>)
  405476:	4605      	mov	r5, r0
  405478:	4611      	mov	r1, r2
  40547a:	4618      	mov	r0, r3
  40547c:	2300      	movs	r3, #0
  40547e:	6023      	str	r3, [r4, #0]
  405480:	f7fc fb06 	bl	401a90 <_fstat>
  405484:	1c43      	adds	r3, r0, #1
  405486:	d000      	beq.n	40548a <_fstat_r+0x1a>
  405488:	bd38      	pop	{r3, r4, r5, pc}
  40548a:	6823      	ldr	r3, [r4, #0]
  40548c:	2b00      	cmp	r3, #0
  40548e:	d0fb      	beq.n	405488 <_fstat_r+0x18>
  405490:	602b      	str	r3, [r5, #0]
  405492:	bd38      	pop	{r3, r4, r5, pc}
  405494:	20400954 	.word	0x20400954

00405498 <_isatty_r>:
  405498:	b538      	push	{r3, r4, r5, lr}
  40549a:	4c07      	ldr	r4, [pc, #28]	; (4054b8 <_isatty_r+0x20>)
  40549c:	2300      	movs	r3, #0
  40549e:	4605      	mov	r5, r0
  4054a0:	4608      	mov	r0, r1
  4054a2:	6023      	str	r3, [r4, #0]
  4054a4:	f7fc fb04 	bl	401ab0 <_isatty>
  4054a8:	1c43      	adds	r3, r0, #1
  4054aa:	d000      	beq.n	4054ae <_isatty_r+0x16>
  4054ac:	bd38      	pop	{r3, r4, r5, pc}
  4054ae:	6823      	ldr	r3, [r4, #0]
  4054b0:	2b00      	cmp	r3, #0
  4054b2:	d0fb      	beq.n	4054ac <_isatty_r+0x14>
  4054b4:	602b      	str	r3, [r5, #0]
  4054b6:	bd38      	pop	{r3, r4, r5, pc}
  4054b8:	20400954 	.word	0x20400954

004054bc <_lseek_r>:
  4054bc:	b570      	push	{r4, r5, r6, lr}
  4054be:	460d      	mov	r5, r1
  4054c0:	4c08      	ldr	r4, [pc, #32]	; (4054e4 <_lseek_r+0x28>)
  4054c2:	4611      	mov	r1, r2
  4054c4:	4606      	mov	r6, r0
  4054c6:	461a      	mov	r2, r3
  4054c8:	4628      	mov	r0, r5
  4054ca:	2300      	movs	r3, #0
  4054cc:	6023      	str	r3, [r4, #0]
  4054ce:	f7fc fafb 	bl	401ac8 <_lseek>
  4054d2:	1c43      	adds	r3, r0, #1
  4054d4:	d000      	beq.n	4054d8 <_lseek_r+0x1c>
  4054d6:	bd70      	pop	{r4, r5, r6, pc}
  4054d8:	6823      	ldr	r3, [r4, #0]
  4054da:	2b00      	cmp	r3, #0
  4054dc:	d0fb      	beq.n	4054d6 <_lseek_r+0x1a>
  4054de:	6033      	str	r3, [r6, #0]
  4054e0:	bd70      	pop	{r4, r5, r6, pc}
  4054e2:	bf00      	nop
  4054e4:	20400954 	.word	0x20400954

004054e8 <_read_r>:
  4054e8:	b570      	push	{r4, r5, r6, lr}
  4054ea:	460d      	mov	r5, r1
  4054ec:	4c08      	ldr	r4, [pc, #32]	; (405510 <_read_r+0x28>)
  4054ee:	4611      	mov	r1, r2
  4054f0:	4606      	mov	r6, r0
  4054f2:	461a      	mov	r2, r3
  4054f4:	4628      	mov	r0, r5
  4054f6:	2300      	movs	r3, #0
  4054f8:	6023      	str	r3, [r4, #0]
  4054fa:	f7fb f80d 	bl	400518 <_read>
  4054fe:	1c43      	adds	r3, r0, #1
  405500:	d000      	beq.n	405504 <_read_r+0x1c>
  405502:	bd70      	pop	{r4, r5, r6, pc}
  405504:	6823      	ldr	r3, [r4, #0]
  405506:	2b00      	cmp	r3, #0
  405508:	d0fb      	beq.n	405502 <_read_r+0x1a>
  40550a:	6033      	str	r3, [r6, #0]
  40550c:	bd70      	pop	{r4, r5, r6, pc}
  40550e:	bf00      	nop
  405510:	20400954 	.word	0x20400954
  405514:	0001c200 	.word	0x0001c200
  405518:	000000c0 	.word	0x000000c0
  40551c:	00000800 	.word	0x00000800
  405520:	00000000 	.word	0x00000000
  405524:	20616c4f 	.word	0x20616c4f
  405528:	65636f76 	.word	0x65636f76
  40552c:	00000000 	.word	0x00000000
  405530:	0a207325 	.word	0x0a207325
  405534:	00000000 	.word	0x00000000
  405538:	00002580 	.word	0x00002580
  40553c:	000000c0 	.word	0x000000c0
  405540:	00000800 	.word	0x00000800
  405544:	00000000 	.word	0x00000000
  405548:	00000043 	.word	0x00000043

0040554c <_global_impure_ptr>:
  40554c:	20400018                                ..@ 

00405550 <zeroes.6993>:
  405550:	30303030 30303030 30303030 30303030     0000000000000000
  405560:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  405570:	00000000 33323130 37363534 62613938     ....0123456789ab
  405580:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00405590 <blanks.6992>:
  405590:	20202020 20202020 20202020 20202020                     

004055a0 <_init>:
  4055a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4055a2:	bf00      	nop
  4055a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4055a6:	bc08      	pop	{r3}
  4055a8:	469e      	mov	lr, r3
  4055aa:	4770      	bx	lr

004055ac <__init_array_start>:
  4055ac:	00403831 	.word	0x00403831

004055b0 <__frame_dummy_init_array_entry>:
  4055b0:	00400165                                e.@.

004055b4 <_fini>:
  4055b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4055b6:	bf00      	nop
  4055b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4055ba:	bc08      	pop	{r3}
  4055bc:	469e      	mov	lr, r3
  4055be:	4770      	bx	lr

004055c0 <__fini_array_start>:
  4055c0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	5548 0040 0000 0000 0000 0000 0000 0000     HU@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <lc_ctype_charset>:
20400444:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20400464 <__mb_cur_max>:
20400464:	0001 0000                                   ....

20400468 <__malloc_av_>:
	...
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 

20400870 <__malloc_trim_threshold>:
20400870:	0000 0002                                   ....

20400874 <__malloc_sbrk_base>:
20400874:	ffff ffff                                   ....

20400878 <__wctomb>:
20400878:	52dd 0040                                   .R@.
