<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64ISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AArch64ISelLowering_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the interfaces that AArch64 uses to lower LLVM code into a</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection DAG.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_AARCH64_ISELLOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_TARGET_AARCH64_ISELLOWERING_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Intrinsics_8h.html">llvm/IR/Intrinsics.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html">   25</a></span>&#160;<span class="keyword">namespace </span>AArch64ISD {</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdc">   26</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdc">NodeType</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="comment">// Start the numbering from where ISD NodeType finishes.</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4e6bee589f2340d206010f5ac573708b">   28</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4e6bee589f2340d206010f5ac573708b">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="comment">// This is a conditional branch which also notes the flag needed</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="comment">// (eq/sgt/...). A64 puts this information on the branches rather than</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="comment">// compares as LLVM does.</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad62c01ecb251cd33a45dc8b2dde44802">   33</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad62c01ecb251cd33a45dc8b2dde44802">BR_CC</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="comment">// A node to be selected to an actual call operation: either BL or BLR in</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="comment">// the absence of tail calls.</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2be403c06d94a2e8c8b8db056aa31c5d">   37</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2be403c06d94a2e8c8b8db056aa31c5d">Call</a>,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="comment">// Indicates a floating-point immediate which fits into the format required</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">// by the FMOV instructions. First (and only) operand is the 8-bit encoded</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="comment">// value of that immediate.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabe17fd23cee96d6314f8dd48c8046575">   42</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabe17fd23cee96d6314f8dd48c8046575">FPMOV</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// Corresponds directly to an EXTR instruction. Operands are an LHS an RHS</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// and an LSB.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6c22e0a2aa27c8e7934f6c5d519c832">   46</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6c22e0a2aa27c8e7934f6c5d519c832">EXTR</a>,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="comment">// Wraps a load from the GOT, which should always be performed with a 64-bit</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="comment">// load instruction. This prevents the DAG combiner folding a truncate to</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// form a smaller memory access.</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca875c470bebdd0c323d1f79a57d3abd50">   51</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca875c470bebdd0c323d1f79a57d3abd50">GOTLoad</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">// Performs a bitfield insert. Arguments are: the value being inserted into;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">// the value being inserted; least significant bit changed; width of the</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// field.</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcacead4ecf18faa375dce15425aa269b79">   56</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcacead4ecf18faa375dce15425aa269b79">BFI</a>,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// Simply a convenient node inserted during ISelLowering to represent</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// procedure return. Will almost certainly be selected to &quot;RET&quot;.</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">   60</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">Ret</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    /// Extracts a field of contiguous bits from the source and sign extends</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    /// them into a single register. Arguments are: source; immr; imms. Note</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    /// these are pre-encoded since DAG matching can&#39;t cope with combining LSB</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    /// and Width into these values itself.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa">   66</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa">SBFX</a>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    /// This is an A64-ification of the standard LLVM SELECT_CC operation. The</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    /// main difference is that it only has the values and an A64 condition,</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    /// which will be produced by a setcc instruction.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa93bc0fdb9e03a5249326f1104337d29">   71</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa93bc0fdb9e03a5249326f1104337d29">SELECT_CC</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    /// This serves most of the functions of the LLVM SETCC instruction, for two</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    /// purposes. First, it prevents optimisations from fiddling with the</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    /// compare after we&#39;ve moved the CondCode information onto the SELECT_CC or</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /// BR_CC instructions. Second, it gives a legal instruction for the actual</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    /// comparison.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">    /// It keeps a record of the condition flags asked for because certain</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    /// instructions are only valid for a subset of condition codes.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac280eb4a14e5012a54e83c178804e7cc">   81</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac280eb4a14e5012a54e83c178804e7cc">SETCC</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">// Designates a node which is a tail call: both a call and a return</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">// instruction as far as selction is concerned. It should be selected to an</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// unconditional branch. Has the usual plethora of call operands, but: 1st</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// is callee, 2nd is stack adjustment required immediately before branch.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0c096147ce35f351a1d0876af1c61501">   87</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0c096147ce35f351a1d0876af1c61501">TC_RETURN</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// Designates a call used to support the TLS descriptor ABI. The call itself</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// will be indirect (&quot;BLR xN&quot;) but a relocation-specifier (&quot;.tlsdesccall</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// var&quot;) must be attached somehow during code generation. It takes two</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// operands: the callee and the symbol to be relocated against.</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca3663e2424ebfd8f34c71bb4b6cbd5cfc">   93</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca3663e2424ebfd8f34c71bb4b6cbd5cfc">TLSDESCCALL</a>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// Leaf node which will be lowered to an appropriate MRS to obtain the</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// thread pointer: TPIDR_EL0.</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad25be6e24e6b7104abbf0660c96589e8">   97</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad25be6e24e6b7104abbf0660c96589e8">THREAD_POINTER</a>,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// Extracts a field of contiguous bits from the source and zero extends</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    /// them into a single register. Arguments are: source; immr; imms. Note</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    /// these are pre-encoded since DAG matching can&#39;t cope with combining LSB</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    /// and Width into these values itself.</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d">  103</a></span>&#160;<span class="comment"></span>    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d">UBFX</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// Wraps an address which the ISelLowering phase has decided should be</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// created using the large memory model style: i.e. a sequence of four</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// movz/movk instructions.</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2bac403076acbbf971d9213895e49c4f">  108</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2bac403076acbbf971d9213895e49c4f">WrapperLarge</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// Wraps an address which the ISelLowering phase has decided should be</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// created using the small memory model style: i.e. adrp/add or</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// adrp/mem-op. This exists to prevent bare TargetAddresses which may never</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// get selected.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab">  114</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab">WrapperSmall</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// Vector bitwise select</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac9a280ffcbc9fdf2e99d636fc53eab35">  117</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac9a280ffcbc9fdf2e99d636fc53eab35">NEON_BSL</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// Vector move immediate</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf1fafcdf880e72961b2d689a37c84745">  120</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf1fafcdf880e72961b2d689a37c84745">NEON_MOVIMM</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// Vector Move Inverted Immediate</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafcc58448e00faa1f7a9395df71762ab1">  123</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafcc58448e00faa1f7a9395df71762ab1">NEON_MVNIMM</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// Vector FP move immediate</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca34665e78fb1333b17341123153b05730">  126</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca34665e78fb1333b17341123153b05730">NEON_FMOVIMM</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// Vector permute</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca19c315ecb8de1b0df03dbc4e38770ee3">  129</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca19c315ecb8de1b0df03dbc4e38770ee3">NEON_UZP1</a>,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8f81084de5a0620e56def62583dc3612">  130</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8f81084de5a0620e56def62583dc3612">NEON_UZP2</a>,</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca06882071cc49fe99d6fb07681c06a6e5">  131</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca06882071cc49fe99d6fb07681c06a6e5">NEON_ZIP1</a>,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae1ce09ee10f174eaaf71b4d93ed4a961">  132</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae1ce09ee10f174eaaf71b4d93ed4a961">NEON_ZIP2</a>,</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac037c72a7a7ef165f85b552eb5578996">  133</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac037c72a7a7ef165f85b552eb5578996">NEON_TRN1</a>,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8a17ae87e8e4a1b8ba11254a88154abc">  134</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8a17ae87e8e4a1b8ba11254a88154abc">NEON_TRN2</a>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Vector Element reverse</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad11a8e3073c3c57372b34459b148a07a">  137</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad11a8e3073c3c57372b34459b148a07a">NEON_REV64</a>,</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabade1c326e680d0c15a485593099519f">  138</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabade1c326e680d0c15a485593099519f">NEON_REV32</a>,</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca07a376a5e7178cfc1d603df25cd65e74">  139</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca07a376a5e7178cfc1d603df25cd65e74">NEON_REV16</a>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Vector compare</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca159587d81cb40845c9edd4a86dcf9532">  142</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca159587d81cb40845c9edd4a86dcf9532">NEON_CMP</a>,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// Vector compare zero</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad21fae30fcfc20345c2a8b8f6ec2154a">  145</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad21fae30fcfc20345c2a8b8f6ec2154a">NEON_CMPZ</a>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// Vector compare bitwise test</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5e0901e1835668c8ba709cd4a55ff0aa">  148</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5e0901e1835668c8ba709cd4a55ff0aa">NEON_TST</a>,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Vector saturating shift</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcab96951112588bf1b8f495852dd821918">  151</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcab96951112588bf1b8f495852dd821918">NEON_QSHLs</a>,</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0f31f3768b26679539f2931f8e4fd726">  152</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0f31f3768b26679539f2931f8e4fd726">NEON_QSHLu</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// Vector dup</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e3cbc9dc2022729bebcced879d6af76">  155</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e3cbc9dc2022729bebcced879d6af76">NEON_VDUP</a>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Vector dup by lane</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1f5a6b628f6ffba34e179a56ab5359ab">  158</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1f5a6b628f6ffba34e179a56ab5359ab">NEON_VDUPLANE</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// Vector extract</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e4eb40ccbf8740373703aa0a254751e">  161</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e4eb40ccbf8740373703aa0a254751e">NEON_VEXTRACT</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// NEON duplicate lane loads</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f">  164</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f">NEON_LD2DUP</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465">  165</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465">NEON_LD3DUP</a>,</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6">  166</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6">NEON_LD4DUP</a>,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// NEON loads with post-increment base updates:</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632">  169</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632">NEON_LD1_UPD</a>,</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443">  170</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443">NEON_LD2_UPD</a>,</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449">  171</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449">NEON_LD3_UPD</a>,</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd">  172</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd">NEON_LD4_UPD</a>,</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536">  173</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536">NEON_LD1x2_UPD</a>,</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f">  174</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f">NEON_LD1x3_UPD</a>,</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817">  175</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817">NEON_LD1x4_UPD</a>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// NEON stores with post-increment base updates:</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec">  178</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec">NEON_ST1_UPD</a>,</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2">  179</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2">NEON_ST2_UPD</a>,</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7">  180</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7">NEON_ST3_UPD</a>,</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4">  181</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4">NEON_ST4_UPD</a>,</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0">  182</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0">NEON_ST1x2_UPD</a>,</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f">  183</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f">NEON_ST1x3_UPD</a>,</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac">  184</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac">NEON_ST1x4_UPD</a>,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// NEON duplicate lane loads with post-increment base updates:</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e">  187</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e">NEON_LD2DUP_UPD</a>,</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69">  188</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69">NEON_LD3DUP_UPD</a>,</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef">  189</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef">NEON_LD4DUP_UPD</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// NEON lane loads with post-increment base updates:</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec">  192</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec">NEON_LD2LN_UPD</a>,</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7">  193</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7">NEON_LD3LN_UPD</a>,</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a">  194</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a">NEON_LD4LN_UPD</a>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// NEON lane store with post-increment base updates:</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4">  197</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4">NEON_ST2LN_UPD</a>,</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d">  198</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d">NEON_ST3LN_UPD</a>,</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f">  199</a></span>&#160;    <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f">NEON_ST4LN_UPD</a></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  };</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html">  207</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a>(<a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *getTargetNodeName(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CCAssignFnForNode(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                               <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                               <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                      <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                          <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                          <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">bool</span> isKnownShuffleVector(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Res) <span class="keyword">const</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *<a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">ST</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#aa5c2f510f41dee936624366acf22fc11">LowerVECTOR_SHUFFLE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">void</span> SaveVarArgRegisters(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// IsEligibleForTailCallOptimization - Check whether the call is eligible</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// for tail call optimization. Targets which want to do tail call</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// optimization should implement this function.</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                    <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CalleeCC,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                    <span class="keywordtype">bool</span> IsVarArg,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                    <span class="keywordtype">bool</span> IsCalleeStructRet,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                    <span class="keywordtype">bool</span> IsCallerStructRet,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// Finds the incoming stack arguments which overlap the given fixed stack</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// object and incorporates their load into the current chain. This prevents</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// an upcoming store from clobbering the stack argument before it&#39;s used.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> addTokenForArgument(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                              <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI, <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> getSetCCResultType(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">bool</span> DoesCalleeRestoreStack(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallCC, <span class="keywordtype">bool</span> TailCallOpt) <span class="keyword">const</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="X86ISelLowering_8cpp.html#a44ca1b06ade3c11bd51677871299e8c6">IsTailCallConvention</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallCC) <span class="keyword">const</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerOperation(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">bool</span> isLegalICmpImmediate(int64_t Val) <span class="keyword">const</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSelectableIntSetCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;A64cc, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  EmitInstrWithCustomInserter(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  emitAtomicBinary(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                   <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  emitAtomicBinaryMinMax(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                         <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> CmpOp,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                         <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">A64CC::CondCodes</a> Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  emitAtomicCmpSwap(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    <span class="keywordtype">unsigned</span> Size) <span class="keyword">const</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  EmitF128CSEL(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a44afdb77dfc5779686a8da6ffda6abab">LowerATOMIC_FENCE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a1aece0d4671d627cced0a21b204c9e0b">LowerATOMIC_STORE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#ae41ef252ce9e65a6a0820b3cf73e0575">LowerBR_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerF128ToCall(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                          <a class="code" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2be403c06d94a2e8c8b8db056aa31c5d">Call</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a561a12e81b2698892e5e0945e0360b03">LowerFP_EXTEND</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#abeac6b61572ef71614aeb407c4ec5a8b">LowerFP_TO_INT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a6cd4e6951faba6c4ee33ab7567d20864">LowerRETURNADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a4f9b64f55117707f6e60f2df0c43e099">LowerFRAMEADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressELFSmall(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressELFLarge(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressELF(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerTLSDescCall(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DescAddr, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a622c174fd12985050b00885e3281975f">LowerINT_TO_FP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const</span>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#aa5400fee9c4069a73fd5b3f9e8a26b03">LowerVACOPY</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PerformDAGCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// expanded to fmul + fadd.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isFMAFasterThanFMulAndFAdd(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<span class="keyword">const</span> std::string &amp;Constraint) <span class="keyword">const</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> getSingleConstraintMatchWeight(<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;Info,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">char</span> *Constraint) <span class="keyword">const</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                    std::string &amp;Constraint,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass*&gt;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  getRegForInlineAsmConstraint(<span class="keyword">const</span> std::string &amp;Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> getTgtMemIntrinsic(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;Info, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                  <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const</span> <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  std::pair&lt;const TargetRegisterClass*, uint8_t&gt;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  findRepresentativeClass(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *Itins;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *getSubtarget()<span class="keyword"> const </span>{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> &amp;getTargetMachine().getSubtarget&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;();</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;};</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cc">  357</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cc">NeonModImmType</a> {</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca484fe3a1394174b30dc3716ddaf3363e">  358</a></span>&#160;  <a class="code" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca484fe3a1394174b30dc3716ddaf3363e">Neon_Mov_Imm</a>,</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca915b736bed97a36cfbe4350d8ca0bf89">  359</a></span>&#160;  <a class="code" href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca915b736bed97a36cfbe4350d8ca0bf89">Neon_Mvn_Imm</a></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;};</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keyword">extern</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a7dff92ecee1aedbdd196b82c00d0c1b6">ScanBUILD_VECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keywordtype">bool</span> &amp;isOnlyLowElement,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                                <span class="keywordtype">bool</span> &amp;usesOnlyOneValue, <span class="keywordtype">bool</span> &amp;hasDominantValue,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                <span class="keywordtype">bool</span> &amp;isConstant, <span class="keywordtype">bool</span> &amp;isUNDEF);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#endif // LLVM_TARGET_AARCH64_ISELLOWERING_H</span></div><div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcabe17fd23cee96d6314f8dd48c8046575"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabe17fd23cee96d6314f8dd48c8046575">llvm::AArch64ISD::FPMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00042">AArch64ISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7">llvm::AArch64ISD::NEON_ST3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00180">AArch64ISelLowering.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e">llvm::AArch64ISD::NEON_LD2DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00187">AArch64ISelLowering.h:187</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a4f9b64f55117707f6e60f2df0c43e099"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a4f9b64f55117707f6e60f2df0c43e099">LowerFRAMEADDR</a></div><div class="ttdeci">static SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02337">SparcISelLowering.cpp:2337</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac">llvm::AArch64ISD::NEON_ST1x4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00184">AArch64ISelLowering.h:184</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a44afdb77dfc5779686a8da6ffda6abab"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a44afdb77dfc5779686a8da6ffda6abab">LowerATOMIC_FENCE</a></div><div class="ttdeci">static SDValue LowerATOMIC_FENCE(SDValue Op, SelectionDAG &amp;DAG, const ARMSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02678">ARMISelLowering.cpp:2678</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca07a376a5e7178cfc1d603df25cd65e74"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca07a376a5e7178cfc1d603df25cd65e74">llvm::AArch64ISD::NEON_REV16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00207">AArch64ISelLowering.h:207</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2e4eb40ccbf8740373703aa0a254751e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e4eb40ccbf8740373703aa0a254751e">llvm::AArch64ISD::NEON_VEXTRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00161">AArch64ISelLowering.h:161</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef">llvm::AArch64ISD::NEON_LD4DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00189">AArch64ISelLowering.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a">llvm::AArch64ISD::NEON_LD4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00194">AArch64ISelLowering.h:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f">llvm::AArch64ISD::NEON_LD1x3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01161">Instructions.h:1161</a></div></div>
<div class="ttc" id="namespacellvm_html_a7dff92ecee1aedbdd196b82c00d0c1b6"><div class="ttname"><a href="namespacellvm.html#a7dff92ecee1aedbdd196b82c00d0c1b6">llvm::ScanBUILD_VECTOR</a></div><div class="ttdeci">SDValue ScanBUILD_VECTOR(SDValue Op, bool &amp;isOnlyLowElement, bool &amp;usesOnlyOneValue, bool &amp;hasDominantValue, bool &amp;isConstant, bool &amp;isUNDEF)</div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1RTLIB_html_a50a0bab21f1d14a86a1483ec283e4447"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">llvm::RTLIB::Libcall</a></div><div class="ttdeci">Libcall</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeLibcalls_8h_source.html#l00030">RuntimeLibcalls.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00135">CallingConvLower.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632">llvm::AArch64ISD::NEON_LD1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00169">AArch64ISelLowering.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca5e0901e1835668c8ba709cd4a55ff0aa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5e0901e1835668c8ba709cd4a55ff0aa">llvm::AArch64ISD::NEON_TST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00148">AArch64ISelLowering.h:148</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcac9a280ffcbc9fdf2e99d636fc53eab35"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac9a280ffcbc9fdf2e99d636fc53eab35">llvm::AArch64ISD::NEON_BSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00117">AArch64ISelLowering.h:117</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f">llvm::AArch64ISD::NEON_ST4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcabade1c326e680d0c15a485593099519f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcabade1c326e680d0c15a485593099519f">llvm::AArch64ISD::NEON_REV32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca1f5a6b628f6ffba34e179a56ab5359ab"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1f5a6b628f6ffba34e179a56ab5359ab">llvm::AArch64ISD::NEON_VDUPLANE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00158">AArch64ISelLowering.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca19c315ecb8de1b0df03dbc4e38770ee3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca19c315ecb8de1b0df03dbc4e38770ee3">llvm::AArch64ISD::NEON_UZP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca8a17ae87e8e4a1b8ba11254a88154abc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8a17ae87e8e4a1b8ba11254a88154abc">llvm::AArch64ISD::NEON_TRN2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00134">AArch64ISelLowering.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2">llvm::AArch64ISD::NEON_ST2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00179">AArch64ISelLowering.h:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad11a8e3073c3c57372b34459b148a07a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad11a8e3073c3c57372b34459b148a07a">llvm::AArch64ISD::NEON_REV64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02150">TargetLowering.h:2150</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcac280eb4a14e5012a54e83c178804e7cc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac280eb4a14e5012a54e83c178804e7cc">llvm::AArch64ISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca34665e78fb1333b17341123153b05730"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca34665e78fb1333b17341123153b05730">llvm::AArch64ISD::NEON_FMOVIMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00126">AArch64ISelLowering.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdc">llvm::AArch64ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00026">AArch64ISelLowering.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; ISD::InputArg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00029">AArch64Subtarget.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca90d1697807c473497ceb6daaa68db19d">llvm::AArch64ISD::UBFX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf1fafcdf880e72961b2d689a37c84745"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf1fafcdf880e72961b2d689a37c84745">llvm::AArch64ISD::NEON_MOVIMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00120">AArch64ISelLowering.h:120</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad62c01ecb251cd33a45dc8b2dde44802"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad62c01ecb251cd33a45dc8b2dde44802">llvm::AArch64ISD::BR_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00033">AArch64ISelLowering.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca159587d81cb40845c9edd4a86dcf9532"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca159587d81cb40845c9edd4a86dcf9532">llvm::AArch64ISD::NEON_CMP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00142">AArch64ISelLowering.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01695">TargetLowering.h:1695</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f">llvm::AArch64ISD::NEON_ST1x3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00183">AArch64ISelLowering.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0b02797256b4de10dd10ecef0659ecaa">llvm::AArch64ISD::SBFX</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00066">AArch64ISelLowering.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4">llvm::AArch64ISD::NEON_ST2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00197">AArch64ISelLowering.h:197</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a622c174fd12985050b00885e3281975f"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a622c174fd12985050b00885e3281975f">LowerINT_TO_FP</a></div><div class="ttdeci">static SDValue LowerINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03693">ARMISelLowering.cpp:3693</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_aa5c2f510f41dee936624366acf22fc11"><div class="ttname"><a href="ARMISelLowering_8cpp.html#aa5c2f510f41dee936624366acf22fc11">LowerVECTOR_SHUFFLE</a></div><div class="ttdeci">static SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l05299">ARMISelLowering.cpp:5299</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcab96951112588bf1b8f495852dd821918"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcab96951112588bf1b8f495852dd821918">llvm::AArch64ISD::NEON_QSHLs</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00151">AArch64ISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_a8e42fcc2349a156c075b2899bb5178cca484fe3a1394174b30dc3716ddaf3363e"><div class="ttname"><a href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca484fe3a1394174b30dc3716ddaf3363e">llvm::Neon_Mov_Imm</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00358">AArch64ISelLowering.h:358</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1AsmOperandInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">llvm::TargetLowering::AsmOperandInfo</a></div><div class="ttdoc">This contains information for each constraint that we are lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0">llvm::AArch64ISD::NEON_ST1x2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00719">ISDOpcodes.h:719</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7">llvm::AArch64ISD::NEON_LD3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00193">AArch64ISelLowering.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2e3cbc9dc2022729bebcced879d6af76"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2e3cbc9dc2022729bebcced879d6af76">llvm::AArch64ISD::NEON_VDUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00155">AArch64ISelLowering.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad21fae30fcfc20345c2a8b8f6ec2154a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad21fae30fcfc20345c2a8b8f6ec2154a">llvm::AArch64ISD::NEON_CMPZ</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00145">AArch64ISelLowering.h:145</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817">llvm::AArch64ISD::NEON_LD1x4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a44ca1b06ade3c11bd51677871299e8c6"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a44ca1b06ade3c11bd51677871299e8c6">IsTailCallConvention</a></div><div class="ttdeci">static bool IsTailCallConvention(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l02087">X86ISelLowering.cpp:2087</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a561a12e81b2698892e5e0945e0360b03"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a561a12e81b2698892e5e0945e0360b03">LowerFP_EXTEND</a></div><div class="ttdeci">static SDValue LowerFP_EXTEND(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l09176">X86ISelLowering.cpp:9176</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0f31f3768b26679539f2931f8e4fd726"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0f31f3768b26679539f2931f8e4fd726">llvm::AArch64ISD::NEON_QSHLu</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00152">AArch64ISelLowering.h:152</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d">llvm::AArch64ISD::NEON_ST3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64DB_html_a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db"><div class="ttname"><a href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">llvm::A64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00178">AArch64BaseInfo.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca84e96c468affe3b1fd3076b4fc5d063e">llvm::AArch64ISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00060">AArch64ISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca06882071cc49fe99d6fb07681c06a6e5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca06882071cc49fe99d6fb07681c06a6e5">llvm::AArch64ISD::NEON_ZIP1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00131">AArch64ISelLowering.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00037">LLVMContext.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02142">TargetLowering.h:2142</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcac037c72a7a7ef165f85b552eb5578996"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac037c72a7a7ef165f85b552eb5578996">llvm::AArch64ISD::NEON_TRN1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00133">AArch64ISelLowering.h:133</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01949">TargetLowering.h:1949</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf6c22e0a2aa27c8e7934f6c5d519c832"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6c22e0a2aa27c8e7934f6c5d519c832">llvm::AArch64ISD::EXTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00046">AArch64ISelLowering.h:46</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a1aece0d4671d627cced0a21b204c9e0b"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a1aece0d4671d627cced0a21b204c9e0b">LowerATOMIC_STORE</a></div><div class="ttdeci">static SDValue LowerATOMIC_STORE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l13294">X86ISelLowering.cpp:13294</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaa93bc0fdb9e03a5249326f1104337d29"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa93bc0fdb9e03a5249326f1104337d29">llvm::AArch64ISD::SELECT_CC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00071">AArch64ISelLowering.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="namespacellvm_html_a8e42fcc2349a156c075b2899bb5178cca915b736bed97a36cfbe4350d8ca0bf89"><div class="ttname"><a href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cca915b736bed97a36cfbe4350d8ca0bf89">llvm::Neon_Mvn_Imm</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00359">AArch64ISelLowering.h:359</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd">llvm::AArch64ISD::NEON_LD4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00172">AArch64ISelLowering.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00108">AArch64ISelLowering.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443">llvm::AArch64ISD::NEON_LD2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00170">AArch64ISelLowering.h:170</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00368">TargetLowering.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00648">ISDOpcodes.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f">llvm::AArch64ISD::NEON_LD2DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00164">AArch64ISelLowering.h:164</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec">llvm::AArch64ISD::NEON_LD2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00192">AArch64ISelLowering.h:192</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_aaf4c9cb93dcbb52079a736b5af7482e5"><div class="ttname"><a href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a></div><div class="ttdeci">static SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02227">SparcISelLowering.cpp:2227</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536">llvm::AArch64ISD::NEON_LD1x2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_ae41ef252ce9e65a6a0820b3cf73e0575"><div class="ttname"><a href="SparcISelLowering_8cpp.html#ae41ef252ce9e65a6a0820b3cf73e0575">LowerBR_CC</a></div><div class="ttdeci">static SDValue LowerBR_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02190">SparcISelLowering.cpp:2190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4">llvm::AArch64ISD::NEON_ST4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2be403c06d94a2e8c8b8db056aa31c5d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2be403c06d94a2e8c8b8db056aa31c5d">llvm::AArch64ISD::Call</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="Intrinsics_8h_html"><div class="ttname"><a href="Intrinsics_8h.html">Intrinsics.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca8f81084de5a0620e56def62583dc3612"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca8f81084de5a0620e56def62583dc3612">llvm::AArch64ISD::NEON_UZP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00130">AArch64ISelLowering.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00087">AArch64ISelLowering.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465">llvm::AArch64ISD::NEON_LD3DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00165">AArch64ISelLowering.h:165</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_aa5400fee9c4069a73fd5b3f9e8a26b03"><div class="ttname"><a href="X86ISelLowering_8cpp.html#aa5400fee9c4069a73fd5b3f9e8a26b03">LowerVACOPY</a></div><div class="ttdeci">static SDValue LowerVACOPY(SDValue Op, const X86Subtarget *Subtarget, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l10963">X86ISelLowering.cpp:10963</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca875c470bebdd0c323d1f79a57d3abd50"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca875c470bebdd0c323d1f79a57d3abd50">llvm::AArch64ISD::GOTLoad</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01828">TargetLowering.h:1828</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00097">AArch64ISelLowering.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcafcc58448e00faa1f7a9395df71762ab1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafcc58448e00faa1f7a9395df71762ab1">llvm::AArch64ISD::NEON_MVNIMM</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00123">AArch64ISelLowering.h:123</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_abeac6b61572ef71614aeb407c4ec5a8b"><div class="ttname"><a href="ARMISelLowering_8cpp.html#abeac6b61572ef71614aeb407c4ec5a8b">LowerFP_TO_INT</a></div><div class="ttdeci">static SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03639">ARMISelLowering.cpp:3639</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46">llvm::A64CC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00030">AArch64BaseInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a8e42fcc2349a156c075b2899bb5178cc"><div class="ttname"><a href="namespacellvm.html#a8e42fcc2349a156c075b2899bb5178cc">llvm::NeonModImmType</a></div><div class="ttdeci">NeonModImmType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00357">AArch64ISelLowering.h:357</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a9ca04dd1028e57cb539334540a46beea"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a></div><div class="ttdeci">static SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02737">ARMISelLowering.cpp:2737</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetMachine_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetMachine.html">llvm::AArch64TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetMachine_8h_source.html#l00027">AArch64TargetMachine.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec">llvm::AArch64ISD::NEON_ST1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00178">AArch64ISelLowering.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69">llvm::AArch64ISD::NEON_LD3DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00188">AArch64ISelLowering.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00028">AArch64ISelLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca3663e2424ebfd8f34c71bb4b6cbd5cfc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca3663e2424ebfd8f34c71bb4b6cbd5cfc">llvm::AArch64ISD::TLSDESCCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00093">AArch64ISelLowering.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449">llvm::AArch64ISD::NEON_LD3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00171">AArch64ISelLowering.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a6cd4e6951faba6c4ee33ab7567d20864"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a6cd4e6951faba6c4ee33ab7567d20864">LowerRETURNADDR</a></div><div class="ttdeci">static SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02368">SparcISelLowering.cpp:2368</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab">llvm::AArch64ISD::WrapperSmall</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6">llvm::AArch64ISD::NEON_LD4DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00166">AArch64ISelLowering.h:166</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcacead4ecf18faa375dce15425aa269b79"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcacead4ecf18faa375dce15425aa269b79">llvm::AArch64ISD::BFI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00056">AArch64ISelLowering.h:56</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="Compiler_8h_html_a68c26c4a3531dcda6b04ab5ca7955947"><div class="ttname"><a href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></div><div class="ttdeci">#define LLVM_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00155">Compiler.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcae1ce09ee10f174eaaf71b4d93ed4a961"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae1ce09ee10f174eaaf71b4d93ed4a961">llvm::AArch64ISD::NEON_ZIP2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00132">AArch64ISelLowering.h:132</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:57:59 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
