{
    "design_name": "bsg_cache_to_axi_tx",
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.sv",
        "basejump_stl/bsg_axi/bsg_axi_pkg.sv",
        "basejump_stl/bsg_cache/bsg_cache_to_axi_tx.sv",
        "basejump_stl/bsg_dataflow/bsg_fifo_tracker.sv",
        "basejump_stl/bsg_misc/bsg_circular_ptr.sv",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.sv",
        "basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.sv",
        "basejump_stl/bsg_misc/bsg_decode_with_v.sv",
        "basejump_stl/bsg_misc/bsg_decode.sv",
        "basejump_stl/bsg_misc/bsg_counter_clear_up.sv",
        "basejump_stl/bsg_misc/bsg_expand_bitmask.sv",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.sv",
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync.sv",
        "basejump_stl/bsg_misc/bsg_clkgate_optional.sv",
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.sv",
        "basejump_stl/bsg_misc/bsg_dff_en.sv"
    ],
    "include_path": [
        "basejump_stl/bsg_misc/",
        "basejump_stl/bsg_axi/"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 30",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_30_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 40",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_40_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 50",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_50_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 60",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_60_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 70",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_70_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 80",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_80_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 90",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_90_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size small at a clock period (in num of FO4) = 100",
            "design_size": "small",
            "name": "bsg_cache_to_axi_tx_small_clk_100_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=1",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 30",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_30_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 40",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_40_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 50",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_50_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 60",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_60_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 70",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_70_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 80",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_80_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 90",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_90_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to axi transmitting side with size medium at a clock period (in num of FO4) = 100",
            "design_size": "medium",
            "name": "bsg_cache_to_axi_tx_medium_clk_100_FO4",
            "parameters": [
                "addr_width_p=28",
                "axi_burst_len_p=1",
                "data_width_p=32",
                "axi_id_width_p=6",
                "num_cache_p=2",
                "block_size_in_words_p=4",
                "axi_data_width_p=32",
                "mask_width_p=8",
                "axi_burst_type_p=0"
            ]
        }
    ]
}