*$
* TPSM84824
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose. The model is
** provided solely on an "as is" basis. The entire risk as to its quality
** and performance is with the customer.
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPSM84824
* Date: 29SEP2017
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number:
* EVM Users Guide: 
* Datasheet: 
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Start-up behaviour is modeled
*      b. Line transients is modeled
*      c. Load transients is modeled
*      d. Over current limit and hiccup mode are modeled
*      e. Power good is modeled
* 2. Quiescent current, noise characteristics and temperature effects are not modeled
*
****************************************************************************
*$
.SUBCKT TPSM84824_TRANS AGND COMP EN FB PGND0 PGND1 PGND2 PGND3 PGND4 PGND5 PGND6 PGND7 AGND_1 AGND_2 PWRGD
+  RT SS_TR SW1 SW2 TT VIN_0 VIN_1 VOUT1 VOUT2  
C_C4         TT N16544000  1800p  
C_C8         0 VIN_1  1u IC=0 
R_R5         PGND0 AGND  0.1m  
C_C3         SW1 N16602400  0.1u  
C_C9         AGND SS_TR  0.01u  
X_L1         SW1 VOUT1 LDCR PARAMS:  L=0.85u  DCR=7.5m IC=0
V_U1_V47         U1_SET0 0 0
V_U1_V48         U1_PH SW1 0
R_U1_U1_R256         EN U1_U1_N7335522  100MEG  
E_U1_U1_ABM173         U1_U1_N7335522 0 VALUE { {IF(V(VIN_0) > 4.1,3,0)}    }
X_U1_U1_U2         EN U1_U1_N16623972 U1_U1_N16623980 U1_ENAB COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U1_V1         U1_U1_N16623980 0 0.05Vdc
V_U1_U1_V2         U1_U1_N16623972 0 1.21Vdc
G_U1_U1_ABMII1         VIN_0 EN VALUE { {1.2u+ 3.8u*V(U1_ENAB)}    }
D_U1_U1_D9         EN VIN_0 D_D1 
D_U1_U1_D8         EN U1_U1_N7335522 D_D1 
E_U1_E1         U1_FBI 0 FB AGND 1
D_U1_U8_D10         U1_PH U1_U8_N16831494 D_D1 
V_U1_U8_V82         U1_U8_N16821324 0 11.4
X_U1_U8_U616         U1_U8_LDRVIN U1_U8_N16831569 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_U611         U1_U8_HDRVIN U1_U8_N16831549 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U1_U8_S4    U1_U8_LDRV_LS 0 U1_U8_N16831601 U1_LDRV Driver_U1_U8_S4 
R_U1_U8_R244         U1_U8_N16831519 U1_BOOT_UVLO  1  
X_U1_U8_U617         U1_U8_N16831569 U1_U8_N16831571 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U1_U8_U619         U1_U8_SDWN_N U1_PWM_FINAL U1_U8_N16831621 U1_U8_HDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S30    U1_HDRV U1_PH U1_U8_N16831494 U1_PH Driver_U1_U8_S30 
C_U1_U8_C78         U1_U8_HDRV_D 0  18n  
E_U1_U8_ABM167         U1_U8_N16831519 0 VALUE { {IF((V(N16602400) - V(U1_PH))
+  < 2.36,0,1)}    }
X_U1_U8_H2    U1_U8_N16799728 PGND0 0 U1_OCLOW Driver_U1_U8_H2 
X_U1_U8_S3    U1_U8_N16831498 0 U1_HDRV U1_PH Driver_U1_U8_S3 
V_U1_U8_V81         U1_U8_N16818163 0 11.4
C_U1_U8_C77         U1_U8_N16831621 0  18n  
R_U1_U8_R144         U1_U8_N16831630 U1_U8_HDRV_D  1  
X_U1_U8_U614         U1_U8_LDRVIN U1_U8_N16831565 U1_U8_LDRV_LS AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U624         U1_U8_FIRST_HI_PULSE N16812485 U1_U8_N16812301
+  U1_U8_HDRVIN 0 U1_U8_HDRVIN DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U8_H1    VIN_0 U1_U8_N16831494 U1_ISW 0 Driver_U1_U8_H1 
X_U1_U8_U630         U1_U8_BOOT_ON VIN_0 U1_LDRV_MASK U1_U8_FIRST_HI_PULSE
+  U1_U8_LDRVIN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U631         U1_LS_SOUR_CL U1_U8_N16821324 U1_U8_N16821334
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U8_V50         U1_U8_N16812301 0 1
X_U1_U8_S31    U1_LDRV 0 U1_PH U1_U8_N16799719 Driver_U1_U8_S31 
E_U1_U8_ABM170         U1_U8_N16831622 0 VALUE { {IF(V(U1_LDRV) > 1.1,0,1)}   
+  }
X_U1_U8_U618         U1_U8_N16831571 U1_U8_N16831569 U1_U8_N16831587
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U8_V83         U1_U8_N16827286 0 20
E_U1_U8_ABM79         U1_U8_N16831630 0 VALUE { {IF((V(U1_HDRV) - V(U1_PH)) >
+  1.1  
+ ,0,1)}   }
V_U1_U8_V49         U1_U8_N16831601 0 5
X_U1_U8_U613         U1_SDWN U1_U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U8_U609         U1_U8_N16831555 U1_U8_N16831511 U1_U8_N16831498
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U8_D12         U1_ISW U1_U8_N16827286 D_D1 
X_U1_U8_H3    U1_U8_N16799719 U1_U8_N16799728 U1_LS_SOUR_CL 0 Driver_U1_U8_H3 
X_U1_U8_U622         U1_U8_SDWN_N U1_U8_N16831633 U1_OCLOWLIMIT U1_U8_HDRV_D
+  U1_U8_BOOT_ON AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U608         U1_U8_HDRVIN U1_U8_N16831549 U1_U8_N16831496
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U8_C140         0 U1_BOOT_UVLO  1n  
C_U1_U8_C141         0 U1_ISW  1n  
X_U1_U8_U612         U1_U8_N16831511 U1_U8_N16831555 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
D_U1_U8_D11         U1_U8_N16799719 U1_PH D_D1 
X_U1_U8_U621         U1_PWM_FINAL U1_U8_N16831633 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_U632         U1_PWM_FINAL U1_U8_N16821334 U1_U8_LS_CL1 N16821397
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8_U610         U1_U8_HDRVIN U1_U8_N16831511 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_U627         U1_U8_N16818163 U1_LS_SOUR_CL U1_LS_CL COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8_U615         U1_U8_LDRVIN U1_U8_N16831565 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=40n
X_U1_U8_S5    U1_U8_N16831587 0 U1_LDRV PGND0 Driver_U1_U8_S5 
R_U1_U8_R245         0 N16602400  10MEG  
X_U1_U8_S2    U1_U8_N16831496 0 N16602400 U1_HDRV Driver_U1_U8_S2 
R_U1_U8_R143         U1_U8_N16831622 U1_U8_N16831621  1  
X_U1_U8_S34    U1_U8_BOOT_ON 0 N16602400 VIN_0 Driver_U1_U8_S34 
R_U1_U12_R272         U1_U12_N16721310 U1_U12_N16721160  14.4k  
X_U1_U12_U609         U1_ENAB U1_U12_N16726160 U1_U12_N16725776 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U12_D59         U1_U12_N16721160 U1_U12_N16721310 D_D1 
C_U1_U12_C154         0 U1_U12_N16721160  10p  
E_U1_U12_ABM158         U1_U12_N16721310 0 VALUE { {IF(V(U1_LDRV) > 0.5, 1,0)} 
+    }
X_U1_U12_U618         U1_SYSCLK U1_U12_N16726160 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U12_U616         U1_U12_N16721150 U1_U12_N16721260 U1_U12_N16721200
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U12_U617         N16735875 U1_OCLOWLIMIT U1_U12_N16721200 U1_SET1
+  U1_U12_N16725776 U1_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U12_V67         U1_U12_N16721260 0 2.5
E_U1_U12_ABM157         U1_U12_N16721150 0 VALUE { {IF(V(U1_U12_N16721160) >
+  0.5,   
+ V(U1_OCLOW),0)}   }
R_U1_U5_R13         0 U1_U5_IN1  1k  
R_U1_U5_R7         0 U1_U5_OUT  1  
G_U1_U5_ABM3I1         U1_U5_IN1 0 VALUE { IF(V(U1_U5_N16742953)<0.6,  
+ V(U1_U5_N16742953)-V(U1_VSENSEINT),  
+ V(U1_VREF_GM)-V(U1_VSENSEINT))  }
E_U1_U5_ABM9         U1_U5_N16645983 0 VALUE { {IF(V(U1_SDWN) > 0.5,0,0.36)}   
+  }
R_U1_U5_R12         U1_U5_N7406885 U1_OCB  1  
D_U1_U5_D10         COMP U1_U5_N7407271 D_D 
C_U1_U5_C5         0 COMP  20.64p  
C_U1_U5_C11         0 U1_OCB  1n  
R_U1_U5_R4         0 COMP  2.384MEG  
G_U1_U5_ABM2I3         0 U1_U5_OUT VALUE { {V(U1_VREF_GM) - V(U1_VSENSEINT)}   
+  }
E_U1_U5_ABM8         U1_U5_N7406885 0 VALUE { {IF(V(COMP) > 3,5,0)}    }
V_U1_U5_V6         U1_U5_N7407271 0 3.0
V_U1_U5_V7         SS_TR U1_U5_N16742953 0.03
C_U1_U5_C10         0 U1_U5_OUT  79.6n  
D_U1_U5_D9         U1_U5_N16645983 COMP D_D 
G_U1_U5_ABM2I1         0 COMP VALUE { {LIMIT((V(U1_U5_OUT) - V(0))*1100u,
+  -100u,100u)}    }
R_U1_R7         VIN_1 VIN_0  1m  
X_U1_U11_U603         U1_SDWN U1_U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_U11_R287         0 U1_U11_N6045136  1k  
V_U1_U11_V65         U1_U11_N16630658 0 0.2
V_U1_U11_V64         U1_U11_N6045018 0 3.9
X_U1_U11_U605         U1_HICCUP U1_U11_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U11_U604         U1_ENAB U1_U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_U11_ABM173         U1_SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 54m,0,  
+ IF(V(U1_U11_N6045136) > 0.5,1,0))}   }
X_U1_U11_U136         U1_U11_N16496294 U1_U11_N6045102 U1_SDWN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U11_C163         U1_U11_N6045130 U1_U11_N6045136  140.5p  
X_U1_U11_U827         U1_U11_N6045018 VIN_0 U1_U11_N16630658 U1_U11_N6045102
+  COMPHYS_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U7_U823         U1_U7_N16497188 U1_PWM_CLK U1_U7_N16489522 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U7_R272         U1_U7_N16489522 U1_U7_INDELAYED1  18.1k  
C_U1_U7_C172         0 U1_U7_INDELAYED1  10p  
D_U1_U7_D9         U1_U7_N16489522 U1_U7_INDELAYED1 D_D 
X_U1_U7_U822         U1_PWM_CLK U1_U7_N16497188 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U1_U7_U824         U1_U7_N16489522 U1_U7_INDELAYED1 U1_PWM_CLK U1_PWM_FINAL
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U9_Osc_Delay_V6         U1_U9_Osc_Delay_N16756536 0 0.567
D_U1_U9_Osc_Delay_D59         U1_U9_Osc_Delay_N16756510
+  U1_U9_Osc_Delay_N16756536 D_D1 
V_U1_U9_Osc_Delay_V7         U1_U9_Osc_Delay_N16756564 0 36m
C_U1_U9_Osc_Delay_C161         0 U1_U9_Osc_Delay_N16756510  5.1377p IC=0 
X_U1_U9_Osc_Delay_U616         U1_U9_Osc_Delay_N16756510 U1_U9_N16762441
+  BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U9_Osc_Delay_ABM2I1         U1_U9_Osc_Delay_N16756536
+  U1_U9_Osc_Delay_N16756510 VALUE { If(V(U1_U9_N16763355) > 0.5 ,
+  V(U1_IRT)*0.5*1p/(2*1p*272), 0)    }
G_U1_U9_Osc_Delay_ABM2I2         U1_U9_Osc_Delay_N16756510
+  U1_U9_Osc_Delay_N16756536 VALUE { If(V(U1_U9_N16763355) > 0.5 , 0,
+  V(U1_IRT)*0.5*1p/(2*1p*16*5))    }
D_U1_U9_Osc_Delay_D60         U1_U9_Osc_Delay_N16756564
+  U1_U9_Osc_Delay_N16756510 D_D1 
R_U1_U9_R282         U1_U9_N16621864 U1_VSENSEINT  1  
V_U1_U9_V6         U1_U9_N16761720 0 0.7
X_U1_U9_U623         U1_U9_UVP U1_OVP U1_U9_N16763355 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U9_U2         U1_VSENSEINT U1_U9_N16624483 U1_U9_N16624491 U1_U9_UVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U9_U622         U1_U9_N16762441 U1_U9_N16762961 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U9_C159         0 U1_VSENSEINT  1n  
X_U1_U9_S20    U1_U9_N16767683 0 PWRGD AGND PGOOD_U1_U9_S20 
V_U1_U9_V1         U1_U9_N16624491 0 0.012Vdc
X_U1_U9_U3         U1_U9_N16625442 U1_VSENSEINT U1_U9_N16625450 U1_OVP
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U9_V3         U1_U9_N16625442 0 0.648Vdc
E_U1_U9_ABM164         U1_U9_N16621864 0 VALUE { V(U1_FBI)    }
V_U1_U9_V2         U1_U9_N16624483 0 0.546Vdc
X_U1_U9_U620         VIN_0 U1_U9_N16761720 U1_U9_N16766778 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U9_V4         U1_U9_N16625450 0 0.012Vdc
X_U1_U9_U624         U1_U9_N16762961 U1_U9_N16766778 U1_U9_N16763622
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U9_U625         U1_U9_N16763622 U1_SDWN U1_U9_N16767683 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U6_R256         U1_U6_N16809858 U1_U6_VREF_GM_D  1k  
R_U1_U6_R255         U1_U6_N16489395 U1_U6_N16489275  14.4k  
X_U1_U6_U600         U1_U6_ICTRL U1_U6_ISWF U1_U6_CTRL COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_U6_V88         U1_U6_N16809665 U1_VREF_GM 0.003
V_U1_U6_V84         U1_U6_N16808522 0 0.36
C_U1_U6_C146         0 U1_U6_N16489275  5p  
E_U1_U6_ABM164         U1_U6_ICTRL 0 VALUE { (((((V(COMP)/50k)
+  -8u)*4)-V(U1_ISLOPE))*5)*41310*0.91    }
V_U1_U6_V80         U1_U6_N16589002 0 11.2
C_U1_U6_C147         0 U1_U6_VREF_GM_D  1p  
X_U1_U6_U652         U1_U6_CLK_LOW U1_LS_CL U1_U6_N16802616 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U651         U1_U6_CBC_ILIMIT U1_U6_N16621792 U1_U6_ILIM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U6_ABM151         U1_U6_N16489395 0 VALUE { {IF(V(U1_HDRV) > 0.5, 1,0)}   
+  }
E_U1_U6_ABM170         U1_U6_PULSE_SKIP 0 VALUE { {IF(V(SS_TR) < 0.75,  
+ V(U1_U6_SLEEP_N),V(U1_U6_COMP_SKIP))}   }
X_U1_U6_U644         U1_U6_N16794698 U1_VSENSEINT U1_U6_N16798780
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U655         U1_SYSCLK U1_U6_N16811356 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U6_U609         U1_U6_SKIP_N U1_U6_ILIM U1_OVP U1_BOOT_UVLO U1_U6_CLK_LOW
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U606         COMP U1_U6_N16808522 U1_U6_COMP_SKIP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U653         U1_U6_Q U1_U6_QB U1_SYSCLK U1_U6_PULSE_SKIP U1_SDWN
+  U1_SET0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U620         U1_HICCUP U1_U6_N16621792 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U6_U630         U1_U6_CTRL U1_U6_Q U1_U6_SKIP_N AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U650         U1_SDWN U1_U6_N16798780 N16794759 U1_LDRV_MASK
+  SRLATCHSHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U6_V86         U1_U6_N16794698 SS_TR 1m
E_U1_U6_ABM169         U1_U6_N16809858 0 VALUE { IF(V(U1_U6_Q)>0.5,
+  V(U1_VREF_GM)+15m,V(U1_VREF_GM)-15m)    }
X_U1_U6_U604         U1_U6_N16589002 U1_ISW U1_U6_CBC_ILIMIT COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U6_ABM152         U1_U6_ISWF 0 VALUE { {IF(V(U1_U6_N16489275) > 0.5,  
+ V(U1_ISW),-50)}   }
X_U1_U6_U628         U1_U6_N16809665 U1_VSENSEINT U1_U6_FAST_SKIP
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_U6_D58         U1_U6_N16489275 U1_U6_N16489395 D_D1 
X_U1_U6_U603         U1_PWM_CLK N16528816 U1_U6_N16811356 U1_SET1
+  U1_U6_N16802616 U1_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_U654         U1_U6_COMP_SKIP U1_U6_FAST_SKIP U1_U6_SLEEP_N
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U3_C79         U1_U3_RAMP 0  5.1377p  
X_U1_U3_H1    U1_U3_N16665364 U1_U3_N16682350 U1_IRT 0 Oscillator_U1_U3_H1 
X_U1_U3_U134         U1_SDWN U1_U3_N16664740 U1_U3_N16684190 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U3_ABMII1         U1_U3_N16682350 U1_U3_RAMP VALUE {
+  ((2*5.1377p*32.16G)/(V(U1_U3_N16682150)**0.964))    }
X_U1_U3_U131         U1_U3_RAMP U1_U3_N16664744 U1_SYSCLK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_U3_D11         U1_U3_RAMP U1_U3_N16665364 D_D1 
X_U1_U3_U136         U1_LS_CL U1_HDRV U1_U3_N16766300 N16766389
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U3_E1         U1_U3_N16682150 0 RT AGND 1e6
V_U1_U3_V46         U1_U3_N16664744 0 2
I_U1_U3_I1         U1_U3_N16665364 RT DC 1u  
V_U1_U3_V45         U1_U3_N16665364 0 5
X_U1_U3_U135         U1_SYSCLK U1_U3_N16664740 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=20n
E_U1_U3_ABM4         U1_ISLOPE 0 VALUE { MAX(V(U1_U3_RAMP)-0.4,0)*7.5u    }
X_U1_U3_U137         U1_SYSCLK U1_U3_N16766300 U1_U3_SYSCLK2 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U3_S26    U1_U3_N16684190 0 U1_U3_RAMP 0 Oscillator_U1_U3_S26 
R_U1_R16         SW1 SW1  1m  
V_U1_V46         U1_SET1 0 1
X_U1_U10_U30         U1_U10_N16741497 U1_U10_N16753229 U1_HICCUP
+  U1_U10_HICCUP_N SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U1_U10_D10         U1_U10_N09606 U1_U10_N16743145 D_D1 
X_U1_U10_U609         U1_U10_N09606 U1_U10_N16742499 U1_U10_N16741497
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U10_U607         U1_U10_N51695 U1_U10_N16740659 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U10_U613         U1_SDWN U1_U10_H_END U1_U10_N16753229 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U614         U1_U10_N16764636 U1_SYSCLK U1_U10_HICCUP_N
+  U1_U10_N16770690 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U615         U1_U10_N16787205 U1_U10_N47452 U1_U10_N16735952
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U10_V1         U1_U10_N16743145 0 520
R_U1_U10_R2         U1_U10_N51695 U1_HICCUP  1  
V_U1_U10_V4         U1_U10_N16747969 0 16384.5
C_U1_U10_C1         0 U1_U10_N09606  500n IC=0 
X_U1_U10_U26         U1_U10_N16793081 U1_U10_N16787205 U1_U10_N16778348
+  MONONEG_PS PARAMS: PW=10e-6
G_U1_U10_G3         0 U1_U10_N09606 U1_U10_N179884 0 1
V_U1_U10_V3         U1_U10_N16748025 0 16400
E_U1_U10_ABM9         U1_U10_N16793081 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
E_U1_U10_ABM8         U1_U10_N16764636 0 VALUE { {IF(V(COMP) > 2.75,1,0)}    }
V_U1_U10_V2         U1_U10_N16742499 0 512.5
X_U1_U10_U610         U1_U10_N16747883 U1_U10_N16747875 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U10_U27         U1_U10_N16747819 U1_U10_N16748095 U1_U10_N16748133
+  MONONEG_PS PARAMS: PW=500e-9
R_U1_U10_R4         0 U1_U10_N16778348  1e8  
X_U1_U10_U28         U1_HICCUP U1_SYSCLK U1_U10_N16747819 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_U611         U1_U10_N16747883 U1_U10_N16747875 U1_U10_H_END
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U10_S2    U1_U10_N16735952 0 U1_U10_N09606 0 Hiccup_U1_U10_S2 
R_U1_U10_R6         0 U1_U10_N180928  1e8  
X_U1_U10_U25         U1_U10_N16770690 U1_U10_N179884 U1_U10_N180928 MONONEG_PS
+  PARAMS: PW=500e-9
X_U1_U10_U612         U1_U10_N16747961 U1_U10_N16747969 U1_U10_N16747937
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U10_C4         0 U1_U10_N16747883  1n  
G_U1_U10_G4         0 U1_U10_N16747961 U1_U10_N16748095 0 1
R_U1_U10_R7         0 U1_U10_N16748133  1e8  
D_U1_U10_D11         U1_U10_N16747961 U1_U10_N16748025 D_D1 
C_U1_U10_C3         0 U1_U10_N16747961  500n IC=0 
X_U1_U10_U608         U1_U10_N51695 U1_U10_N16740659 U1_U10_N47452
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U10_C2         0 U1_U10_N51695  1n  
X_U1_U10_S3    U1_U10_H_END 0 U1_U10_N16747961 0 Hiccup_U1_U10_S3 
R_U1_U10_R3         U1_U10_N16747883 U1_U10_N16747937  1  
X_U1_U4_U2         U1_HICCUP U1_U4_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_U4_E1         U1_U4_N16678976 0 SS_TR AGND 1
R_U1_U4_R15         U1_U4_N16639089 U1_U4_N7398492  1  
D_U1_U4_D63         AGND SS_TR D_D1 
X_U1_U4_U1         U1_SDWN U1_U4_N16637245 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_U4_R14         U1_U4_N16569567 U1_VREF_GM  1  
V_U1_U4_V72         U1_U4_N7406021 AGND -0.1mVdc
G_U1_U4_ABMII1         U1_U4_N7397984 SS_TR VALUE { {IF(V(U1_U4_N16572832) >
+  0.5,5u,0)}    }
D_U1_U4_D62         SS_TR U1_U4_N7397984 D_D1 
X_U1_U4_U825         U1_SDWN U1_OCB U1_HICCUP U1_U4_N16639089 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C8         AGND SS_TR  0.1p  
V_U1_U4_V70         U1_U4_N7397984 0 1.7
X_U1_U4_U827         U1_U4_HICCUP_N U1_U4_N16637245 U1_U4_N16572832
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C15         0 U1_U4_N7398492  100n  
C_U1_U4_C14         0 U1_VREF_GM  1n  
E_U1_U4_ABM174         U1_U4_N16569567 0 VALUE { IF(V(U1_U4_N16678976) < 0.49,
+  V(U1_U4_N16678976) - 30m,IF(V(U1_U4_N16678976) > 0.87,  
+  0.6,  88.304*V(U1_U4_N16678976)**6 - 437.9*V(U1_U4_N16678976)**5 +
+  884.73*V(U1_U4_N16678976)**4  
+ - 930.23*V(U1_U4_N16678976)**3 + 534.68*V(U1_U4_N16678976)**2 -
+  158.16*V(U1_U4_N16678976) + 19.167))  }
X_U1_U4_S68    U1_U4_N7398492 0 SS_TR U1_U4_N7406021 SoftStart_U1_U4_S68 
R_R4         N16544000 COMP  2k  
C_C2         0 VIN_0  1u IC=0 
R_R6         VOUT2 VOUT1  0.1m  
.ENDS TPSM84824_TRANS
*$
.IC         V(EN )=0
.IC         V(SS_TR )=0
*$
.subckt Driver_U1_U8_S4 1 2 3 4  
S_U1_U8_S4         3 4 1 2 _U1_U8_S4
RS_U1_U8_S4         1 2 1G
.MODEL         _U1_U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S4
*$
.subckt Driver_U1_U8_S30 1 2 3 4  
S_U1_U8_S30         3 4 1 2 _U1_U8_S30
RS_U1_U8_S30         1 2 1G
.MODEL         _U1_U8_S30 VSWITCH Roff=10e6 Ron=14m Voff=0.4 Von=1.1
.ends Driver_U1_U8_S30
*$
.subckt Driver_U1_U8_H2 1 2 3 4  
H_U1_U8_H2         3 4 VH_U1_U8_H2 -1
VH_U1_U8_H2         1 2 0V
.ends Driver_U1_U8_H2
*$
.subckt Driver_U1_U8_S3 1 2 3 4  
S_U1_U8_S3         3 4 1 2 _U1_U8_S3
RS_U1_U8_S3         1 2 1G
.MODEL         _U1_U8_S3 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S3
*$
.subckt Driver_U1_U8_H1 1 2 3 4  
H_U1_U8_H1         3 4 VH_U1_U8_H1 1
VH_U1_U8_H1         1 2 0V
.ends Driver_U1_U8_H1
*$
.subckt Driver_U1_U8_S31 1 2 3 4  
S_U1_U8_S31         3 4 1 2 _U1_U8_S31
RS_U1_U8_S31         1 2 1G
.MODEL         _U1_U8_S31 VSWITCH Roff=10e6 Ron=6m Voff=0.4 Von=1.1
.ends Driver_U1_U8_S31
*$
.subckt Driver_U1_U8_H3 1 2 3 4  
H_U1_U8_H3         3 4 VH_U1_U8_H3 -1
VH_U1_U8_H3         1 2 0V
.ends Driver_U1_U8_H3
*$
.subckt Driver_U1_U8_S5 1 2 3 4  
S_U1_U8_S5         3 4 1 2 _U1_U8_S5
RS_U1_U8_S5         1 2 1G
.MODEL         _U1_U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S5
*$
.subckt Driver_U1_U8_S2 1 2 3 4  
S_U1_U8_S2         3 4 1 2 _U1_U8_S2
RS_U1_U8_S2         1 2 1G
.MODEL         _U1_U8_S2 VSWITCH Roff=10e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S2
*$
.subckt Driver_U1_U8_S34 1 2 3 4  
S_U1_U8_S34         3 4 1 2 _U1_U8_S34
RS_U1_U8_S34         1 2 1G
.MODEL         _U1_U8_S34 VSWITCH Roff=10e6 Ron=10 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S34
*$
.subckt PGOOD_U1_U9_S20 1 2 3 4  
S_U1_U9_S20         3 4 1 2 _U1_U9_S20
RS_U1_U9_S20         1 2 1G
.MODEL         _U1_U9_S20 VSWITCH Roff=100e6 Ron=92 Voff=0.2 Von=0.8
.ends PGOOD_U1_U9_S20
*$
.subckt Oscillator_U1_U3_H1 1 2 3 4  
H_U1_U3_H1         3 4 VH_U1_U3_H1 1
VH_U1_U3_H1         1 2 0V
.ends Oscillator_U1_U3_H1
*$
.subckt Oscillator_U1_U3_S26 1 2 3 4  
S_U1_U3_S26         3 4 1 2 _U1_U3_S26
RS_U1_U3_S26         1 2 1G
.MODEL         _U1_U3_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U1_U3_S26
*$
.subckt Hiccup_U1_U10_S2 1 2 3 4  
S_U1_U10_S2         3 4 1 2 _U1_U10_S2
RS_U1_U10_S2         1 2 1G
.MODEL         _U1_U10_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U1_U10_S2
*$
.subckt Hiccup_U1_U10_S3 1 2 3 4  
S_U1_U10_S3         3 4 1 2 _U1_U10_S3
RS_U1_U10_S3         1 2 1G
.MODEL         _U1_U10_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U1_U10_S3
*$
.subckt SoftStart_U1_U4_S68 1 2 3 4  
S_U1_U4_S68         3 4 1 2 _U1_U4_S68
RS_U1_U4_S68         1 2 1G
.MODEL         _U1_U4_S68 VSWITCH Roff=100e6 Ron=500 Voff=0.2 Von=0.8
.ends SoftStart_U1_U4_S68
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.model D_D d
+ is=1e-015
+ n=0.1
+ tt=1e-011
*$
.SUBCKT myD_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS myD_D1
*$
.subckt D_D 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.1
+ tt=1e-011
.ends D_D
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u 
****buffer*********
*Rin in 0 1e11
*Cin in 0 0.01pF
*VS VSUP 0 DC 1
***** boolean ************
*EBUF1 Y1 0 VALUE={IF(V(in) > 0.5, 1, 0)}
*ROUTpp1 Y1 0 1e11
***** add delay lines ****
*XNSW1 Y2 Y1  0 NSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*XPSW1 Y2 Y1 VSUP PSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*CDEL1 Y2 0 1pF
*ETHRESH Y3 0 VALUE={IF(V(Y2) > 0.5, 1, 0)}
*ROUTp Y3 0 1e11
** add rise and fall *****
*XNSW2 Y4 Y3 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*XPSW2 Y4 Y3 VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*CDEL2 Y4 0 1pF
*************XOR2***********
*EXOR2 P 0 VALUE={IF(V(in) > 0.5 ^ V(Y4) > 0.5 , 1, 0)}
*ROUTpp2 P 0 1e11
***********AND************
*EAND2 Y5 0 VALUE={IF(V(Y4) > 0.5 & V(P) > 0.5 , 0, 1)}
*ROUTpp3 Y5 0 1e11
** add rise and fall *****
*XNSW3 Q Y5 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW3 Q Y5 VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*CDEL3 Q 0 1pF IC=0
***********end of AND2********************
** add rise and fall + inversion *****
*XNSW4 Qn Q 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*XPSW4 Qn Q VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
*CDEL4 Qn 0 1pF 
*************another take on delay**************
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$