Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Fri Sep 20 13:26:10 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[139]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[139]:D
  Delay (ns):              0.172
  Slack (ns):              0.036
  Arrival (ns):            3.781
  Required (ns):           3.745

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[46]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[46]:D
  Delay (ns):              0.178
  Slack (ns):              0.039
  Arrival (ns):            3.804
  Required (ns):           3.765

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[16]:D
  Delay (ns):              0.185
  Slack (ns):              0.046
  Arrival (ns):            3.788
  Required (ns):           3.742

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_197/gen_odt_sh[2].sd_odt_sh[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rd_cmd_sh[1]:D
  Delay (ns):              0.187
  Slack (ns):              0.047
  Arrival (ns):            3.815
  Required (ns):           3.768

Path 5
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[2]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[2]:D
  Delay (ns):              0.188
  Slack (ns):              0.048
  Arrival (ns):            1.949
  Required (ns):           1.901

Path 6
  From: CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[0]:CLK
  To:   CORAXITOAHBL_0_0/CORAXITOAHBL_0_0/U_wrFIFORAM/wrAddrReg[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.053
  Arrival (ns):            1.954
  Required (ns):           1.901

Path 7
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.198
  Slack (ns):              0.062
  Arrival (ns):            1.970
  Required (ns):           1.908

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[126]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[126]:D
  Delay (ns):              0.172
  Slack (ns):              0.062
  Arrival (ns):            3.792
  Required (ns):           3.730

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wrap_write_wrap_address_reg[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_cmd_wr_data[24]:D
  Delay (ns):              0.204
  Slack (ns):              0.062
  Arrival (ns):            3.818
  Required (ns):           3.756

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_addr_Z[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/lrscAddr[3]:D
  Delay (ns):              0.192
  Slack (ns):              0.062
  Arrival (ns):            1.948
  Required (ns):           1.886

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[27]:D
  Delay (ns):              0.170
  Slack (ns):              0.063
  Arrival (ns):            3.799
  Required (ns):           3.736

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[59]:D
  Delay (ns):              0.168
  Slack (ns):              0.063
  Arrival (ns):            3.790
  Required (ns):           3.727

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_25:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_24:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            3.752
  Required (ns):           3.689

Path 14
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.740
  Required (ns):           3.676

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s1:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.756
  Required (ns):           3.692

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.770
  Required (ns):           3.706

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[8]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.751
  Required (ns):           3.687

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_0_[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[3]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.767
  Required (ns):           3.702

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.758
  Required (ns):           3.693

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.757
  Required (ns):           3.692

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[13]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.752
  Required (ns):           3.687

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][140]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.742
  Required (ns):           3.677

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_111/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_111/s1:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.747
  Required (ns):           3.682

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            1.898
  Required (ns):           1.833

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.765
  Required (ns):           3.700

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_4:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_3_1:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.752
  Required (ns):           3.687

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.735
  Required (ns):           3.669

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[32].data_shifter[32][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.772
  Required (ns):           3.706

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][19]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.771
  Required (ns):           3.705

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.771
  Required (ns):           3.705

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_80/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_80/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[23]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[23]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.755
  Required (ns):           3.689

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_3_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_2_1:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.753
  Required (ns):           3.687

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_tag[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[1]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            1.904
  Required (ns):           1.838

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_0_[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[4]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.755
  Required (ns):           3.688

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_0_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[110]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.774
  Required (ns):           3.707

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.760
  Required (ns):           3.693

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[32].data_shifter[32][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_130/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_130/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_54/MSC_i_56/MSC_i_59/s0:D
  Delay (ns):              0.176
  Slack (ns):              0.067
  Arrival (ns):            3.805
  Required (ns):           3.738

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[72]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_145/dfi_rddata_w0_r[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.750
  Required (ns):           3.683

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.766
  Required (ns):           3.699

Path 44
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.737
  Required (ns):           3.669

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][56]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            3.752
  Required (ns):           3.684

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            3.760
  Required (ns):           3.692

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.758
  Required (ns):           3.690

Path 48
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.897
  Required (ns):           1.828

Path 49
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.745
  Required (ns):           3.676

Path 50
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.727
  Required (ns):           3.658

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_mask_p2_po_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][144]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.761
  Required (ns):           3.692

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[115]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.766
  Required (ns):           3.697

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[122]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.763
  Required (ns):           3.694

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.764
  Required (ns):           3.695

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[8]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.769
  Required (ns):           3.700

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/din_gray_r[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_21/MSC_i_22/MSC_i_24/MSC_i_26/MSC_i_33/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.765
  Required (ns):           3.696

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            1.898
  Required (ns):           1.829

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.740
  Required (ns):           3.671

Path 59
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[24]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.898
  Required (ns):           1.828

Path 60
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.727
  Required (ns):           3.657

Path 63
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.752
  Required (ns):           3.682

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.763
  Required (ns):           3.693

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[44]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.761
  Required (ns):           3.691

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[51]:D
  Delay (ns):              0.175
  Slack (ns):              0.070
  Arrival (ns):            3.797
  Required (ns):           3.727

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[87]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.758
  Required (ns):           3.688

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.770
  Required (ns):           3.700

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[40]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.763
  Required (ns):           3.693

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[66]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.743
  Required (ns):           3.673

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.767
  Required (ns):           3.697

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_16:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            3.741
  Required (ns):           3.671

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_26:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 74
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/sDat[21]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/latAWSIZE[1]:D
  Delay (ns):              0.179
  Slack (ns):              0.071
  Arrival (ns):            1.955
  Required (ns):           1.884

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.763
  Required (ns):           3.692

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.763
  Required (ns):           3.692

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][16]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.766
  Required (ns):           3.695

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.774
  Required (ns):           3.703

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[11]:D
  Delay (ns):              0.139
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r1[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_bank_r2[1]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.761
  Required (ns):           3.690

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][63]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[61]:D
  Delay (ns):              0.137
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/din_gray_r[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_51/MSC_i_52/MSC_i_64/MSC_i_65/MSC_i_70/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.758
  Required (ns):           3.687

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_93/s1:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.759
  Required (ns):           3.688

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[38]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.763
  Required (ns):           3.692

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[81]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[81]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.755
  Required (ns):           3.684

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.745
  Required (ns):           3.673

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.745
  Required (ns):           3.673

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.769
  Required (ns):           3.697

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[40].data_shifter[40][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[39].data_shifter[39][0]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/mr_reload_sm[3]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.763
  Required (ns):           3.691

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[14]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.764
  Required (ns):           3.692

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[15]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.767
  Required (ns):           3.695

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[4]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.764
  Required (ns):           3.692

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[47]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[47]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.753
  Required (ns):           3.681

Path 95
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.769
  Required (ns):           3.697

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_24:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_23:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 97
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_9:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_8:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676

Path 98
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_18:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_17:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.743
  Required (ns):           3.671

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.139
  Slack (ns):              0.073
  Arrival (ns):            3.730
  Required (ns):           3.657

Path 100
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.752
  Required (ns):           3.679

