

================================================================
== Vivado HLS Report for 'sampleRNN_GRU'
================================================================
* Date:           Sun Mar 10 19:47:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        sampleRNN_GRU
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.564|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34724|  34724|  34724|  34724|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |     66|     66|         4|          1|          1|     64|    yes   |
        |- Loop 2     |     66|     66|         4|          1|          1|     64|    yes   |
        |- Loop 3     |  12290|  12290|         4|          1|          1|  12288|    yes   |
        |- Loop 4     |  12290|  12290|         4|          1|          1|  12288|    yes   |
        |- Loop 5     |    194|    194|         4|          1|          1|    192|    yes   |
        |- Loop 6     |    194|    194|         4|          1|          1|    192|    yes   |
        |- Loop 7     |   9216|   9216|        48|          -|          -|    192|    no    |
        | + Loop 7.1  |     44|     44|        11|          -|          -|      4|    no    |
        |- Loop 8     |    393|    393|        11|          1|          1|    384|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 7
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 4, States = { 17 18 19 20 }
  Pipeline-4 : II = 1, D = 4, States = { 22 23 24 25 }
  Pipeline-5 : II = 1, D = 4, States = { 27 28 29 30 }
  Pipeline-6 : II = 1, D = 11, States = { 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	11  / (exitcond2)
	8  / (!exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	12  / true
12 --> 
	16  / (exitcond3)
	13  / (!exitcond3)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
16 --> 
	17  / true
17 --> 
	21  / (exitcond4)
	18  / (!exitcond4)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
	22  / true
22 --> 
	26  / (exitcond5)
	23  / (!exitcond5)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	22  / true
26 --> 
	27  / true
27 --> 
	31  / (exitcond6)
	28  / (!exitcond6)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	27  / true
31 --> 
	32  / true
32 --> 
	33  / (!exitcond7)
	46  / (exitcond7)
33 --> 
	34  / (!exitcond8)
	44  / (exitcond8)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	33  / true
44 --> 
	45  / true
45 --> 
	32  / true
46 --> 
	57  / (exitcond)
	47  / (!exitcond)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	46  / true
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %input_data), !map !98"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last), !map !104"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %output_data), !map !108"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last), !map !114"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @sampleRNN_GRU_str) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_V = alloca [64 x i32], align 4" [main.cpp:27]   --->   Operation 63 'alloca' 'x_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%h0_V = alloca [64 x i32], align 4" [main.cpp:27]   --->   Operation 64 'alloca' 'h0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out1_V = alloca [384 x i32], align 4" [main.cpp:28]   --->   Operation 65 'alloca' 'out1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%w_ih_V = alloca [12288 x i32], align 4" [main.cpp:29]   --->   Operation 66 'alloca' 'w_ih_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%b_ih_V = alloca [192 x i32], align 4" [main.cpp:29]   --->   Operation 67 'alloca' 'b_ih_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w_hh_V = alloca [12288 x i32], align 4" [main.cpp:29]   --->   Operation 68 'alloca' 'w_hh_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%b_hh_V = alloca [192 x i32], align 4" [main.cpp:29]   --->   Operation 69 'alloca' 'b_hh_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:21]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_data, i1* %input_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %output_data, i1* %output_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.76ns)   --->   "br label %0" [main.cpp:33]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i7 [ %i_8, %_ifconv ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 74 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i, -64" [main.cpp:33]   --->   Operation 75 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.87ns)   --->   "%i_8 = add i7 %i, 1" [main.cpp:33]   --->   Operation 77 'add' 'i_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader246.preheader, label %_ifconv" [main.cpp:33]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (0.00ns)   --->   "%empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 79 'read' 'empty_15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 8.33>
ST_3 : Operation 80 [1/2] (0.00ns)   --->   "%empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 80 'read' 'empty_15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_data_val = extractvalue { float, i1 } %empty_15, 0"   --->   Operation 81 'extractvalue' 'input_data_val' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (5.54ns)   --->   "%d_assign_s = fpext float %input_data_val to double" [main.cpp:35]   --->   Operation 82 'fpext' 'd_assign_s' <Predicate = (!exitcond1)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [main.cpp:35]   --->   Operation 83 'bitcast' 'ireg_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %ireg_V to i63" [main.cpp:35]   --->   Operation 84 'trunc' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [main.cpp:35]   --->   Operation 85 'bitselect' 'isneg' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [main.cpp:35]   --->   Operation 86 'partselect' 'exp_tmp_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i64 %ireg_V to i52" [main.cpp:35]   --->   Operation 87 'trunc' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.78ns)   --->   "%tmp_9 = icmp eq i63 %tmp_8, 0" [main.cpp:35]   --->   Operation 88 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.70>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = zext i11 %exp_tmp_V to i12" [main.cpp:35]   --->   Operation 89 'zext' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_22)" [main.cpp:35]   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_s to i54" [main.cpp:35]   --->   Operation 91 'zext' 'p_Result_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [main.cpp:35]   --->   Operation 92 'sub' 'man_V_1' <Predicate = (!exitcond1 & isneg)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [main.cpp:35]   --->   Operation 93 'select' 'man_V_2' <Predicate = (!exitcond1)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_4" [main.cpp:35]   --->   Operation 94 'sub' 'F2' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.99ns)   --->   "%tmp_1 = icmp sgt i12 %F2, 16" [main.cpp:35]   --->   Operation 95 'icmp' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.54ns)   --->   "%tmp_3 = add i12 -16, %F2" [main.cpp:35]   --->   Operation 96 'add' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.54ns)   --->   "%tmp_5 = sub i12 16, %F2" [main.cpp:35]   --->   Operation 97 'sub' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_1, i12 %tmp_3, i12 %tmp_5" [main.cpp:35]   --->   Operation 98 'select' 'sh_amt' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.99ns)   --->   "%tmp_6 = icmp eq i12 %F2, 16" [main.cpp:35]   --->   Operation 99 'icmp' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i54 %man_V_2 to i32" [main.cpp:35]   --->   Operation 100 'trunc' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_31 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [main.cpp:35]   --->   Operation 101 'partselect' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.48ns)   --->   "%icmp = icmp eq i7 %tmp_31, 0" [main.cpp:35]   --->   Operation 102 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_9, %tmp_6" [main.cpp:35]   --->   Operation 103 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [main.cpp:35]   --->   Operation 104 'xor' 'sel_tmp6' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_1, %sel_tmp6" [main.cpp:35]   --->   Operation 105 'and' 'sel_tmp7' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_1" [main.cpp:35]   --->   Operation 106 'or' 'sel_tmp21_demorgan' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [main.cpp:35]   --->   Operation 107 'xor' 'sel_tmp3' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [main.cpp:35]   --->   Operation 108 'and' 'sel_tmp4' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.56>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [main.cpp:33]   --->   Operation 109 'specregionbegin' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:34]   --->   Operation 110 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [main.cpp:35]   --->   Operation 111 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [main.cpp:35]   --->   Operation 112 'sext' 'sh_amt_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.99ns)   --->   "%tmp_10 = icmp ult i12 %sh_amt, 54" [main.cpp:35]   --->   Operation 113 'icmp' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_14 = zext i32 %sh_amt_cast to i54" [main.cpp:35]   --->   Operation 114 'zext' 'tmp_14' <Predicate = (!exitcond1 & !sel_tmp4)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_16 = ashr i54 %man_V_2, %tmp_14" [main.cpp:35]   --->   Operation 115 'ashr' 'tmp_16' <Predicate = (!exitcond1 & !sel_tmp4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_34 = trunc i54 %tmp_16 to i32" [main.cpp:35]   --->   Operation 116 'trunc' 'tmp_34' <Predicate = (!exitcond1 & !sel_tmp4)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%storemerge = select i1 %isneg, i32 -1, i32 0" [main.cpp:35]   --->   Operation 117 'select' 'storemerge' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_17 = shl i32 %tmp_24, %sh_amt_cast" [main.cpp:35]   --->   Operation 118 'shl' 'tmp_17' <Predicate = (!exitcond1 & sel_tmp4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_9, true" [main.cpp:35]   --->   Operation 119 'xor' 'sel_tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_6, %sel_tmp1" [main.cpp:35]   --->   Operation 120 'and' 'sel_tmp2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_10, true" [main.cpp:35]   --->   Operation 121 'xor' 'sel_tmp8' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [main.cpp:35]   --->   Operation 122 'and' 'sel_tmp9' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_10" [main.cpp:35]   --->   Operation 123 'and' 'sel_tmp' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i32 %tmp_17, i32 %tmp_34" [main.cpp:35]   --->   Operation 124 'select' 'newSel' <Predicate = (!exitcond1)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [main.cpp:35]   --->   Operation 125 'or' 'or_cond' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_24" [main.cpp:35]   --->   Operation 126 'select' 'newSel1' <Predicate = (!exitcond1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [main.cpp:35]   --->   Operation 127 'or' 'or_cond1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [main.cpp:35]   --->   Operation 128 'select' 'newSel2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [main.cpp:35]   --->   Operation 129 'or' 'or_cond2' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0" [main.cpp:35]   --->   Operation 130 'select' 'newSel3' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp" [main.cpp:35]   --->   Operation 131 'getelementptr' 'x_V_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %newSel3, i32* %x_V_addr, align 4" [main.cpp:35]   --->   Operation 132 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)" [main.cpp:36]   --->   Operation 133 'specregionend' 'empty_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "br label %0" [main.cpp:33]   --->   Operation 134 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.76>
ST_6 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader246" [main.cpp:38]   --->   Operation 135 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 3> <Delay = 2.46>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_9, %_ifconv24 ], [ 0, %.preheader246.preheader ]"   --->   Operation 136 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i_1, -64" [main.cpp:38]   --->   Operation 137 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 138 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (1.87ns)   --->   "%i_9 = add i7 %i_1, 1" [main.cpp:38]   --->   Operation 139 'add' 'i_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader245.preheader, label %_ifconv24" [main.cpp:38]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (0.00ns)   --->   "%empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 141 'read' 'empty_18' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 4> <Delay = 8.33>
ST_8 : Operation 142 [1/2] (0.00ns)   --->   "%empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 142 'read' 'empty_18' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%input_data_val1 = extractvalue { float, i1 } %empty_18, 0"   --->   Operation 143 'extractvalue' 'input_data_val1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (5.54ns)   --->   "%d_assign_1 = fpext float %input_data_val1 to double" [main.cpp:40]   --->   Operation 144 'fpext' 'd_assign_1' <Predicate = (!exitcond2)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [main.cpp:40]   --->   Operation 145 'bitcast' 'ireg_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %ireg_V_1 to i63" [main.cpp:40]   --->   Operation 146 'trunc' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [main.cpp:40]   --->   Operation 147 'bitselect' 'isneg_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [main.cpp:40]   --->   Operation 148 'partselect' 'exp_tmp_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %ireg_V_1 to i52" [main.cpp:40]   --->   Operation 149 'trunc' 'tmp_50' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (2.78ns)   --->   "%tmp_15 = icmp eq i63 %tmp_40, 0" [main.cpp:40]   --->   Operation 150 'icmp' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 6.70>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_12 = zext i11 %exp_tmp_V_1 to i12" [main.cpp:40]   --->   Operation 151 'zext' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_13 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_50)" [main.cpp:40]   --->   Operation 152 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_1 = zext i53 %tmp_13 to i54" [main.cpp:40]   --->   Operation 153 'zext' 'p_Result_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_1" [main.cpp:40]   --->   Operation 154 'sub' 'man_V_4' <Predicate = (!exitcond2 & isneg_1)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_1" [main.cpp:40]   --->   Operation 155 'select' 'man_V_5' <Predicate = (!exitcond2)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %tmp_12" [main.cpp:40]   --->   Operation 156 'sub' 'F2_1' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (1.99ns)   --->   "%tmp_18 = icmp sgt i12 %F2_1, 16" [main.cpp:40]   --->   Operation 157 'icmp' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.54ns)   --->   "%tmp_19 = add i12 -16, %F2_1" [main.cpp:40]   --->   Operation 158 'add' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.54ns)   --->   "%tmp_20 = sub i12 16, %F2_1" [main.cpp:40]   --->   Operation 159 'sub' 'tmp_20' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %tmp_18, i12 %tmp_19, i12 %tmp_20" [main.cpp:40]   --->   Operation 160 'select' 'sh_amt_1' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (1.99ns)   --->   "%tmp_21 = icmp eq i12 %F2_1, 16" [main.cpp:40]   --->   Operation 161 'icmp' 'tmp_21' <Predicate = (!exitcond2)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i54 %man_V_5 to i32" [main.cpp:40]   --->   Operation 162 'trunc' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [main.cpp:40]   --->   Operation 163 'partselect' 'tmp_58' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_58, 0" [main.cpp:40]   --->   Operation 164 'icmp' 'icmp1' <Predicate = (!exitcond2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.97ns)   --->   "%sel_tmp31_demorgan = or i1 %tmp_15, %tmp_21" [main.cpp:40]   --->   Operation 165 'or' 'sel_tmp31_demorgan' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp11 = xor i1 %sel_tmp31_demorgan, true" [main.cpp:40]   --->   Operation 166 'xor' 'sel_tmp11' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp12 = and i1 %tmp_18, %sel_tmp11" [main.cpp:40]   --->   Operation 167 'and' 'sel_tmp12' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_18" [main.cpp:40]   --->   Operation 168 'or' 'sel_tmp46_demorgan' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %sel_tmp46_demorgan, true" [main.cpp:40]   --->   Operation 169 'xor' 'sel_tmp16' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %icmp1, %sel_tmp16" [main.cpp:40]   --->   Operation 170 'and' 'sel_tmp17' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 8.56>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [main.cpp:38]   --->   Operation 171 'specregionbegin' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:39]   --->   Operation 172 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_7 = zext i7 %i_1 to i64" [main.cpp:40]   --->   Operation 173 'zext' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [main.cpp:40]   --->   Operation 174 'sext' 'sh_amt_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.99ns)   --->   "%tmp_23 = icmp ult i12 %sh_amt_1, 54" [main.cpp:40]   --->   Operation 175 'icmp' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_29 = zext i32 %sh_amt_1_cast to i54" [main.cpp:40]   --->   Operation 176 'zext' 'tmp_29' <Predicate = (!exitcond2 & !sel_tmp17)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_32 = ashr i54 %man_V_5, %tmp_29" [main.cpp:40]   --->   Operation 177 'ashr' 'tmp_32' <Predicate = (!exitcond2 & !sel_tmp17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_61 = trunc i54 %tmp_32 to i32" [main.cpp:40]   --->   Operation 178 'trunc' 'tmp_61' <Predicate = (!exitcond2 & !sel_tmp17)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%storemerge2 = select i1 %isneg_1, i32 -1, i32 0" [main.cpp:40]   --->   Operation 179 'select' 'storemerge2' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_33 = shl i32 %tmp_56, %sh_amt_1_cast" [main.cpp:40]   --->   Operation 180 'shl' 'tmp_33' <Predicate = (!exitcond2 & sel_tmp17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp5 = xor i1 %tmp_15, true" [main.cpp:40]   --->   Operation 181 'xor' 'sel_tmp5' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp10 = and i1 %tmp_21, %sel_tmp5" [main.cpp:40]   --->   Operation 182 'and' 'sel_tmp10' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp14)   --->   "%sel_tmp13 = xor i1 %tmp_23, true" [main.cpp:40]   --->   Operation 183 'xor' 'sel_tmp13' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp14 = and i1 %sel_tmp12, %sel_tmp13" [main.cpp:40]   --->   Operation 184 'and' 'sel_tmp14' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%sel_tmp15 = and i1 %sel_tmp12, %tmp_23" [main.cpp:40]   --->   Operation 185 'and' 'sel_tmp15' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp17, i32 %tmp_33, i32 %tmp_61" [main.cpp:40]   --->   Operation 186 'select' 'newSel4' <Predicate = (!exitcond2)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %sel_tmp17, %sel_tmp15" [main.cpp:40]   --->   Operation 187 'or' 'or_cond3' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel5 = select i1 %sel_tmp14, i32 %storemerge2, i32 %tmp_56" [main.cpp:40]   --->   Operation 188 'select' 'newSel5' <Predicate = (!exitcond2)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%or_cond4 = or i1 %sel_tmp14, %sel_tmp10" [main.cpp:40]   --->   Operation 189 'or' 'or_cond4' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5" [main.cpp:40]   --->   Operation 190 'select' 'newSel6' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %or_cond3, %or_cond4" [main.cpp:40]   --->   Operation 191 'or' 'or_cond5' <Predicate = (!exitcond2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel7 = select i1 %or_cond5, i32 %newSel6, i32 0" [main.cpp:40]   --->   Operation 192 'select' 'newSel7' <Predicate = (!exitcond2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%h0_V_addr = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_7" [main.cpp:40]   --->   Operation 193 'getelementptr' 'h0_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (3.25ns)   --->   "store i32 %newSel7, i32* %h0_V_addr, align 4" [main.cpp:40]   --->   Operation 194 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_11)" [main.cpp:41]   --->   Operation 195 'specregionend' 'empty_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader246" [main.cpp:38]   --->   Operation 196 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 197 [1/1] (1.76ns)   --->   "br label %.preheader245" [main.cpp:43]   --->   Operation 197 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 5> <Delay = 3.18>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%i_2 = phi i14 [ %i_10, %_ifconv49 ], [ 0, %.preheader245.preheader ]"   --->   Operation 198 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (2.20ns)   --->   "%exitcond3 = icmp eq i14 %i_2, -4096" [main.cpp:43]   --->   Operation 199 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)"   --->   Operation 200 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.81ns)   --->   "%i_10 = add i14 %i_2, 1" [main.cpp:43]   --->   Operation 201 'add' 'i_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader244.preheader, label %_ifconv49" [main.cpp:43]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [2/2] (0.00ns)   --->   "%empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 203 'read' 'empty_21' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 6> <Delay = 8.33>
ST_13 : Operation 204 [1/2] (0.00ns)   --->   "%empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 204 'read' 'empty_21' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%input_data_val2 = extractvalue { float, i1 } %empty_21, 0"   --->   Operation 205 'extractvalue' 'input_data_val2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (5.54ns)   --->   "%d_assign_2 = fpext float %input_data_val2 to double" [main.cpp:45]   --->   Operation 206 'fpext' 'd_assign_2' <Predicate = (!exitcond3)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [main.cpp:45]   --->   Operation 207 'bitcast' 'ireg_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %ireg_V_2 to i63" [main.cpp:45]   --->   Operation 208 'trunc' 'tmp_72' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [main.cpp:45]   --->   Operation 209 'bitselect' 'isneg_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [main.cpp:45]   --->   Operation 210 'partselect' 'exp_tmp_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i64 %ireg_V_2 to i52" [main.cpp:45]   --->   Operation 211 'trunc' 'tmp_77' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (2.78ns)   --->   "%tmp_30 = icmp eq i63 %tmp_72, 0" [main.cpp:45]   --->   Operation 212 'icmp' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 6.70>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_27 = zext i11 %exp_tmp_V_2 to i12" [main.cpp:45]   --->   Operation 213 'zext' 'tmp_27' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_77)" [main.cpp:45]   --->   Operation 214 'bitconcatenate' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i53 %tmp_28 to i54" [main.cpp:45]   --->   Operation 215 'zext' 'p_Result_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_2" [main.cpp:45]   --->   Operation 216 'sub' 'man_V_7' <Predicate = (!exitcond3 & isneg_2)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %isneg_2, i54 %man_V_7, i54 %p_Result_2" [main.cpp:45]   --->   Operation 217 'select' 'man_V_8' <Predicate = (!exitcond3)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %tmp_27" [main.cpp:45]   --->   Operation 218 'sub' 'F2_2' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (1.99ns)   --->   "%tmp_35 = icmp sgt i12 %F2_2, 16" [main.cpp:45]   --->   Operation 219 'icmp' 'tmp_35' <Predicate = (!exitcond3)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (1.54ns)   --->   "%tmp_36 = add i12 -16, %F2_2" [main.cpp:45]   --->   Operation 220 'add' 'tmp_36' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (1.54ns)   --->   "%tmp_37 = sub i12 16, %F2_2" [main.cpp:45]   --->   Operation 221 'sub' 'tmp_37' <Predicate = (!exitcond3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %tmp_35, i12 %tmp_36, i12 %tmp_37" [main.cpp:45]   --->   Operation 222 'select' 'sh_amt_2' <Predicate = (!exitcond3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (1.99ns)   --->   "%tmp_38 = icmp eq i12 %F2_2, 16" [main.cpp:45]   --->   Operation 223 'icmp' 'tmp_38' <Predicate = (!exitcond3)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i54 %man_V_8 to i32" [main.cpp:45]   --->   Operation 224 'trunc' 'tmp_88' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [main.cpp:45]   --->   Operation 225 'partselect' 'tmp_90' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (1.48ns)   --->   "%icmp2 = icmp eq i7 %tmp_90, 0" [main.cpp:45]   --->   Operation 226 'icmp' 'icmp2' <Predicate = (!exitcond3)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.97ns)   --->   "%sel_tmp56_demorgan = or i1 %tmp_30, %tmp_38" [main.cpp:45]   --->   Operation 227 'or' 'sel_tmp56_demorgan' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp56_demorgan, true" [main.cpp:45]   --->   Operation 228 'xor' 'sel_tmp20' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %tmp_35, %sel_tmp20" [main.cpp:45]   --->   Operation 229 'and' 'sel_tmp21' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp26)   --->   "%sel_tmp71_demorgan = or i1 %sel_tmp56_demorgan, %tmp_35" [main.cpp:45]   --->   Operation 230 'or' 'sel_tmp71_demorgan' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp26)   --->   "%sel_tmp25 = xor i1 %sel_tmp71_demorgan, true" [main.cpp:45]   --->   Operation 231 'xor' 'sel_tmp25' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp26 = and i1 %icmp2, %sel_tmp25" [main.cpp:45]   --->   Operation 232 'and' 'sel_tmp26' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 8.56>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [main.cpp:43]   --->   Operation 233 'specregionbegin' 'tmp_26' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:44]   --->   Operation 234 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_25 = zext i14 %i_2 to i64" [main.cpp:45]   --->   Operation 235 'zext' 'tmp_25' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%sh_amt_2_cast = sext i12 %sh_amt_2 to i32" [main.cpp:45]   --->   Operation 236 'sext' 'sh_amt_2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (1.99ns)   --->   "%tmp_39 = icmp ult i12 %sh_amt_2, 54" [main.cpp:45]   --->   Operation 237 'icmp' 'tmp_39' <Predicate = (!exitcond3)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_41 = zext i32 %sh_amt_2_cast to i54" [main.cpp:45]   --->   Operation 238 'zext' 'tmp_41' <Predicate = (!exitcond3 & !sel_tmp26)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_42 = ashr i54 %man_V_8, %tmp_41" [main.cpp:45]   --->   Operation 239 'ashr' 'tmp_42' <Predicate = (!exitcond3 & !sel_tmp26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_93 = trunc i54 %tmp_42 to i32" [main.cpp:45]   --->   Operation 240 'trunc' 'tmp_93' <Predicate = (!exitcond3 & !sel_tmp26)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%storemerge4 = select i1 %isneg_2, i32 -1, i32 0" [main.cpp:45]   --->   Operation 241 'select' 'storemerge4' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_43 = shl i32 %tmp_88, %sh_amt_2_cast" [main.cpp:45]   --->   Operation 242 'shl' 'tmp_43' <Predicate = (!exitcond3 & sel_tmp26)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp18 = xor i1 %tmp_30, true" [main.cpp:45]   --->   Operation 243 'xor' 'sel_tmp18' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp19 = and i1 %tmp_38, %sel_tmp18" [main.cpp:45]   --->   Operation 244 'and' 'sel_tmp19' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %tmp_39, true" [main.cpp:45]   --->   Operation 245 'xor' 'sel_tmp22' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %sel_tmp21, %sel_tmp22" [main.cpp:45]   --->   Operation 246 'and' 'sel_tmp23' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp24 = and i1 %sel_tmp21, %tmp_39" [main.cpp:45]   --->   Operation 247 'and' 'sel_tmp24' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel8 = select i1 %sel_tmp26, i32 %tmp_43, i32 %tmp_93" [main.cpp:45]   --->   Operation 248 'select' 'newSel8' <Predicate = (!exitcond3)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %sel_tmp26, %sel_tmp24" [main.cpp:45]   --->   Operation 249 'or' 'or_cond6' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel9 = select i1 %sel_tmp23, i32 %storemerge4, i32 %tmp_88" [main.cpp:45]   --->   Operation 250 'select' 'newSel9' <Predicate = (!exitcond3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond7 = or i1 %sel_tmp23, %sel_tmp19" [main.cpp:45]   --->   Operation 251 'or' 'or_cond7' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node newSel11)   --->   "%newSel10 = select i1 %or_cond6, i32 %newSel8, i32 %newSel9" [main.cpp:45]   --->   Operation 252 'select' 'newSel10' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond6, %or_cond7" [main.cpp:45]   --->   Operation 253 'or' 'or_cond8' <Predicate = (!exitcond3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel11 = select i1 %or_cond8, i32 %newSel10, i32 0" [main.cpp:45]   --->   Operation 254 'select' 'newSel11' <Predicate = (!exitcond3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%w_ih_V_addr = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_25" [main.cpp:45]   --->   Operation 255 'getelementptr' 'w_ih_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (3.25ns)   --->   "store i32 %newSel11, i32* %w_ih_V_addr, align 4" [main.cpp:45]   --->   Operation 256 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_26)" [main.cpp:46]   --->   Operation 257 'specregionend' 'empty_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "br label %.preheader245" [main.cpp:43]   --->   Operation 258 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 1.76>
ST_16 : Operation 259 [1/1] (1.76ns)   --->   "br label %.preheader244" [main.cpp:48]   --->   Operation 259 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 7> <Delay = 3.18>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%i_3 = phi i14 [ %i_11, %_ifconv74 ], [ 0, %.preheader244.preheader ]"   --->   Operation 260 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (2.20ns)   --->   "%exitcond4 = icmp eq i14 %i_3, -4096" [main.cpp:48]   --->   Operation 261 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12288, i64 12288, i64 12288)"   --->   Operation 262 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (1.81ns)   --->   "%i_11 = add i14 %i_3, 1" [main.cpp:48]   --->   Operation 263 'add' 'i_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader243.preheader, label %_ifconv74" [main.cpp:48]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [2/2] (0.00ns)   --->   "%empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 265 'read' 'empty_24' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 8> <Delay = 8.33>
ST_18 : Operation 266 [1/2] (0.00ns)   --->   "%empty_24 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 266 'read' 'empty_24' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%input_data_val3 = extractvalue { float, i1 } %empty_24, 0"   --->   Operation 267 'extractvalue' 'input_data_val3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (5.54ns)   --->   "%d_assign_3 = fpext float %input_data_val3 to double" [main.cpp:50]   --->   Operation 268 'fpext' 'd_assign_3' <Predicate = (!exitcond4)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_3 to i64" [main.cpp:50]   --->   Operation 269 'bitcast' 'ireg_V_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i64 %ireg_V_3 to i63" [main.cpp:50]   --->   Operation 270 'trunc' 'tmp_101' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [main.cpp:50]   --->   Operation 271 'bitselect' 'isneg_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [main.cpp:50]   --->   Operation 272 'partselect' 'exp_tmp_V_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i64 %ireg_V_3 to i52" [main.cpp:50]   --->   Operation 273 'trunc' 'tmp_142' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (2.78ns)   --->   "%tmp_48 = icmp eq i63 %tmp_101, 0" [main.cpp:50]   --->   Operation 274 'icmp' 'tmp_48' <Predicate = (!exitcond4)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.70>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_46 = zext i11 %exp_tmp_V_3 to i12" [main.cpp:50]   --->   Operation 275 'zext' 'tmp_46' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_47 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_142)" [main.cpp:50]   --->   Operation 276 'bitconcatenate' 'tmp_47' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%p_Result_3 = zext i53 %tmp_47 to i54" [main.cpp:50]   --->   Operation 277 'zext' 'p_Result_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (3.23ns)   --->   "%man_V_10 = sub i54 0, %p_Result_3" [main.cpp:50]   --->   Operation 278 'sub' 'man_V_10' <Predicate = (!exitcond4 & isneg_3)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.94ns)   --->   "%man_V_11 = select i1 %isneg_3, i54 %man_V_10, i54 %p_Result_3" [main.cpp:50]   --->   Operation 279 'select' 'man_V_11' <Predicate = (!exitcond4)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 280 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %tmp_46" [main.cpp:50]   --->   Operation 280 'sub' 'F2_3' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (1.99ns)   --->   "%tmp_49 = icmp sgt i12 %F2_3, 16" [main.cpp:50]   --->   Operation 281 'icmp' 'tmp_49' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [1/1] (1.54ns)   --->   "%tmp_51 = add i12 -16, %F2_3" [main.cpp:50]   --->   Operation 282 'add' 'tmp_51' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (1.54ns)   --->   "%tmp_52 = sub i12 16, %F2_3" [main.cpp:50]   --->   Operation 283 'sub' 'tmp_52' <Predicate = (!exitcond4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %tmp_49, i12 %tmp_51, i12 %tmp_52" [main.cpp:50]   --->   Operation 284 'select' 'sh_amt_3' <Predicate = (!exitcond4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 285 [1/1] (1.99ns)   --->   "%tmp_53 = icmp eq i12 %F2_3, 16" [main.cpp:50]   --->   Operation 285 'icmp' 'tmp_53' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i54 %man_V_11 to i32" [main.cpp:50]   --->   Operation 286 'trunc' 'tmp_143' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_19 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_144 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [main.cpp:50]   --->   Operation 287 'partselect' 'tmp_144' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_19 : Operation 288 [1/1] (1.48ns)   --->   "%icmp3 = icmp eq i7 %tmp_144, 0" [main.cpp:50]   --->   Operation 288 'icmp' 'icmp3' <Predicate = (!exitcond4)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.97ns)   --->   "%sel_tmp81_demorgan = or i1 %tmp_48, %tmp_53" [main.cpp:50]   --->   Operation 289 'or' 'sel_tmp81_demorgan' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp30)   --->   "%sel_tmp29 = xor i1 %sel_tmp81_demorgan, true" [main.cpp:50]   --->   Operation 290 'xor' 'sel_tmp29' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp30 = and i1 %tmp_49, %sel_tmp29" [main.cpp:50]   --->   Operation 291 'and' 'sel_tmp30' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp96_demorgan = or i1 %sel_tmp81_demorgan, %tmp_49" [main.cpp:50]   --->   Operation 292 'or' 'sel_tmp96_demorgan' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp34 = xor i1 %sel_tmp96_demorgan, true" [main.cpp:50]   --->   Operation 293 'xor' 'sel_tmp34' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp35 = and i1 %icmp3, %sel_tmp34" [main.cpp:50]   --->   Operation 294 'and' 'sel_tmp35' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 8.56>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [main.cpp:48]   --->   Operation 295 'specregionbegin' 'tmp_44' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:49]   --->   Operation 296 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_45 = zext i14 %i_3 to i64" [main.cpp:50]   --->   Operation 297 'zext' 'tmp_45' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%sh_amt_3_cast = sext i12 %sh_amt_3 to i32" [main.cpp:50]   --->   Operation 298 'sext' 'sh_amt_3_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (1.99ns)   --->   "%tmp_54 = icmp ult i12 %sh_amt_3, 54" [main.cpp:50]   --->   Operation 299 'icmp' 'tmp_54' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_55 = zext i32 %sh_amt_3_cast to i54" [main.cpp:50]   --->   Operation 300 'zext' 'tmp_55' <Predicate = (!exitcond4 & !sel_tmp35)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_57 = ashr i54 %man_V_11, %tmp_55" [main.cpp:50]   --->   Operation 301 'ashr' 'tmp_57' <Predicate = (!exitcond4 & !sel_tmp35)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_145 = trunc i54 %tmp_57 to i32" [main.cpp:50]   --->   Operation 302 'trunc' 'tmp_145' <Predicate = (!exitcond4 & !sel_tmp35)> <Delay = 0.00>
ST_20 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%storemerge6 = select i1 %isneg_3, i32 -1, i32 0" [main.cpp:50]   --->   Operation 303 'select' 'storemerge6' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_59 = shl i32 %tmp_143, %sh_amt_3_cast" [main.cpp:50]   --->   Operation 304 'shl' 'tmp_59' <Predicate = (!exitcond4 & sel_tmp35)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%sel_tmp27 = xor i1 %tmp_48, true" [main.cpp:50]   --->   Operation 305 'xor' 'sel_tmp27' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%sel_tmp28 = and i1 %tmp_53, %sel_tmp27" [main.cpp:50]   --->   Operation 306 'and' 'sel_tmp28' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp32)   --->   "%sel_tmp31 = xor i1 %tmp_54, true" [main.cpp:50]   --->   Operation 307 'xor' 'sel_tmp31' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp32 = and i1 %sel_tmp30, %sel_tmp31" [main.cpp:50]   --->   Operation 308 'and' 'sel_tmp32' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%sel_tmp33 = and i1 %sel_tmp30, %tmp_54" [main.cpp:50]   --->   Operation 309 'and' 'sel_tmp33' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 310 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel12 = select i1 %sel_tmp35, i32 %tmp_59, i32 %tmp_145" [main.cpp:50]   --->   Operation 310 'select' 'newSel12' <Predicate = (!exitcond4)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond9 = or i1 %sel_tmp35, %sel_tmp33" [main.cpp:50]   --->   Operation 311 'or' 'or_cond9' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel13 = select i1 %sel_tmp32, i32 %storemerge6, i32 %tmp_143" [main.cpp:50]   --->   Operation 312 'select' 'newSel13' <Predicate = (!exitcond4)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%or_cond10 = or i1 %sel_tmp32, %sel_tmp28" [main.cpp:50]   --->   Operation 313 'or' 'or_cond10' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node newSel15)   --->   "%newSel14 = select i1 %or_cond9, i32 %newSel12, i32 %newSel13" [main.cpp:50]   --->   Operation 314 'select' 'newSel14' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond11 = or i1 %or_cond9, %or_cond10" [main.cpp:50]   --->   Operation 315 'or' 'or_cond11' <Predicate = (!exitcond4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel15 = select i1 %or_cond11, i32 %newSel14, i32 0" [main.cpp:50]   --->   Operation 316 'select' 'newSel15' <Predicate = (!exitcond4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%w_hh_V_addr = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_45" [main.cpp:50]   --->   Operation 317 'getelementptr' 'w_hh_V_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (3.25ns)   --->   "store i32 %newSel15, i32* %w_hh_V_addr, align 4" [main.cpp:50]   --->   Operation 318 'store' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_44)" [main.cpp:51]   --->   Operation 319 'specregionend' 'empty_25' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader244" [main.cpp:48]   --->   Operation 320 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 1.76>
ST_21 : Operation 321 [1/1] (1.76ns)   --->   "br label %.preheader243" [main.cpp:53]   --->   Operation 321 'br' <Predicate = true> <Delay = 1.76>

State 22 <SV = 9> <Delay = 2.52>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%i_4 = phi i8 [ %i_12, %_ifconv99 ], [ 0, %.preheader243.preheader ]"   --->   Operation 322 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (1.55ns)   --->   "%exitcond5 = icmp eq i8 %i_4, -64" [main.cpp:53]   --->   Operation 323 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 324 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (1.91ns)   --->   "%i_12 = add i8 %i_4, 1" [main.cpp:53]   --->   Operation 325 'add' 'i_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader242.preheader, label %_ifconv99" [main.cpp:53]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [2/2] (0.00ns)   --->   "%empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 327 'read' 'empty_27' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 10> <Delay = 8.33>
ST_23 : Operation 328 [1/2] (0.00ns)   --->   "%empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 328 'read' 'empty_27' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%input_data_val4 = extractvalue { float, i1 } %empty_27, 0"   --->   Operation 329 'extractvalue' 'input_data_val4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (5.54ns)   --->   "%d_assign = fpext float %input_data_val4 to double" [main.cpp:55]   --->   Operation 330 'fpext' 'd_assign' <Predicate = (!exitcond5)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign to i64" [main.cpp:55]   --->   Operation 331 'bitcast' 'ireg_V_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i64 %ireg_V_4 to i63" [main.cpp:55]   --->   Operation 332 'trunc' 'tmp_146' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%isneg_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [main.cpp:55]   --->   Operation 333 'bitselect' 'isneg_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [main.cpp:55]   --->   Operation 334 'partselect' 'exp_tmp_V_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i64 %ireg_V_4 to i52" [main.cpp:55]   --->   Operation 335 'trunc' 'tmp_148' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (2.78ns)   --->   "%tmp_65 = icmp eq i63 %tmp_146, 0" [main.cpp:55]   --->   Operation 336 'icmp' 'tmp_65' <Predicate = (!exitcond5)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.70>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_63 = zext i11 %exp_tmp_V_4 to i12" [main.cpp:55]   --->   Operation 337 'zext' 'tmp_63' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_64 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_148)" [main.cpp:55]   --->   Operation 338 'bitconcatenate' 'tmp_64' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_5 = zext i53 %tmp_64 to i54" [main.cpp:55]   --->   Operation 339 'zext' 'p_Result_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (3.23ns)   --->   "%man_V_13 = sub i54 0, %p_Result_5" [main.cpp:55]   --->   Operation 340 'sub' 'man_V_13' <Predicate = (!exitcond5 & isneg_4)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/1] (0.94ns)   --->   "%man_V_14 = select i1 %isneg_4, i54 %man_V_13, i54 %p_Result_5" [main.cpp:55]   --->   Operation 341 'select' 'man_V_14' <Predicate = (!exitcond5)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (1.54ns)   --->   "%F2_4 = sub i12 1075, %tmp_63" [main.cpp:55]   --->   Operation 342 'sub' 'F2_4' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [1/1] (1.99ns)   --->   "%tmp_66 = icmp sgt i12 %F2_4, 16" [main.cpp:55]   --->   Operation 343 'icmp' 'tmp_66' <Predicate = (!exitcond5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [1/1] (1.54ns)   --->   "%tmp_67 = add i12 -16, %F2_4" [main.cpp:55]   --->   Operation 344 'add' 'tmp_67' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (1.54ns)   --->   "%tmp_68 = sub i12 16, %F2_4" [main.cpp:55]   --->   Operation 345 'sub' 'tmp_68' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 346 [1/1] (0.69ns)   --->   "%sh_amt_4 = select i1 %tmp_66, i12 %tmp_67, i12 %tmp_68" [main.cpp:55]   --->   Operation 346 'select' 'sh_amt_4' <Predicate = (!exitcond5)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (1.99ns)   --->   "%tmp_69 = icmp eq i12 %F2_4, 16" [main.cpp:55]   --->   Operation 347 'icmp' 'tmp_69' <Predicate = (!exitcond5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i54 %man_V_14 to i32" [main.cpp:55]   --->   Operation 348 'trunc' 'tmp_149' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_150 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)" [main.cpp:55]   --->   Operation 349 'partselect' 'tmp_150' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (1.48ns)   --->   "%icmp4 = icmp eq i7 %tmp_150, 0" [main.cpp:55]   --->   Operation 350 'icmp' 'icmp4' <Predicate = (!exitcond5)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.97ns)   --->   "%sel_tmp106_demorgan = or i1 %tmp_65, %tmp_69" [main.cpp:55]   --->   Operation 351 'or' 'sel_tmp106_demorgan' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39)   --->   "%sel_tmp38 = xor i1 %sel_tmp106_demorgan, true" [main.cpp:55]   --->   Operation 352 'xor' 'sel_tmp38' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp39 = and i1 %tmp_66, %sel_tmp38" [main.cpp:55]   --->   Operation 353 'and' 'sel_tmp39' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%sel_tmp121_demorgan = or i1 %sel_tmp106_demorgan, %tmp_66" [main.cpp:55]   --->   Operation 354 'or' 'sel_tmp121_demorgan' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%sel_tmp43 = xor i1 %sel_tmp121_demorgan, true" [main.cpp:55]   --->   Operation 355 'xor' 'sel_tmp43' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp44 = and i1 %icmp4, %sel_tmp43" [main.cpp:55]   --->   Operation 356 'and' 'sel_tmp44' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 8.56>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [main.cpp:53]   --->   Operation 357 'specregionbegin' 'tmp_60' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:54]   --->   Operation 358 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_62 = zext i8 %i_4 to i64" [main.cpp:55]   --->   Operation 359 'zext' 'tmp_62' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%sh_amt_4_cast = sext i12 %sh_amt_4 to i32" [main.cpp:55]   --->   Operation 360 'sext' 'sh_amt_4_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (1.99ns)   --->   "%tmp_70 = icmp ult i12 %sh_amt_4, 54" [main.cpp:55]   --->   Operation 361 'icmp' 'tmp_70' <Predicate = (!exitcond5)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_71 = zext i32 %sh_amt_4_cast to i54" [main.cpp:55]   --->   Operation 362 'zext' 'tmp_71' <Predicate = (!exitcond5 & !sel_tmp44)> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_73 = ashr i54 %man_V_14, %tmp_71" [main.cpp:55]   --->   Operation 363 'ashr' 'tmp_73' <Predicate = (!exitcond5 & !sel_tmp44)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_151 = trunc i54 %tmp_73 to i32" [main.cpp:55]   --->   Operation 364 'trunc' 'tmp_151' <Predicate = (!exitcond5 & !sel_tmp44)> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%storemerge8 = select i1 %isneg_4, i32 -1, i32 0" [main.cpp:55]   --->   Operation 365 'select' 'storemerge8' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_74 = shl i32 %tmp_149, %sh_amt_4_cast" [main.cpp:55]   --->   Operation 366 'shl' 'tmp_74' <Predicate = (!exitcond5 & sel_tmp44)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%sel_tmp36 = xor i1 %tmp_65, true" [main.cpp:55]   --->   Operation 367 'xor' 'sel_tmp36' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%sel_tmp37 = and i1 %tmp_69, %sel_tmp36" [main.cpp:55]   --->   Operation 368 'and' 'sel_tmp37' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp41)   --->   "%sel_tmp40 = xor i1 %tmp_70, true" [main.cpp:55]   --->   Operation 369 'xor' 'sel_tmp40' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp41 = and i1 %sel_tmp39, %sel_tmp40" [main.cpp:55]   --->   Operation 370 'and' 'sel_tmp41' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_cond12)   --->   "%sel_tmp42 = and i1 %sel_tmp39, %tmp_70" [main.cpp:55]   --->   Operation 371 'and' 'sel_tmp42' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel16 = select i1 %sel_tmp44, i32 %tmp_74, i32 %tmp_151" [main.cpp:55]   --->   Operation 372 'select' 'newSel16' <Predicate = (!exitcond5)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond12 = or i1 %sel_tmp44, %sel_tmp42" [main.cpp:55]   --->   Operation 373 'or' 'or_cond12' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 374 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel17 = select i1 %sel_tmp41, i32 %storemerge8, i32 %tmp_149" [main.cpp:55]   --->   Operation 374 'select' 'newSel17' <Predicate = (!exitcond5)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%or_cond13 = or i1 %sel_tmp41, %sel_tmp37" [main.cpp:55]   --->   Operation 375 'or' 'or_cond13' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel18 = select i1 %or_cond12, i32 %newSel16, i32 %newSel17" [main.cpp:55]   --->   Operation 376 'select' 'newSel18' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond14 = or i1 %or_cond12, %or_cond13" [main.cpp:55]   --->   Operation 377 'or' 'or_cond14' <Predicate = (!exitcond5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel19 = select i1 %or_cond14, i32 %newSel18, i32 0" [main.cpp:55]   --->   Operation 378 'select' 'newSel19' <Predicate = (!exitcond5)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 379 [1/1] (0.00ns)   --->   "%b_ih_V_addr = getelementptr [192 x i32]* %b_ih_V, i64 0, i64 %tmp_62" [main.cpp:55]   --->   Operation 379 'getelementptr' 'b_ih_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 380 [1/1] (3.25ns)   --->   "store i32 %newSel19, i32* %b_ih_V_addr, align 4" [main.cpp:55]   --->   Operation 380 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_60)" [main.cpp:56]   --->   Operation 381 'specregionend' 'empty_28' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader243" [main.cpp:53]   --->   Operation 382 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 1.76>
ST_26 : Operation 383 [1/1] (1.76ns)   --->   "br label %.preheader242" [main.cpp:58]   --->   Operation 383 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 11> <Delay = 2.52>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%i_5 = phi i8 [ %i_13, %_ifconv124 ], [ 0, %.preheader242.preheader ]"   --->   Operation 384 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/1] (1.55ns)   --->   "%exitcond6 = icmp eq i8 %i_5, -64" [main.cpp:58]   --->   Operation 385 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 386 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (1.91ns)   --->   "%i_13 = add i8 %i_5, 1" [main.cpp:58]   --->   Operation 387 'add' 'i_13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader241.preheader, label %_ifconv124" [main.cpp:58]   --->   Operation 388 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 389 [2/2] (0.00ns)   --->   "%empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 389 'read' 'empty_30' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 12> <Delay = 8.33>
ST_28 : Operation 390 [1/2] (0.00ns)   --->   "%empty_30 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_data, i1* %input_last)"   --->   Operation 390 'read' 'empty_30' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%input_data_val5 = extractvalue { float, i1 } %empty_30, 0"   --->   Operation 391 'extractvalue' 'input_data_val5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (5.54ns)   --->   "%d_assign_4 = fpext float %input_data_val5 to double" [main.cpp:60]   --->   Operation 392 'fpext' 'd_assign_4' <Predicate = (!exitcond6)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign_4 to i64" [main.cpp:60]   --->   Operation 393 'bitcast' 'ireg_V_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i64 %ireg_V_5 to i63" [main.cpp:60]   --->   Operation 394 'trunc' 'tmp_152' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [main.cpp:60]   --->   Operation 395 'bitselect' 'isneg_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [main.cpp:60]   --->   Operation 396 'partselect' 'exp_tmp_V_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i64 %ireg_V_5 to i52" [main.cpp:60]   --->   Operation 397 'trunc' 'tmp_154' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (2.78ns)   --->   "%tmp_80 = icmp eq i63 %tmp_152, 0" [main.cpp:60]   --->   Operation 398 'icmp' 'tmp_80' <Predicate = (!exitcond6)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 6.70>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_78 = zext i11 %exp_tmp_V_5 to i12" [main.cpp:60]   --->   Operation 399 'zext' 'tmp_78' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_79 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_154)" [main.cpp:60]   --->   Operation 400 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_6 = zext i53 %tmp_79 to i54" [main.cpp:60]   --->   Operation 401 'zext' 'p_Result_6' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (3.23ns)   --->   "%man_V_16 = sub i54 0, %p_Result_6" [main.cpp:60]   --->   Operation 402 'sub' 'man_V_16' <Predicate = (!exitcond6 & isneg_5)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.94ns)   --->   "%man_V_17 = select i1 %isneg_5, i54 %man_V_16, i54 %p_Result_6" [main.cpp:60]   --->   Operation 403 'select' 'man_V_17' <Predicate = (!exitcond6)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (1.54ns)   --->   "%F2_5 = sub i12 1075, %tmp_78" [main.cpp:60]   --->   Operation 404 'sub' 'F2_5' <Predicate = (!exitcond6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (1.99ns)   --->   "%tmp_81 = icmp sgt i12 %F2_5, 16" [main.cpp:60]   --->   Operation 405 'icmp' 'tmp_81' <Predicate = (!exitcond6)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (1.54ns)   --->   "%tmp_82 = add i12 -16, %F2_5" [main.cpp:60]   --->   Operation 406 'add' 'tmp_82' <Predicate = (!exitcond6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (1.54ns)   --->   "%tmp_83 = sub i12 16, %F2_5" [main.cpp:60]   --->   Operation 407 'sub' 'tmp_83' <Predicate = (!exitcond6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [1/1] (0.69ns)   --->   "%sh_amt_5 = select i1 %tmp_81, i12 %tmp_82, i12 %tmp_83" [main.cpp:60]   --->   Operation 408 'select' 'sh_amt_5' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 409 [1/1] (1.99ns)   --->   "%tmp_84 = icmp eq i12 %F2_5, 16" [main.cpp:60]   --->   Operation 409 'icmp' 'tmp_84' <Predicate = (!exitcond6)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i54 %man_V_17 to i32" [main.cpp:60]   --->   Operation 410 'trunc' 'tmp_155' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)" [main.cpp:60]   --->   Operation 411 'partselect' 'tmp_156' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_29 : Operation 412 [1/1] (1.48ns)   --->   "%icmp5 = icmp eq i7 %tmp_156, 0" [main.cpp:60]   --->   Operation 412 'icmp' 'icmp5' <Predicate = (!exitcond6)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [1/1] (0.97ns)   --->   "%sel_tmp131_demorgan = or i1 %tmp_80, %tmp_84" [main.cpp:60]   --->   Operation 413 'or' 'sel_tmp131_demorgan' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp48)   --->   "%sel_tmp47 = xor i1 %sel_tmp131_demorgan, true" [main.cpp:60]   --->   Operation 414 'xor' 'sel_tmp47' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp48 = and i1 %tmp_81, %sel_tmp47" [main.cpp:60]   --->   Operation 415 'and' 'sel_tmp48' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp53)   --->   "%sel_tmp146_demorgan = or i1 %sel_tmp131_demorgan, %tmp_81" [main.cpp:60]   --->   Operation 416 'or' 'sel_tmp146_demorgan' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp53)   --->   "%sel_tmp52 = xor i1 %sel_tmp146_demorgan, true" [main.cpp:60]   --->   Operation 417 'xor' 'sel_tmp52' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp53 = and i1 %icmp5, %sel_tmp52" [main.cpp:60]   --->   Operation 418 'and' 'sel_tmp53' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 14> <Delay = 8.56>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [main.cpp:58]   --->   Operation 419 'specregionbegin' 'tmp_75' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:59]   --->   Operation 420 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_76 = zext i8 %i_5 to i64" [main.cpp:60]   --->   Operation 421 'zext' 'tmp_76' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 422 [1/1] (0.00ns)   --->   "%sh_amt_5_cast = sext i12 %sh_amt_5 to i32" [main.cpp:60]   --->   Operation 422 'sext' 'sh_amt_5_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 423 [1/1] (1.99ns)   --->   "%tmp_85 = icmp ult i12 %sh_amt_5, 54" [main.cpp:60]   --->   Operation 423 'icmp' 'tmp_85' <Predicate = (!exitcond6)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_86 = zext i32 %sh_amt_5_cast to i54" [main.cpp:60]   --->   Operation 424 'zext' 'tmp_86' <Predicate = (!exitcond6 & !sel_tmp53)> <Delay = 0.00>
ST_30 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_87 = ashr i54 %man_V_17, %tmp_86" [main.cpp:60]   --->   Operation 425 'ashr' 'tmp_87' <Predicate = (!exitcond6 & !sel_tmp53)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_157 = trunc i54 %tmp_87 to i32" [main.cpp:60]   --->   Operation 426 'trunc' 'tmp_157' <Predicate = (!exitcond6 & !sel_tmp53)> <Delay = 0.00>
ST_30 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node newSel21)   --->   "%storemerge1 = select i1 %isneg_5, i32 -1, i32 0" [main.cpp:60]   --->   Operation 427 'select' 'storemerge1' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_89 = shl i32 %tmp_155, %sh_amt_5_cast" [main.cpp:60]   --->   Operation 428 'shl' 'tmp_89' <Predicate = (!exitcond6 & sel_tmp53)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%sel_tmp45 = xor i1 %tmp_80, true" [main.cpp:60]   --->   Operation 429 'xor' 'sel_tmp45' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%sel_tmp46 = and i1 %tmp_84, %sel_tmp45" [main.cpp:60]   --->   Operation 430 'and' 'sel_tmp46' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp50)   --->   "%sel_tmp49 = xor i1 %tmp_85, true" [main.cpp:60]   --->   Operation 431 'xor' 'sel_tmp49' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 432 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp50 = and i1 %sel_tmp48, %sel_tmp49" [main.cpp:60]   --->   Operation 432 'and' 'sel_tmp50' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_cond15)   --->   "%sel_tmp51 = and i1 %sel_tmp48, %tmp_85" [main.cpp:60]   --->   Operation 433 'and' 'sel_tmp51' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 434 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel20 = select i1 %sel_tmp53, i32 %tmp_89, i32 %tmp_157" [main.cpp:60]   --->   Operation 434 'select' 'newSel20' <Predicate = (!exitcond6)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 435 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond15 = or i1 %sel_tmp53, %sel_tmp51" [main.cpp:60]   --->   Operation 435 'or' 'or_cond15' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel21 = select i1 %sel_tmp50, i32 %storemerge1, i32 %tmp_155" [main.cpp:60]   --->   Operation 436 'select' 'newSel21' <Predicate = (!exitcond6)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%or_cond16 = or i1 %sel_tmp50, %sel_tmp46" [main.cpp:60]   --->   Operation 437 'or' 'or_cond16' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node newSel23)   --->   "%newSel22 = select i1 %or_cond15, i32 %newSel20, i32 %newSel21" [main.cpp:60]   --->   Operation 438 'select' 'newSel22' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 439 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond17 = or i1 %or_cond15, %or_cond16" [main.cpp:60]   --->   Operation 439 'or' 'or_cond17' <Predicate = (!exitcond6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel23 = select i1 %or_cond17, i32 %newSel22, i32 0" [main.cpp:60]   --->   Operation 440 'select' 'newSel23' <Predicate = (!exitcond6)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%b_hh_V_addr_1 = getelementptr [192 x i32]* %b_hh_V, i64 0, i64 %tmp_76" [main.cpp:60]   --->   Operation 441 'getelementptr' 'b_hh_V_addr_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 442 [1/1] (3.25ns)   --->   "store i32 %newSel23, i32* %b_hh_V_addr_1, align 4" [main.cpp:60]   --->   Operation 442 'store' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_75)" [main.cpp:61]   --->   Operation 443 'specregionend' 'empty_31' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "br label %.preheader242" [main.cpp:58]   --->   Operation 444 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 31 <SV = 12> <Delay = 1.76>
ST_31 : Operation 445 [1/1] (1.76ns)   --->   "br label %.preheader241" [main.cpp:64]   --->   Operation 445 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 13> <Delay = 2.52>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "%i_6 = phi i8 [ %i_15, %4 ], [ 0, %.preheader241.preheader ]"   --->   Operation 446 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "%counter = phi i14 [ %counter_1, %4 ], [ 0, %.preheader241.preheader ]"   --->   Operation 447 'phi' 'counter' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 448 [1/1] (0.00ns)   --->   "%i_6_cast = zext i8 %i_6 to i9" [main.cpp:64]   --->   Operation 448 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 449 [1/1] (1.55ns)   --->   "%exitcond7 = icmp eq i8 %i_6, -64" [main.cpp:64]   --->   Operation 449 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 450 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 450 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 451 [1/1] (1.91ns)   --->   "%i_15 = add i8 %i_6, 1" [main.cpp:64]   --->   Operation 451 'add' 'i_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 452 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader.preheader, label %1" [main.cpp:64]   --->   Operation 452 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_91 = zext i8 %i_6 to i64" [main.cpp:67]   --->   Operation 453 'zext' 'tmp_91' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (1.81ns)   --->   "%counter_1 = add i14 %counter, 64" [main.cpp:73]   --->   Operation 454 'add' 'counter_1' <Predicate = (!exitcond7)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 455 [1/1] (1.76ns)   --->   "br label %2" [main.cpp:69]   --->   Operation 455 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_32 : Operation 456 [1/1] (1.76ns)   --->   "br label %.preheader" [main.cpp:79]   --->   Operation 456 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i32 [ 0, %1 ], [ %tmp_130_s, %3 ]" [main.cpp:71]   --->   Operation 457 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 458 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i32 [ 0, %1 ], [ %tmp_135_s, %3 ]" [main.cpp:72]   --->   Operation 458 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %1 ], [ %j_1_15, %3 ]" [main.cpp:69]   --->   Operation 459 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%counter_s = phi i14 [ %counter, %1 ], [ %tmp_136_15, %3 ]" [main.cpp:73]   --->   Operation 460 'phi' 'counter_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 461 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (1.48ns)   --->   "%exitcond8 = icmp eq i7 %j, -64" [main.cpp:69]   --->   Operation 462 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %4, label %3" [main.cpp:69]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_104 = zext i14 %counter_s to i64" [main.cpp:71]   --->   Operation 464 'zext' 'tmp_104' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_105 = zext i7 %j to i64" [main.cpp:71]   --->   Operation 465 'zext' 'tmp_105' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 466 [1/1] (0.00ns)   --->   "%w_ih_V_addr_1 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_104" [main.cpp:71]   --->   Operation 466 'getelementptr' 'w_ih_V_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 467 [2/2] (3.25ns)   --->   "%w_ih_V_load = load i32* %w_ih_V_addr_1, align 4" [main.cpp:71]   --->   Operation 467 'load' 'w_ih_V_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%x_V_addr_1 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_105" [main.cpp:71]   --->   Operation 468 'getelementptr' 'x_V_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 469 [2/2] (3.25ns)   --->   "%x_V_load = load i32* %x_V_addr_1, align 4" [main.cpp:71]   --->   Operation 469 'load' 'x_V_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%w_hh_V_addr_1 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_104" [main.cpp:72]   --->   Operation 470 'getelementptr' 'w_hh_V_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 471 [2/2] (3.25ns)   --->   "%w_hh_V_load = load i32* %w_hh_V_addr_1, align 4" [main.cpp:72]   --->   Operation 471 'load' 'w_hh_V_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 472 [1/1] (0.00ns)   --->   "%h0_V_addr_1 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_105" [main.cpp:72]   --->   Operation 472 'getelementptr' 'h0_V_addr_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 473 [2/2] (3.25ns)   --->   "%h0_V_load = load i32* %h0_V_addr_1, align 4" [main.cpp:72]   --->   Operation 473 'load' 'h0_V_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_136_s = or i14 %counter_s, 1" [main.cpp:73]   --->   Operation 474 'or' 'tmp_136_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i7 %j to i6" [main.cpp:69]   --->   Operation 475 'trunc' 'tmp_160' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 476 [1/1] (0.00ns)   --->   "%j_1_s = or i6 %tmp_160, 1" [main.cpp:69]   --->   Operation 476 'or' 'j_1_s' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_124_1 = zext i14 %tmp_136_s to i64" [main.cpp:71]   --->   Operation 477 'zext' 'tmp_124_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_125_1 = zext i6 %j_1_s to i64" [main.cpp:71]   --->   Operation 478 'zext' 'tmp_125_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%w_ih_V_addr_2 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_1" [main.cpp:71]   --->   Operation 479 'getelementptr' 'w_ih_V_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 480 [2/2] (3.25ns)   --->   "%w_ih_V_load_1 = load i32* %w_ih_V_addr_2, align 4" [main.cpp:71]   --->   Operation 480 'load' 'w_ih_V_load_1' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%x_V_addr_2 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_1" [main.cpp:71]   --->   Operation 481 'getelementptr' 'x_V_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 482 [2/2] (3.25ns)   --->   "%x_V_load_1 = load i32* %x_V_addr_2, align 4" [main.cpp:71]   --->   Operation 482 'load' 'x_V_load_1' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 483 [1/1] (0.00ns)   --->   "%w_hh_V_addr_2 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_1" [main.cpp:72]   --->   Operation 483 'getelementptr' 'w_hh_V_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 484 [2/2] (3.25ns)   --->   "%w_hh_V_load_1 = load i32* %w_hh_V_addr_2, align 4" [main.cpp:72]   --->   Operation 484 'load' 'w_hh_V_load_1' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 485 [1/1] (0.00ns)   --->   "%h0_V_addr_2 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_1" [main.cpp:72]   --->   Operation 485 'getelementptr' 'h0_V_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_33 : Operation 486 [2/2] (3.25ns)   --->   "%h0_V_load_1 = load i32* %h0_V_addr_2, align 4" [main.cpp:72]   --->   Operation 486 'load' 'h0_V_load_1' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 487 [1/1] (1.87ns)   --->   "%j_1_15 = add i7 16, %j" [main.cpp:69]   --->   Operation 487 'add' 'j_1_15' <Predicate = (!exitcond8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%b_ih_V_addr_1 = getelementptr [192 x i32]* %b_ih_V, i64 0, i64 %tmp_91" [main.cpp:75]   --->   Operation 488 'getelementptr' 'b_ih_V_addr_1' <Predicate = (exitcond8)> <Delay = 0.00>
ST_33 : Operation 489 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i32* %b_ih_V_addr_1, align 4" [main.cpp:75]   --->   Operation 489 'load' 'p_Val2_19' <Predicate = (exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%b_hh_V_addr = getelementptr [192 x i32]* %b_hh_V, i64 0, i64 %tmp_91" [main.cpp:76]   --->   Operation 490 'getelementptr' 'b_hh_V_addr' <Predicate = (exitcond8)> <Delay = 0.00>
ST_33 : Operation 491 [2/2] (3.25ns)   --->   "%p_Val2_20 = load i32* %b_hh_V_addr, align 4" [main.cpp:76]   --->   Operation 491 'load' 'p_Val2_20' <Predicate = (exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 34 <SV = 15> <Delay = 3.25>
ST_34 : Operation 492 [1/2] (3.25ns)   --->   "%w_ih_V_load = load i32* %w_ih_V_addr_1, align 4" [main.cpp:71]   --->   Operation 492 'load' 'w_ih_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 493 [1/2] (3.25ns)   --->   "%x_V_load = load i32* %x_V_addr_1, align 4" [main.cpp:71]   --->   Operation 493 'load' 'x_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 494 [1/2] (3.25ns)   --->   "%w_hh_V_load = load i32* %w_hh_V_addr_1, align 4" [main.cpp:72]   --->   Operation 494 'load' 'w_hh_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 495 [1/2] (3.25ns)   --->   "%h0_V_load = load i32* %h0_V_addr_1, align 4" [main.cpp:72]   --->   Operation 495 'load' 'h0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 496 [1/2] (3.25ns)   --->   "%w_ih_V_load_1 = load i32* %w_ih_V_addr_2, align 4" [main.cpp:71]   --->   Operation 496 'load' 'w_ih_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 497 [1/2] (3.25ns)   --->   "%x_V_load_1 = load i32* %x_V_addr_2, align 4" [main.cpp:71]   --->   Operation 497 'load' 'x_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 498 [1/2] (3.25ns)   --->   "%w_hh_V_load_1 = load i32* %w_hh_V_addr_2, align 4" [main.cpp:72]   --->   Operation 498 'load' 'w_hh_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 499 [1/2] (3.25ns)   --->   "%h0_V_load_1 = load i32* %h0_V_addr_2, align 4" [main.cpp:72]   --->   Operation 499 'load' 'h0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_136_1 = or i14 %counter_s, 2" [main.cpp:73]   --->   Operation 500 'or' 'tmp_136_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 501 [1/1] (0.00ns)   --->   "%j_1_1 = or i6 %tmp_160, 2" [main.cpp:69]   --->   Operation 501 'or' 'j_1_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_124_2 = zext i14 %tmp_136_1 to i64" [main.cpp:71]   --->   Operation 502 'zext' 'tmp_124_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_125_2 = zext i6 %j_1_1 to i64" [main.cpp:71]   --->   Operation 503 'zext' 'tmp_125_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 504 [1/1] (0.00ns)   --->   "%w_ih_V_addr_3 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_2" [main.cpp:71]   --->   Operation 504 'getelementptr' 'w_ih_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 505 [2/2] (3.25ns)   --->   "%w_ih_V_load_2 = load i32* %w_ih_V_addr_3, align 4" [main.cpp:71]   --->   Operation 505 'load' 'w_ih_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 506 [1/1] (0.00ns)   --->   "%x_V_addr_3 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_2" [main.cpp:71]   --->   Operation 506 'getelementptr' 'x_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 507 [2/2] (3.25ns)   --->   "%x_V_load_2 = load i32* %x_V_addr_3, align 4" [main.cpp:71]   --->   Operation 507 'load' 'x_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 508 [1/1] (0.00ns)   --->   "%w_hh_V_addr_3 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_2" [main.cpp:72]   --->   Operation 508 'getelementptr' 'w_hh_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 509 [2/2] (3.25ns)   --->   "%w_hh_V_load_2 = load i32* %w_hh_V_addr_3, align 4" [main.cpp:72]   --->   Operation 509 'load' 'w_hh_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 510 [1/1] (0.00ns)   --->   "%h0_V_addr_3 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_2" [main.cpp:72]   --->   Operation 510 'getelementptr' 'h0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 511 [2/2] (3.25ns)   --->   "%h0_V_load_2 = load i32* %h0_V_addr_3, align 4" [main.cpp:72]   --->   Operation 511 'load' 'h0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_136_2 = or i14 %counter_s, 3" [main.cpp:73]   --->   Operation 512 'or' 'tmp_136_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 513 [1/1] (0.00ns)   --->   "%j_1_2 = or i6 %tmp_160, 3" [main.cpp:69]   --->   Operation 513 'or' 'j_1_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_124_3 = zext i14 %tmp_136_2 to i64" [main.cpp:71]   --->   Operation 514 'zext' 'tmp_124_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_125_3 = zext i6 %j_1_2 to i64" [main.cpp:71]   --->   Operation 515 'zext' 'tmp_125_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 516 [1/1] (0.00ns)   --->   "%w_ih_V_addr_4 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_3" [main.cpp:71]   --->   Operation 516 'getelementptr' 'w_ih_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 517 [2/2] (3.25ns)   --->   "%w_ih_V_load_3 = load i32* %w_ih_V_addr_4, align 4" [main.cpp:71]   --->   Operation 517 'load' 'w_ih_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 518 [1/1] (0.00ns)   --->   "%x_V_addr_4 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_3" [main.cpp:71]   --->   Operation 518 'getelementptr' 'x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 519 [2/2] (3.25ns)   --->   "%x_V_load_3 = load i32* %x_V_addr_4, align 4" [main.cpp:71]   --->   Operation 519 'load' 'x_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 520 [1/1] (0.00ns)   --->   "%w_hh_V_addr_4 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_3" [main.cpp:72]   --->   Operation 520 'getelementptr' 'w_hh_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 521 [2/2] (3.25ns)   --->   "%w_hh_V_load_3 = load i32* %w_hh_V_addr_4, align 4" [main.cpp:72]   --->   Operation 521 'load' 'w_hh_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "%h0_V_addr_4 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_3" [main.cpp:72]   --->   Operation 522 'getelementptr' 'h0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 523 [2/2] (3.25ns)   --->   "%h0_V_load_3 = load i32* %h0_V_addr_4, align 4" [main.cpp:72]   --->   Operation 523 'load' 'h0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 35 <SV = 16> <Delay = 8.51>
ST_35 : Operation 524 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %w_ih_V_load to i48" [main.cpp:71]   --->   Operation 524 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %x_V_load to i48" [main.cpp:71]   --->   Operation 525 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 526 [1/1] (8.51ns)   --->   "%p_Val2_8 = mul i48 %OP2_V, %OP1_V" [main.cpp:71]   --->   Operation 526 'mul' 'p_Val2_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 527 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %w_hh_V_load to i48" [main.cpp:72]   --->   Operation 527 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 528 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %h0_V_load to i48" [main.cpp:72]   --->   Operation 528 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 529 [1/1] (8.51ns)   --->   "%p_Val2_12 = mul i48 %OP2_V_1, %OP1_V_1" [main.cpp:72]   --->   Operation 529 'mul' 'p_Val2_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 530 [1/1] (0.00ns)   --->   "%OP1_V_s = sext i32 %w_ih_V_load_1 to i48" [main.cpp:71]   --->   Operation 530 'sext' 'OP1_V_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 531 [1/1] (0.00ns)   --->   "%OP2_V_s = sext i32 %x_V_load_1 to i48" [main.cpp:71]   --->   Operation 531 'sext' 'OP2_V_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 532 [1/1] (8.51ns)   --->   "%p_Val2_19_1 = mul i48 %OP2_V_s, %OP1_V_s" [main.cpp:71]   --->   Operation 532 'mul' 'p_Val2_19_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 533 [1/1] (0.00ns)   --->   "%OP1_V_1_1 = sext i32 %w_hh_V_load_1 to i48" [main.cpp:72]   --->   Operation 533 'sext' 'OP1_V_1_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 534 [1/1] (0.00ns)   --->   "%OP2_V_1_1 = sext i32 %h0_V_load_1 to i48" [main.cpp:72]   --->   Operation 534 'sext' 'OP2_V_1_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 535 [1/1] (8.51ns)   --->   "%p_Val2_22_1 = mul i48 %OP2_V_1_1, %OP1_V_1_1" [main.cpp:72]   --->   Operation 535 'mul' 'p_Val2_22_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 536 [1/2] (3.25ns)   --->   "%w_ih_V_load_2 = load i32* %w_ih_V_addr_3, align 4" [main.cpp:71]   --->   Operation 536 'load' 'w_ih_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 537 [1/2] (3.25ns)   --->   "%x_V_load_2 = load i32* %x_V_addr_3, align 4" [main.cpp:71]   --->   Operation 537 'load' 'x_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 538 [1/2] (3.25ns)   --->   "%w_hh_V_load_2 = load i32* %w_hh_V_addr_3, align 4" [main.cpp:72]   --->   Operation 538 'load' 'w_hh_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 539 [1/2] (3.25ns)   --->   "%h0_V_load_2 = load i32* %h0_V_addr_3, align 4" [main.cpp:72]   --->   Operation 539 'load' 'h0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 540 [1/2] (3.25ns)   --->   "%w_ih_V_load_3 = load i32* %w_ih_V_addr_4, align 4" [main.cpp:71]   --->   Operation 540 'load' 'w_ih_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 541 [1/2] (3.25ns)   --->   "%x_V_load_3 = load i32* %x_V_addr_4, align 4" [main.cpp:71]   --->   Operation 541 'load' 'x_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 542 [1/2] (3.25ns)   --->   "%w_hh_V_load_3 = load i32* %w_hh_V_addr_4, align 4" [main.cpp:72]   --->   Operation 542 'load' 'w_hh_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 543 [1/2] (3.25ns)   --->   "%h0_V_load_3 = load i32* %h0_V_addr_4, align 4" [main.cpp:72]   --->   Operation 543 'load' 'h0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_136_3 = or i14 %counter_s, 4" [main.cpp:73]   --->   Operation 544 'or' 'tmp_136_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 545 [1/1] (0.00ns)   --->   "%j_1_3 = or i6 %tmp_160, 4" [main.cpp:69]   --->   Operation 545 'or' 'j_1_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_124_4 = zext i14 %tmp_136_3 to i64" [main.cpp:71]   --->   Operation 546 'zext' 'tmp_124_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_125_4 = zext i6 %j_1_3 to i64" [main.cpp:71]   --->   Operation 547 'zext' 'tmp_125_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 548 [1/1] (0.00ns)   --->   "%w_ih_V_addr_5 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_4" [main.cpp:71]   --->   Operation 548 'getelementptr' 'w_ih_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 549 [2/2] (3.25ns)   --->   "%w_ih_V_load_4 = load i32* %w_ih_V_addr_5, align 4" [main.cpp:71]   --->   Operation 549 'load' 'w_ih_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 550 [1/1] (0.00ns)   --->   "%x_V_addr_5 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_4" [main.cpp:71]   --->   Operation 550 'getelementptr' 'x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 551 [2/2] (3.25ns)   --->   "%x_V_load_4 = load i32* %x_V_addr_5, align 4" [main.cpp:71]   --->   Operation 551 'load' 'x_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 552 [1/1] (0.00ns)   --->   "%w_hh_V_addr_5 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_4" [main.cpp:72]   --->   Operation 552 'getelementptr' 'w_hh_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 553 [2/2] (3.25ns)   --->   "%w_hh_V_load_4 = load i32* %w_hh_V_addr_5, align 4" [main.cpp:72]   --->   Operation 553 'load' 'w_hh_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 554 [1/1] (0.00ns)   --->   "%h0_V_addr_5 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_4" [main.cpp:72]   --->   Operation 554 'getelementptr' 'h0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 555 [2/2] (3.25ns)   --->   "%h0_V_load_4 = load i32* %h0_V_addr_5, align 4" [main.cpp:72]   --->   Operation 555 'load' 'h0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_136_4 = or i14 %counter_s, 5" [main.cpp:73]   --->   Operation 556 'or' 'tmp_136_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 557 [1/1] (0.00ns)   --->   "%j_1_4 = or i6 %tmp_160, 5" [main.cpp:69]   --->   Operation 557 'or' 'j_1_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_124_5 = zext i14 %tmp_136_4 to i64" [main.cpp:71]   --->   Operation 558 'zext' 'tmp_124_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_125_5 = zext i6 %j_1_4 to i64" [main.cpp:71]   --->   Operation 559 'zext' 'tmp_125_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 560 [1/1] (0.00ns)   --->   "%w_ih_V_addr_6 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_5" [main.cpp:71]   --->   Operation 560 'getelementptr' 'w_ih_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 561 [2/2] (3.25ns)   --->   "%w_ih_V_load_5 = load i32* %w_ih_V_addr_6, align 4" [main.cpp:71]   --->   Operation 561 'load' 'w_ih_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 562 [1/1] (0.00ns)   --->   "%x_V_addr_6 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_5" [main.cpp:71]   --->   Operation 562 'getelementptr' 'x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 563 [2/2] (3.25ns)   --->   "%x_V_load_5 = load i32* %x_V_addr_6, align 4" [main.cpp:71]   --->   Operation 563 'load' 'x_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 564 [1/1] (0.00ns)   --->   "%w_hh_V_addr_6 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_5" [main.cpp:72]   --->   Operation 564 'getelementptr' 'w_hh_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 565 [2/2] (3.25ns)   --->   "%w_hh_V_load_5 = load i32* %w_hh_V_addr_6, align 4" [main.cpp:72]   --->   Operation 565 'load' 'w_hh_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_35 : Operation 566 [1/1] (0.00ns)   --->   "%h0_V_addr_6 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_5" [main.cpp:72]   --->   Operation 566 'getelementptr' 'h0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 567 [2/2] (3.25ns)   --->   "%h0_V_load_5 = load i32* %h0_V_addr_6, align 4" [main.cpp:72]   --->   Operation 567 'load' 'h0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 36 <SV = 17> <Delay = 8.51>
ST_36 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_106 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_9, i16 0)" [main.cpp:71]   --->   Operation 568 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 569 [1/1] (3.10ns)   --->   "%p_Val2_11 = add i48 %p_Val2_8, %tmp_106" [main.cpp:71]   --->   Operation 569 'add' 'p_Val2_11' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_107 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_6, i16 0)" [main.cpp:72]   --->   Operation 570 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 571 [1/1] (3.10ns)   --->   "%p_Val2_13 = add i48 %p_Val2_12, %tmp_107" [main.cpp:72]   --->   Operation 571 'add' 'p_Val2_13' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_11, i32 16, i32 47)" [main.cpp:71]   --->   Operation 572 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_127_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_108, i16 0)" [main.cpp:71]   --->   Operation 573 'bitconcatenate' 'tmp_127_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 574 [1/1] (3.10ns)   --->   "%p_Val2_20_1 = add i48 %p_Val2_19_1, %tmp_127_1" [main.cpp:71]   --->   Operation 574 'add' 'p_Val2_20_1' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_13, i32 16, i32 47)" [main.cpp:72]   --->   Operation 575 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_132_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_109, i16 0)" [main.cpp:72]   --->   Operation 576 'bitconcatenate' 'tmp_132_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 577 [1/1] (3.10ns)   --->   "%p_Val2_23_1 = add i48 %p_Val2_22_1, %tmp_132_1" [main.cpp:72]   --->   Operation 577 'add' 'p_Val2_23_1' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 578 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %w_ih_V_load_2 to i48" [main.cpp:71]   --->   Operation 578 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 579 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i32 %x_V_load_2 to i48" [main.cpp:71]   --->   Operation 579 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 580 [1/1] (8.51ns)   --->   "%p_Val2_19_2 = mul i48 %OP2_V_2, %OP1_V_2" [main.cpp:71]   --->   Operation 580 'mul' 'p_Val2_19_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_1, i32 16, i32 47)" [main.cpp:71]   --->   Operation 581 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 582 [1/1] (0.00ns)   --->   "%OP1_V_1_2 = sext i32 %w_hh_V_load_2 to i48" [main.cpp:72]   --->   Operation 582 'sext' 'OP1_V_1_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 583 [1/1] (0.00ns)   --->   "%OP2_V_1_2 = sext i32 %h0_V_load_2 to i48" [main.cpp:72]   --->   Operation 583 'sext' 'OP2_V_1_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 584 [1/1] (8.51ns)   --->   "%p_Val2_22_2 = mul i48 %OP2_V_1_2, %OP1_V_1_2" [main.cpp:72]   --->   Operation 584 'mul' 'p_Val2_22_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_1, i32 16, i32 47)" [main.cpp:72]   --->   Operation 585 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 586 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %w_ih_V_load_3 to i48" [main.cpp:71]   --->   Operation 586 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 587 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %x_V_load_3 to i48" [main.cpp:71]   --->   Operation 587 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 588 [1/1] (8.51ns)   --->   "%p_Val2_19_3 = mul i48 %OP2_V_3, %OP1_V_3" [main.cpp:71]   --->   Operation 588 'mul' 'p_Val2_19_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 589 [1/1] (0.00ns)   --->   "%OP1_V_1_3 = sext i32 %w_hh_V_load_3 to i48" [main.cpp:72]   --->   Operation 589 'sext' 'OP1_V_1_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 590 [1/1] (0.00ns)   --->   "%OP2_V_1_3 = sext i32 %h0_V_load_3 to i48" [main.cpp:72]   --->   Operation 590 'sext' 'OP2_V_1_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 591 [1/1] (8.51ns)   --->   "%p_Val2_22_3 = mul i48 %OP2_V_1_3, %OP1_V_1_3" [main.cpp:72]   --->   Operation 591 'mul' 'p_Val2_22_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 592 [1/2] (3.25ns)   --->   "%w_ih_V_load_4 = load i32* %w_ih_V_addr_5, align 4" [main.cpp:71]   --->   Operation 592 'load' 'w_ih_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 593 [1/2] (3.25ns)   --->   "%x_V_load_4 = load i32* %x_V_addr_5, align 4" [main.cpp:71]   --->   Operation 593 'load' 'x_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 594 [1/2] (3.25ns)   --->   "%w_hh_V_load_4 = load i32* %w_hh_V_addr_5, align 4" [main.cpp:72]   --->   Operation 594 'load' 'w_hh_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 595 [1/2] (3.25ns)   --->   "%h0_V_load_4 = load i32* %h0_V_addr_5, align 4" [main.cpp:72]   --->   Operation 595 'load' 'h0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 596 [1/2] (3.25ns)   --->   "%w_ih_V_load_5 = load i32* %w_ih_V_addr_6, align 4" [main.cpp:71]   --->   Operation 596 'load' 'w_ih_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 597 [1/2] (3.25ns)   --->   "%x_V_load_5 = load i32* %x_V_addr_6, align 4" [main.cpp:71]   --->   Operation 597 'load' 'x_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 598 [1/2] (3.25ns)   --->   "%w_hh_V_load_5 = load i32* %w_hh_V_addr_6, align 4" [main.cpp:72]   --->   Operation 598 'load' 'w_hh_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 599 [1/2] (3.25ns)   --->   "%h0_V_load_5 = load i32* %h0_V_addr_6, align 4" [main.cpp:72]   --->   Operation 599 'load' 'h0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_136_5 = or i14 %counter_s, 6" [main.cpp:73]   --->   Operation 600 'or' 'tmp_136_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 601 [1/1] (0.00ns)   --->   "%j_1_5 = or i6 %tmp_160, 6" [main.cpp:69]   --->   Operation 601 'or' 'j_1_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_124_6 = zext i14 %tmp_136_5 to i64" [main.cpp:71]   --->   Operation 602 'zext' 'tmp_124_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_125_6 = zext i6 %j_1_5 to i64" [main.cpp:71]   --->   Operation 603 'zext' 'tmp_125_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 604 [1/1] (0.00ns)   --->   "%w_ih_V_addr_7 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_6" [main.cpp:71]   --->   Operation 604 'getelementptr' 'w_ih_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 605 [2/2] (3.25ns)   --->   "%w_ih_V_load_6 = load i32* %w_ih_V_addr_7, align 4" [main.cpp:71]   --->   Operation 605 'load' 'w_ih_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 606 [1/1] (0.00ns)   --->   "%x_V_addr_7 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_6" [main.cpp:71]   --->   Operation 606 'getelementptr' 'x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 607 [2/2] (3.25ns)   --->   "%x_V_load_6 = load i32* %x_V_addr_7, align 4" [main.cpp:71]   --->   Operation 607 'load' 'x_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 608 [1/1] (0.00ns)   --->   "%w_hh_V_addr_7 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_6" [main.cpp:72]   --->   Operation 608 'getelementptr' 'w_hh_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 609 [2/2] (3.25ns)   --->   "%w_hh_V_load_6 = load i32* %w_hh_V_addr_7, align 4" [main.cpp:72]   --->   Operation 609 'load' 'w_hh_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 610 [1/1] (0.00ns)   --->   "%h0_V_addr_7 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_6" [main.cpp:72]   --->   Operation 610 'getelementptr' 'h0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 611 [2/2] (3.25ns)   --->   "%h0_V_load_6 = load i32* %h0_V_addr_7, align 4" [main.cpp:72]   --->   Operation 611 'load' 'h0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_136_6 = or i14 %counter_s, 7" [main.cpp:73]   --->   Operation 612 'or' 'tmp_136_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 613 [1/1] (0.00ns)   --->   "%j_1_6 = or i6 %tmp_160, 7" [main.cpp:69]   --->   Operation 613 'or' 'j_1_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_124_7 = zext i14 %tmp_136_6 to i64" [main.cpp:71]   --->   Operation 614 'zext' 'tmp_124_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_125_7 = zext i6 %j_1_6 to i64" [main.cpp:71]   --->   Operation 615 'zext' 'tmp_125_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 616 [1/1] (0.00ns)   --->   "%w_ih_V_addr_8 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_7" [main.cpp:71]   --->   Operation 616 'getelementptr' 'w_ih_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 617 [2/2] (3.25ns)   --->   "%w_ih_V_load_7 = load i32* %w_ih_V_addr_8, align 4" [main.cpp:71]   --->   Operation 617 'load' 'w_ih_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 618 [1/1] (0.00ns)   --->   "%x_V_addr_8 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_7" [main.cpp:71]   --->   Operation 618 'getelementptr' 'x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 619 [2/2] (3.25ns)   --->   "%x_V_load_7 = load i32* %x_V_addr_8, align 4" [main.cpp:71]   --->   Operation 619 'load' 'x_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 620 [1/1] (0.00ns)   --->   "%w_hh_V_addr_8 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_7" [main.cpp:72]   --->   Operation 620 'getelementptr' 'w_hh_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 621 [2/2] (3.25ns)   --->   "%w_hh_V_load_7 = load i32* %w_hh_V_addr_8, align 4" [main.cpp:72]   --->   Operation 621 'load' 'w_hh_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_36 : Operation 622 [1/1] (0.00ns)   --->   "%h0_V_addr_8 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_7" [main.cpp:72]   --->   Operation 622 'getelementptr' 'h0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 623 [2/2] (3.25ns)   --->   "%h0_V_load_7 = load i32* %h0_V_addr_8, align 4" [main.cpp:72]   --->   Operation 623 'load' 'h0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 37 <SV = 18> <Delay = 8.51>
ST_37 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_127_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_110, i16 0)" [main.cpp:71]   --->   Operation 624 'bitconcatenate' 'tmp_127_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 625 [1/1] (3.10ns)   --->   "%p_Val2_20_2 = add i48 %p_Val2_19_2, %tmp_127_2" [main.cpp:71]   --->   Operation 625 'add' 'p_Val2_20_2' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_132_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_111, i16 0)" [main.cpp:72]   --->   Operation 626 'bitconcatenate' 'tmp_132_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 627 [1/1] (3.10ns)   --->   "%p_Val2_23_2 = add i48 %p_Val2_22_2, %tmp_132_2" [main.cpp:72]   --->   Operation 627 'add' 'p_Val2_23_2' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_2, i32 16, i32 47)" [main.cpp:71]   --->   Operation 628 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_127_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_112, i16 0)" [main.cpp:71]   --->   Operation 629 'bitconcatenate' 'tmp_127_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 630 [1/1] (3.10ns)   --->   "%p_Val2_20_3 = add i48 %p_Val2_19_3, %tmp_127_3" [main.cpp:71]   --->   Operation 630 'add' 'p_Val2_20_3' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_2, i32 16, i32 47)" [main.cpp:72]   --->   Operation 631 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_132_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_113, i16 0)" [main.cpp:72]   --->   Operation 632 'bitconcatenate' 'tmp_132_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 633 [1/1] (3.10ns)   --->   "%p_Val2_23_3 = add i48 %p_Val2_22_3, %tmp_132_3" [main.cpp:72]   --->   Operation 633 'add' 'p_Val2_23_3' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 634 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %w_ih_V_load_4 to i48" [main.cpp:71]   --->   Operation 634 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 635 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %x_V_load_4 to i48" [main.cpp:71]   --->   Operation 635 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 636 [1/1] (8.51ns)   --->   "%p_Val2_19_4 = mul i48 %OP2_V_4, %OP1_V_4" [main.cpp:71]   --->   Operation 636 'mul' 'p_Val2_19_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_3, i32 16, i32 47)" [main.cpp:71]   --->   Operation 637 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 638 [1/1] (0.00ns)   --->   "%OP1_V_1_4 = sext i32 %w_hh_V_load_4 to i48" [main.cpp:72]   --->   Operation 638 'sext' 'OP1_V_1_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 639 [1/1] (0.00ns)   --->   "%OP2_V_1_4 = sext i32 %h0_V_load_4 to i48" [main.cpp:72]   --->   Operation 639 'sext' 'OP2_V_1_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 640 [1/1] (8.51ns)   --->   "%p_Val2_22_4 = mul i48 %OP2_V_1_4, %OP1_V_1_4" [main.cpp:72]   --->   Operation 640 'mul' 'p_Val2_22_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_3, i32 16, i32 47)" [main.cpp:72]   --->   Operation 641 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 642 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %w_ih_V_load_5 to i48" [main.cpp:71]   --->   Operation 642 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 643 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i32 %x_V_load_5 to i48" [main.cpp:71]   --->   Operation 643 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 644 [1/1] (8.51ns)   --->   "%p_Val2_19_5 = mul i48 %OP2_V_5, %OP1_V_5" [main.cpp:71]   --->   Operation 644 'mul' 'p_Val2_19_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 645 [1/1] (0.00ns)   --->   "%OP1_V_1_5 = sext i32 %w_hh_V_load_5 to i48" [main.cpp:72]   --->   Operation 645 'sext' 'OP1_V_1_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 646 [1/1] (0.00ns)   --->   "%OP2_V_1_5 = sext i32 %h0_V_load_5 to i48" [main.cpp:72]   --->   Operation 646 'sext' 'OP2_V_1_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 647 [1/1] (8.51ns)   --->   "%p_Val2_22_5 = mul i48 %OP2_V_1_5, %OP1_V_1_5" [main.cpp:72]   --->   Operation 647 'mul' 'p_Val2_22_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 648 [1/2] (3.25ns)   --->   "%w_ih_V_load_6 = load i32* %w_ih_V_addr_7, align 4" [main.cpp:71]   --->   Operation 648 'load' 'w_ih_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 649 [1/2] (3.25ns)   --->   "%x_V_load_6 = load i32* %x_V_addr_7, align 4" [main.cpp:71]   --->   Operation 649 'load' 'x_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 650 [1/2] (3.25ns)   --->   "%w_hh_V_load_6 = load i32* %w_hh_V_addr_7, align 4" [main.cpp:72]   --->   Operation 650 'load' 'w_hh_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 651 [1/2] (3.25ns)   --->   "%h0_V_load_6 = load i32* %h0_V_addr_7, align 4" [main.cpp:72]   --->   Operation 651 'load' 'h0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 652 [1/2] (3.25ns)   --->   "%w_ih_V_load_7 = load i32* %w_ih_V_addr_8, align 4" [main.cpp:71]   --->   Operation 652 'load' 'w_ih_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 653 [1/2] (3.25ns)   --->   "%x_V_load_7 = load i32* %x_V_addr_8, align 4" [main.cpp:71]   --->   Operation 653 'load' 'x_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 654 [1/2] (3.25ns)   --->   "%w_hh_V_load_7 = load i32* %w_hh_V_addr_8, align 4" [main.cpp:72]   --->   Operation 654 'load' 'w_hh_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 655 [1/2] (3.25ns)   --->   "%h0_V_load_7 = load i32* %h0_V_addr_8, align 4" [main.cpp:72]   --->   Operation 655 'load' 'h0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_136_7 = or i14 %counter_s, 8" [main.cpp:73]   --->   Operation 656 'or' 'tmp_136_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 657 [1/1] (0.00ns)   --->   "%j_1_7 = or i6 %tmp_160, 8" [main.cpp:69]   --->   Operation 657 'or' 'j_1_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_124_8 = zext i14 %tmp_136_7 to i64" [main.cpp:71]   --->   Operation 658 'zext' 'tmp_124_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_125_8 = zext i6 %j_1_7 to i64" [main.cpp:71]   --->   Operation 659 'zext' 'tmp_125_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 660 [1/1] (0.00ns)   --->   "%w_ih_V_addr_9 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_8" [main.cpp:71]   --->   Operation 660 'getelementptr' 'w_ih_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 661 [2/2] (3.25ns)   --->   "%w_ih_V_load_8 = load i32* %w_ih_V_addr_9, align 4" [main.cpp:71]   --->   Operation 661 'load' 'w_ih_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 662 [1/1] (0.00ns)   --->   "%x_V_addr_9 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_8" [main.cpp:71]   --->   Operation 662 'getelementptr' 'x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 663 [2/2] (3.25ns)   --->   "%x_V_load_8 = load i32* %x_V_addr_9, align 4" [main.cpp:71]   --->   Operation 663 'load' 'x_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 664 [1/1] (0.00ns)   --->   "%w_hh_V_addr_9 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_8" [main.cpp:72]   --->   Operation 664 'getelementptr' 'w_hh_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 665 [2/2] (3.25ns)   --->   "%w_hh_V_load_8 = load i32* %w_hh_V_addr_9, align 4" [main.cpp:72]   --->   Operation 665 'load' 'w_hh_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 666 [1/1] (0.00ns)   --->   "%h0_V_addr_9 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_8" [main.cpp:72]   --->   Operation 666 'getelementptr' 'h0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 667 [2/2] (3.25ns)   --->   "%h0_V_load_8 = load i32* %h0_V_addr_9, align 4" [main.cpp:72]   --->   Operation 667 'load' 'h0_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_136_8 = or i14 %counter_s, 9" [main.cpp:73]   --->   Operation 668 'or' 'tmp_136_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 669 [1/1] (0.00ns)   --->   "%j_1_8 = or i6 %tmp_160, 9" [main.cpp:69]   --->   Operation 669 'or' 'j_1_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_124_9 = zext i14 %tmp_136_8 to i64" [main.cpp:71]   --->   Operation 670 'zext' 'tmp_124_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_125_9 = zext i6 %j_1_8 to i64" [main.cpp:71]   --->   Operation 671 'zext' 'tmp_125_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 672 [1/1] (0.00ns)   --->   "%w_ih_V_addr_10 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_9" [main.cpp:71]   --->   Operation 672 'getelementptr' 'w_ih_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 673 [2/2] (3.25ns)   --->   "%w_ih_V_load_9 = load i32* %w_ih_V_addr_10, align 4" [main.cpp:71]   --->   Operation 673 'load' 'w_ih_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 674 [1/1] (0.00ns)   --->   "%x_V_addr_10 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_9" [main.cpp:71]   --->   Operation 674 'getelementptr' 'x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 675 [2/2] (3.25ns)   --->   "%x_V_load_9 = load i32* %x_V_addr_10, align 4" [main.cpp:71]   --->   Operation 675 'load' 'x_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 676 [1/1] (0.00ns)   --->   "%w_hh_V_addr_10 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_9" [main.cpp:72]   --->   Operation 676 'getelementptr' 'w_hh_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 677 [2/2] (3.25ns)   --->   "%w_hh_V_load_9 = load i32* %w_hh_V_addr_10, align 4" [main.cpp:72]   --->   Operation 677 'load' 'w_hh_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_37 : Operation 678 [1/1] (0.00ns)   --->   "%h0_V_addr_10 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_9" [main.cpp:72]   --->   Operation 678 'getelementptr' 'h0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 679 [2/2] (3.25ns)   --->   "%h0_V_load_9 = load i32* %h0_V_addr_10, align 4" [main.cpp:72]   --->   Operation 679 'load' 'h0_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 38 <SV = 19> <Delay = 8.51>
ST_38 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_127_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_114, i16 0)" [main.cpp:71]   --->   Operation 680 'bitconcatenate' 'tmp_127_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 681 [1/1] (3.10ns)   --->   "%p_Val2_20_4 = add i48 %p_Val2_19_4, %tmp_127_4" [main.cpp:71]   --->   Operation 681 'add' 'p_Val2_20_4' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_132_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_115, i16 0)" [main.cpp:72]   --->   Operation 682 'bitconcatenate' 'tmp_132_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 683 [1/1] (3.10ns)   --->   "%p_Val2_23_4 = add i48 %p_Val2_22_4, %tmp_132_4" [main.cpp:72]   --->   Operation 683 'add' 'p_Val2_23_4' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_4, i32 16, i32 47)" [main.cpp:71]   --->   Operation 684 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_127_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_116, i16 0)" [main.cpp:71]   --->   Operation 685 'bitconcatenate' 'tmp_127_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 686 [1/1] (3.10ns)   --->   "%p_Val2_20_5 = add i48 %p_Val2_19_5, %tmp_127_5" [main.cpp:71]   --->   Operation 686 'add' 'p_Val2_20_5' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_4, i32 16, i32 47)" [main.cpp:72]   --->   Operation 687 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_132_5 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_117, i16 0)" [main.cpp:72]   --->   Operation 688 'bitconcatenate' 'tmp_132_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 689 [1/1] (3.10ns)   --->   "%p_Val2_23_5 = add i48 %p_Val2_22_5, %tmp_132_5" [main.cpp:72]   --->   Operation 689 'add' 'p_Val2_23_5' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 690 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i32 %w_ih_V_load_6 to i48" [main.cpp:71]   --->   Operation 690 'sext' 'OP1_V_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 691 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i32 %x_V_load_6 to i48" [main.cpp:71]   --->   Operation 691 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 692 [1/1] (8.51ns)   --->   "%p_Val2_19_6 = mul i48 %OP2_V_6, %OP1_V_6" [main.cpp:71]   --->   Operation 692 'mul' 'p_Val2_19_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_5, i32 16, i32 47)" [main.cpp:71]   --->   Operation 693 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 694 [1/1] (0.00ns)   --->   "%OP1_V_1_6 = sext i32 %w_hh_V_load_6 to i48" [main.cpp:72]   --->   Operation 694 'sext' 'OP1_V_1_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 695 [1/1] (0.00ns)   --->   "%OP2_V_1_6 = sext i32 %h0_V_load_6 to i48" [main.cpp:72]   --->   Operation 695 'sext' 'OP2_V_1_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 696 [1/1] (8.51ns)   --->   "%p_Val2_22_6 = mul i48 %OP2_V_1_6, %OP1_V_1_6" [main.cpp:72]   --->   Operation 696 'mul' 'p_Val2_22_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_5, i32 16, i32 47)" [main.cpp:72]   --->   Operation 697 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 698 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i32 %w_ih_V_load_7 to i48" [main.cpp:71]   --->   Operation 698 'sext' 'OP1_V_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 699 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i32 %x_V_load_7 to i48" [main.cpp:71]   --->   Operation 699 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 700 [1/1] (8.51ns)   --->   "%p_Val2_19_7 = mul i48 %OP2_V_7, %OP1_V_7" [main.cpp:71]   --->   Operation 700 'mul' 'p_Val2_19_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 701 [1/1] (0.00ns)   --->   "%OP1_V_1_7 = sext i32 %w_hh_V_load_7 to i48" [main.cpp:72]   --->   Operation 701 'sext' 'OP1_V_1_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%OP2_V_1_7 = sext i32 %h0_V_load_7 to i48" [main.cpp:72]   --->   Operation 702 'sext' 'OP2_V_1_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 703 [1/1] (8.51ns)   --->   "%p_Val2_22_7 = mul i48 %OP2_V_1_7, %OP1_V_1_7" [main.cpp:72]   --->   Operation 703 'mul' 'p_Val2_22_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 704 [1/2] (3.25ns)   --->   "%w_ih_V_load_8 = load i32* %w_ih_V_addr_9, align 4" [main.cpp:71]   --->   Operation 704 'load' 'w_ih_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 705 [1/2] (3.25ns)   --->   "%x_V_load_8 = load i32* %x_V_addr_9, align 4" [main.cpp:71]   --->   Operation 705 'load' 'x_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 706 [1/2] (3.25ns)   --->   "%w_hh_V_load_8 = load i32* %w_hh_V_addr_9, align 4" [main.cpp:72]   --->   Operation 706 'load' 'w_hh_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 707 [1/2] (3.25ns)   --->   "%h0_V_load_8 = load i32* %h0_V_addr_9, align 4" [main.cpp:72]   --->   Operation 707 'load' 'h0_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 708 [1/2] (3.25ns)   --->   "%w_ih_V_load_9 = load i32* %w_ih_V_addr_10, align 4" [main.cpp:71]   --->   Operation 708 'load' 'w_ih_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 709 [1/2] (3.25ns)   --->   "%x_V_load_9 = load i32* %x_V_addr_10, align 4" [main.cpp:71]   --->   Operation 709 'load' 'x_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 710 [1/2] (3.25ns)   --->   "%w_hh_V_load_9 = load i32* %w_hh_V_addr_10, align 4" [main.cpp:72]   --->   Operation 710 'load' 'w_hh_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 711 [1/2] (3.25ns)   --->   "%h0_V_load_9 = load i32* %h0_V_addr_10, align 4" [main.cpp:72]   --->   Operation 711 'load' 'h0_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_136_9 = or i14 %counter_s, 10" [main.cpp:73]   --->   Operation 712 'or' 'tmp_136_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 713 [1/1] (0.00ns)   --->   "%j_1_9 = or i6 %tmp_160, 10" [main.cpp:69]   --->   Operation 713 'or' 'j_1_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_124_s = zext i14 %tmp_136_9 to i64" [main.cpp:71]   --->   Operation 714 'zext' 'tmp_124_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_125_s = zext i6 %j_1_9 to i64" [main.cpp:71]   --->   Operation 715 'zext' 'tmp_125_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 716 [1/1] (0.00ns)   --->   "%w_ih_V_addr_11 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_s" [main.cpp:71]   --->   Operation 716 'getelementptr' 'w_ih_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 717 [2/2] (3.25ns)   --->   "%w_ih_V_load_10 = load i32* %w_ih_V_addr_11, align 4" [main.cpp:71]   --->   Operation 717 'load' 'w_ih_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 718 [1/1] (0.00ns)   --->   "%x_V_addr_11 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_s" [main.cpp:71]   --->   Operation 718 'getelementptr' 'x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 719 [2/2] (3.25ns)   --->   "%x_V_load_10 = load i32* %x_V_addr_11, align 4" [main.cpp:71]   --->   Operation 719 'load' 'x_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 720 [1/1] (0.00ns)   --->   "%w_hh_V_addr_11 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_s" [main.cpp:72]   --->   Operation 720 'getelementptr' 'w_hh_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 721 [2/2] (3.25ns)   --->   "%w_hh_V_load_10 = load i32* %w_hh_V_addr_11, align 4" [main.cpp:72]   --->   Operation 721 'load' 'w_hh_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 722 [1/1] (0.00ns)   --->   "%h0_V_addr_11 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_s" [main.cpp:72]   --->   Operation 722 'getelementptr' 'h0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 723 [2/2] (3.25ns)   --->   "%h0_V_load_10 = load i32* %h0_V_addr_11, align 4" [main.cpp:72]   --->   Operation 723 'load' 'h0_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_136_10 = or i14 %counter_s, 11" [main.cpp:73]   --->   Operation 724 'or' 'tmp_136_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 725 [1/1] (0.00ns)   --->   "%j_1_10 = or i6 %tmp_160, 11" [main.cpp:69]   --->   Operation 725 'or' 'j_1_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_124_10 = zext i14 %tmp_136_10 to i64" [main.cpp:71]   --->   Operation 726 'zext' 'tmp_124_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_125_10 = zext i6 %j_1_10 to i64" [main.cpp:71]   --->   Operation 727 'zext' 'tmp_125_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 728 [1/1] (0.00ns)   --->   "%w_ih_V_addr_12 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_10" [main.cpp:71]   --->   Operation 728 'getelementptr' 'w_ih_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 729 [2/2] (3.25ns)   --->   "%w_ih_V_load_11 = load i32* %w_ih_V_addr_12, align 4" [main.cpp:71]   --->   Operation 729 'load' 'w_ih_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 730 [1/1] (0.00ns)   --->   "%x_V_addr_12 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_10" [main.cpp:71]   --->   Operation 730 'getelementptr' 'x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 731 [2/2] (3.25ns)   --->   "%x_V_load_11 = load i32* %x_V_addr_12, align 4" [main.cpp:71]   --->   Operation 731 'load' 'x_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 732 [1/1] (0.00ns)   --->   "%w_hh_V_addr_12 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_10" [main.cpp:72]   --->   Operation 732 'getelementptr' 'w_hh_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 733 [2/2] (3.25ns)   --->   "%w_hh_V_load_11 = load i32* %w_hh_V_addr_12, align 4" [main.cpp:72]   --->   Operation 733 'load' 'w_hh_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_38 : Operation 734 [1/1] (0.00ns)   --->   "%h0_V_addr_12 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_10" [main.cpp:72]   --->   Operation 734 'getelementptr' 'h0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 735 [2/2] (3.25ns)   --->   "%h0_V_load_11 = load i32* %h0_V_addr_12, align 4" [main.cpp:72]   --->   Operation 735 'load' 'h0_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 39 <SV = 20> <Delay = 8.51>
ST_39 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_127_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_118, i16 0)" [main.cpp:71]   --->   Operation 736 'bitconcatenate' 'tmp_127_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 737 [1/1] (3.10ns)   --->   "%p_Val2_20_6 = add i48 %p_Val2_19_6, %tmp_127_6" [main.cpp:71]   --->   Operation 737 'add' 'p_Val2_20_6' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_132_6 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_119, i16 0)" [main.cpp:72]   --->   Operation 738 'bitconcatenate' 'tmp_132_6' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 739 [1/1] (3.10ns)   --->   "%p_Val2_23_6 = add i48 %p_Val2_22_6, %tmp_132_6" [main.cpp:72]   --->   Operation 739 'add' 'p_Val2_23_6' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_6, i32 16, i32 47)" [main.cpp:71]   --->   Operation 740 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_127_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_120, i16 0)" [main.cpp:71]   --->   Operation 741 'bitconcatenate' 'tmp_127_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 742 [1/1] (3.10ns)   --->   "%p_Val2_20_7 = add i48 %p_Val2_19_7, %tmp_127_7" [main.cpp:71]   --->   Operation 742 'add' 'p_Val2_20_7' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_6, i32 16, i32 47)" [main.cpp:72]   --->   Operation 743 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_132_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_121, i16 0)" [main.cpp:72]   --->   Operation 744 'bitconcatenate' 'tmp_132_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 745 [1/1] (3.10ns)   --->   "%p_Val2_23_7 = add i48 %p_Val2_22_7, %tmp_132_7" [main.cpp:72]   --->   Operation 745 'add' 'p_Val2_23_7' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 746 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i32 %w_ih_V_load_8 to i48" [main.cpp:71]   --->   Operation 746 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 747 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i32 %x_V_load_8 to i48" [main.cpp:71]   --->   Operation 747 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 748 [1/1] (8.51ns)   --->   "%p_Val2_19_8 = mul i48 %OP2_V_8, %OP1_V_8" [main.cpp:71]   --->   Operation 748 'mul' 'p_Val2_19_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_7, i32 16, i32 47)" [main.cpp:71]   --->   Operation 749 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 750 [1/1] (0.00ns)   --->   "%OP1_V_1_8 = sext i32 %w_hh_V_load_8 to i48" [main.cpp:72]   --->   Operation 750 'sext' 'OP1_V_1_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 751 [1/1] (0.00ns)   --->   "%OP2_V_1_8 = sext i32 %h0_V_load_8 to i48" [main.cpp:72]   --->   Operation 751 'sext' 'OP2_V_1_8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 752 [1/1] (8.51ns)   --->   "%p_Val2_22_8 = mul i48 %OP2_V_1_8, %OP1_V_1_8" [main.cpp:72]   --->   Operation 752 'mul' 'p_Val2_22_8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_7, i32 16, i32 47)" [main.cpp:72]   --->   Operation 753 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 754 [1/1] (0.00ns)   --->   "%OP1_V_9 = sext i32 %w_ih_V_load_9 to i48" [main.cpp:71]   --->   Operation 754 'sext' 'OP1_V_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 755 [1/1] (0.00ns)   --->   "%OP2_V_9 = sext i32 %x_V_load_9 to i48" [main.cpp:71]   --->   Operation 755 'sext' 'OP2_V_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 756 [1/1] (8.51ns)   --->   "%p_Val2_19_9 = mul i48 %OP2_V_9, %OP1_V_9" [main.cpp:71]   --->   Operation 756 'mul' 'p_Val2_19_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 757 [1/1] (0.00ns)   --->   "%OP1_V_1_9 = sext i32 %w_hh_V_load_9 to i48" [main.cpp:72]   --->   Operation 757 'sext' 'OP1_V_1_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 758 [1/1] (0.00ns)   --->   "%OP2_V_1_9 = sext i32 %h0_V_load_9 to i48" [main.cpp:72]   --->   Operation 758 'sext' 'OP2_V_1_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 759 [1/1] (8.51ns)   --->   "%p_Val2_22_9 = mul i48 %OP2_V_1_9, %OP1_V_1_9" [main.cpp:72]   --->   Operation 759 'mul' 'p_Val2_22_9' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 760 [1/2] (3.25ns)   --->   "%w_ih_V_load_10 = load i32* %w_ih_V_addr_11, align 4" [main.cpp:71]   --->   Operation 760 'load' 'w_ih_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 761 [1/2] (3.25ns)   --->   "%x_V_load_10 = load i32* %x_V_addr_11, align 4" [main.cpp:71]   --->   Operation 761 'load' 'x_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 762 [1/2] (3.25ns)   --->   "%w_hh_V_load_10 = load i32* %w_hh_V_addr_11, align 4" [main.cpp:72]   --->   Operation 762 'load' 'w_hh_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 763 [1/2] (3.25ns)   --->   "%h0_V_load_10 = load i32* %h0_V_addr_11, align 4" [main.cpp:72]   --->   Operation 763 'load' 'h0_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 764 [1/2] (3.25ns)   --->   "%w_ih_V_load_11 = load i32* %w_ih_V_addr_12, align 4" [main.cpp:71]   --->   Operation 764 'load' 'w_ih_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 765 [1/2] (3.25ns)   --->   "%x_V_load_11 = load i32* %x_V_addr_12, align 4" [main.cpp:71]   --->   Operation 765 'load' 'x_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 766 [1/2] (3.25ns)   --->   "%w_hh_V_load_11 = load i32* %w_hh_V_addr_12, align 4" [main.cpp:72]   --->   Operation 766 'load' 'w_hh_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 767 [1/2] (3.25ns)   --->   "%h0_V_load_11 = load i32* %h0_V_addr_12, align 4" [main.cpp:72]   --->   Operation 767 'load' 'h0_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_136_11 = or i14 %counter_s, 12" [main.cpp:73]   --->   Operation 768 'or' 'tmp_136_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 769 [1/1] (0.00ns)   --->   "%j_1_11 = or i6 %tmp_160, 12" [main.cpp:69]   --->   Operation 769 'or' 'j_1_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_124_11 = zext i14 %tmp_136_11 to i64" [main.cpp:71]   --->   Operation 770 'zext' 'tmp_124_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_125_11 = zext i6 %j_1_11 to i64" [main.cpp:71]   --->   Operation 771 'zext' 'tmp_125_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 772 [1/1] (0.00ns)   --->   "%w_ih_V_addr_13 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_11" [main.cpp:71]   --->   Operation 772 'getelementptr' 'w_ih_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 773 [2/2] (3.25ns)   --->   "%w_ih_V_load_12 = load i32* %w_ih_V_addr_13, align 4" [main.cpp:71]   --->   Operation 773 'load' 'w_ih_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 774 [1/1] (0.00ns)   --->   "%x_V_addr_13 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_11" [main.cpp:71]   --->   Operation 774 'getelementptr' 'x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 775 [2/2] (3.25ns)   --->   "%x_V_load_12 = load i32* %x_V_addr_13, align 4" [main.cpp:71]   --->   Operation 775 'load' 'x_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 776 [1/1] (0.00ns)   --->   "%w_hh_V_addr_13 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_11" [main.cpp:72]   --->   Operation 776 'getelementptr' 'w_hh_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 777 [2/2] (3.25ns)   --->   "%w_hh_V_load_12 = load i32* %w_hh_V_addr_13, align 4" [main.cpp:72]   --->   Operation 777 'load' 'w_hh_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 778 [1/1] (0.00ns)   --->   "%h0_V_addr_13 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_11" [main.cpp:72]   --->   Operation 778 'getelementptr' 'h0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 779 [2/2] (3.25ns)   --->   "%h0_V_load_12 = load i32* %h0_V_addr_13, align 4" [main.cpp:72]   --->   Operation 779 'load' 'h0_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_136_12 = or i14 %counter_s, 13" [main.cpp:73]   --->   Operation 780 'or' 'tmp_136_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 781 [1/1] (0.00ns)   --->   "%j_1_12 = or i6 %tmp_160, 13" [main.cpp:69]   --->   Operation 781 'or' 'j_1_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_124_12 = zext i14 %tmp_136_12 to i64" [main.cpp:71]   --->   Operation 782 'zext' 'tmp_124_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_125_12 = zext i6 %j_1_12 to i64" [main.cpp:71]   --->   Operation 783 'zext' 'tmp_125_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 784 [1/1] (0.00ns)   --->   "%w_ih_V_addr_14 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_12" [main.cpp:71]   --->   Operation 784 'getelementptr' 'w_ih_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 785 [2/2] (3.25ns)   --->   "%w_ih_V_load_13 = load i32* %w_ih_V_addr_14, align 4" [main.cpp:71]   --->   Operation 785 'load' 'w_ih_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 786 [1/1] (0.00ns)   --->   "%x_V_addr_14 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_12" [main.cpp:71]   --->   Operation 786 'getelementptr' 'x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 787 [2/2] (3.25ns)   --->   "%x_V_load_13 = load i32* %x_V_addr_14, align 4" [main.cpp:71]   --->   Operation 787 'load' 'x_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 788 [1/1] (0.00ns)   --->   "%w_hh_V_addr_14 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_12" [main.cpp:72]   --->   Operation 788 'getelementptr' 'w_hh_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 789 [2/2] (3.25ns)   --->   "%w_hh_V_load_13 = load i32* %w_hh_V_addr_14, align 4" [main.cpp:72]   --->   Operation 789 'load' 'w_hh_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_39 : Operation 790 [1/1] (0.00ns)   --->   "%h0_V_addr_14 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_12" [main.cpp:72]   --->   Operation 790 'getelementptr' 'h0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 791 [2/2] (3.25ns)   --->   "%h0_V_load_13 = load i32* %h0_V_addr_14, align 4" [main.cpp:72]   --->   Operation 791 'load' 'h0_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 40 <SV = 21> <Delay = 8.51>
ST_40 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_127_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_122, i16 0)" [main.cpp:71]   --->   Operation 792 'bitconcatenate' 'tmp_127_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 793 [1/1] (3.10ns)   --->   "%p_Val2_20_8 = add i48 %p_Val2_19_8, %tmp_127_8" [main.cpp:71]   --->   Operation 793 'add' 'p_Val2_20_8' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_132_8 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_123, i16 0)" [main.cpp:72]   --->   Operation 794 'bitconcatenate' 'tmp_132_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 795 [1/1] (3.10ns)   --->   "%p_Val2_23_8 = add i48 %p_Val2_22_8, %tmp_132_8" [main.cpp:72]   --->   Operation 795 'add' 'p_Val2_23_8' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_8, i32 16, i32 47)" [main.cpp:71]   --->   Operation 796 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_127_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_124, i16 0)" [main.cpp:71]   --->   Operation 797 'bitconcatenate' 'tmp_127_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 798 [1/1] (3.10ns)   --->   "%p_Val2_20_9 = add i48 %p_Val2_19_9, %tmp_127_9" [main.cpp:71]   --->   Operation 798 'add' 'p_Val2_20_9' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_8, i32 16, i32 47)" [main.cpp:72]   --->   Operation 799 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_132_9 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_125, i16 0)" [main.cpp:72]   --->   Operation 800 'bitconcatenate' 'tmp_132_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 801 [1/1] (3.10ns)   --->   "%p_Val2_23_9 = add i48 %p_Val2_22_9, %tmp_132_9" [main.cpp:72]   --->   Operation 801 'add' 'p_Val2_23_9' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 802 [1/1] (0.00ns)   --->   "%OP1_V_10 = sext i32 %w_ih_V_load_10 to i48" [main.cpp:71]   --->   Operation 802 'sext' 'OP1_V_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 803 [1/1] (0.00ns)   --->   "%OP2_V_10 = sext i32 %x_V_load_10 to i48" [main.cpp:71]   --->   Operation 803 'sext' 'OP2_V_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 804 [1/1] (8.51ns)   --->   "%p_Val2_19_s = mul i48 %OP2_V_10, %OP1_V_10" [main.cpp:71]   --->   Operation 804 'mul' 'p_Val2_19_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_9, i32 16, i32 47)" [main.cpp:71]   --->   Operation 805 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 806 [1/1] (0.00ns)   --->   "%OP1_V_1_s = sext i32 %w_hh_V_load_10 to i48" [main.cpp:72]   --->   Operation 806 'sext' 'OP1_V_1_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 807 [1/1] (0.00ns)   --->   "%OP2_V_1_s = sext i32 %h0_V_load_10 to i48" [main.cpp:72]   --->   Operation 807 'sext' 'OP2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 808 [1/1] (8.51ns)   --->   "%p_Val2_22_s = mul i48 %OP2_V_1_s, %OP1_V_1_s" [main.cpp:72]   --->   Operation 808 'mul' 'p_Val2_22_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_9, i32 16, i32 47)" [main.cpp:72]   --->   Operation 809 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 810 [1/1] (0.00ns)   --->   "%OP1_V_11 = sext i32 %w_ih_V_load_11 to i48" [main.cpp:71]   --->   Operation 810 'sext' 'OP1_V_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "%OP2_V_11 = sext i32 %x_V_load_11 to i48" [main.cpp:71]   --->   Operation 811 'sext' 'OP2_V_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (8.51ns)   --->   "%p_Val2_19_10 = mul i48 %OP2_V_11, %OP1_V_11" [main.cpp:71]   --->   Operation 812 'mul' 'p_Val2_19_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "%OP1_V_1_10 = sext i32 %w_hh_V_load_11 to i48" [main.cpp:72]   --->   Operation 813 'sext' 'OP1_V_1_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 814 [1/1] (0.00ns)   --->   "%OP2_V_1_10 = sext i32 %h0_V_load_11 to i48" [main.cpp:72]   --->   Operation 814 'sext' 'OP2_V_1_10' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 815 [1/1] (8.51ns)   --->   "%p_Val2_22_10 = mul i48 %OP2_V_1_10, %OP1_V_1_10" [main.cpp:72]   --->   Operation 815 'mul' 'p_Val2_22_10' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 816 [1/2] (3.25ns)   --->   "%w_ih_V_load_12 = load i32* %w_ih_V_addr_13, align 4" [main.cpp:71]   --->   Operation 816 'load' 'w_ih_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 817 [1/2] (3.25ns)   --->   "%x_V_load_12 = load i32* %x_V_addr_13, align 4" [main.cpp:71]   --->   Operation 817 'load' 'x_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 818 [1/2] (3.25ns)   --->   "%w_hh_V_load_12 = load i32* %w_hh_V_addr_13, align 4" [main.cpp:72]   --->   Operation 818 'load' 'w_hh_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 819 [1/2] (3.25ns)   --->   "%h0_V_load_12 = load i32* %h0_V_addr_13, align 4" [main.cpp:72]   --->   Operation 819 'load' 'h0_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 820 [1/2] (3.25ns)   --->   "%w_ih_V_load_13 = load i32* %w_ih_V_addr_14, align 4" [main.cpp:71]   --->   Operation 820 'load' 'w_ih_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 821 [1/2] (3.25ns)   --->   "%x_V_load_13 = load i32* %x_V_addr_14, align 4" [main.cpp:71]   --->   Operation 821 'load' 'x_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 822 [1/2] (3.25ns)   --->   "%w_hh_V_load_13 = load i32* %w_hh_V_addr_14, align 4" [main.cpp:72]   --->   Operation 822 'load' 'w_hh_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 823 [1/2] (3.25ns)   --->   "%h0_V_load_13 = load i32* %h0_V_addr_14, align 4" [main.cpp:72]   --->   Operation 823 'load' 'h0_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_136_13 = or i14 %counter_s, 14" [main.cpp:73]   --->   Operation 824 'or' 'tmp_136_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 825 [1/1] (0.00ns)   --->   "%j_1_13 = or i6 %tmp_160, 14" [main.cpp:69]   --->   Operation 825 'or' 'j_1_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_124_13 = zext i14 %tmp_136_13 to i64" [main.cpp:71]   --->   Operation 826 'zext' 'tmp_124_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_125_13 = zext i6 %j_1_13 to i64" [main.cpp:71]   --->   Operation 827 'zext' 'tmp_125_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 828 [1/1] (0.00ns)   --->   "%w_ih_V_addr_15 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_13" [main.cpp:71]   --->   Operation 828 'getelementptr' 'w_ih_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 829 [2/2] (3.25ns)   --->   "%w_ih_V_load_14 = load i32* %w_ih_V_addr_15, align 4" [main.cpp:71]   --->   Operation 829 'load' 'w_ih_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 830 [1/1] (0.00ns)   --->   "%x_V_addr_15 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_13" [main.cpp:71]   --->   Operation 830 'getelementptr' 'x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 831 [2/2] (3.25ns)   --->   "%x_V_load_14 = load i32* %x_V_addr_15, align 4" [main.cpp:71]   --->   Operation 831 'load' 'x_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 832 [1/1] (0.00ns)   --->   "%w_hh_V_addr_15 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_13" [main.cpp:72]   --->   Operation 832 'getelementptr' 'w_hh_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 833 [2/2] (3.25ns)   --->   "%w_hh_V_load_14 = load i32* %w_hh_V_addr_15, align 4" [main.cpp:72]   --->   Operation 833 'load' 'w_hh_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 834 [1/1] (0.00ns)   --->   "%h0_V_addr_15 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_13" [main.cpp:72]   --->   Operation 834 'getelementptr' 'h0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 835 [2/2] (3.25ns)   --->   "%h0_V_load_14 = load i32* %h0_V_addr_15, align 4" [main.cpp:72]   --->   Operation 835 'load' 'h0_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_136_14 = or i14 %counter_s, 15" [main.cpp:73]   --->   Operation 836 'or' 'tmp_136_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 837 [1/1] (0.00ns)   --->   "%j_1_14 = or i6 %tmp_160, 15" [main.cpp:69]   --->   Operation 837 'or' 'j_1_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_124_14 = zext i14 %tmp_136_14 to i64" [main.cpp:71]   --->   Operation 838 'zext' 'tmp_124_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_125_14 = zext i6 %j_1_14 to i64" [main.cpp:71]   --->   Operation 839 'zext' 'tmp_125_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 840 [1/1] (0.00ns)   --->   "%w_ih_V_addr_16 = getelementptr [12288 x i32]* %w_ih_V, i64 0, i64 %tmp_124_14" [main.cpp:71]   --->   Operation 840 'getelementptr' 'w_ih_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 841 [2/2] (3.25ns)   --->   "%w_ih_V_load_15 = load i32* %w_ih_V_addr_16, align 4" [main.cpp:71]   --->   Operation 841 'load' 'w_ih_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 842 [1/1] (0.00ns)   --->   "%x_V_addr_16 = getelementptr [64 x i32]* %x_V, i64 0, i64 %tmp_125_14" [main.cpp:71]   --->   Operation 842 'getelementptr' 'x_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 843 [2/2] (3.25ns)   --->   "%x_V_load_15 = load i32* %x_V_addr_16, align 4" [main.cpp:71]   --->   Operation 843 'load' 'x_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 844 [1/1] (0.00ns)   --->   "%w_hh_V_addr_16 = getelementptr [12288 x i32]* %w_hh_V, i64 0, i64 %tmp_124_14" [main.cpp:72]   --->   Operation 844 'getelementptr' 'w_hh_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 845 [2/2] (3.25ns)   --->   "%w_hh_V_load_15 = load i32* %w_hh_V_addr_16, align 4" [main.cpp:72]   --->   Operation 845 'load' 'w_hh_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 846 [1/1] (0.00ns)   --->   "%h0_V_addr_16 = getelementptr [64 x i32]* %h0_V, i64 0, i64 %tmp_125_14" [main.cpp:72]   --->   Operation 846 'getelementptr' 'h0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 847 [2/2] (3.25ns)   --->   "%h0_V_load_15 = load i32* %h0_V_addr_16, align 4" [main.cpp:72]   --->   Operation 847 'load' 'h0_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_40 : Operation 848 [1/1] (1.81ns)   --->   "%tmp_136_15 = add i14 16, %counter_s" [main.cpp:73]   --->   Operation 848 'add' 'tmp_136_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 8.51>
ST_41 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_127_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_126, i16 0)" [main.cpp:71]   --->   Operation 849 'bitconcatenate' 'tmp_127_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 850 [1/1] (3.10ns)   --->   "%p_Val2_20_s = add i48 %p_Val2_19_s, %tmp_127_s" [main.cpp:71]   --->   Operation 850 'add' 'p_Val2_20_s' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_132_s = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_127, i16 0)" [main.cpp:72]   --->   Operation 851 'bitconcatenate' 'tmp_132_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 852 [1/1] (3.10ns)   --->   "%p_Val2_23_s = add i48 %p_Val2_22_s, %tmp_132_s" [main.cpp:72]   --->   Operation 852 'add' 'p_Val2_23_s' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_s, i32 16, i32 47)" [main.cpp:71]   --->   Operation 853 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_127_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_128, i16 0)" [main.cpp:71]   --->   Operation 854 'bitconcatenate' 'tmp_127_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 855 [1/1] (3.10ns)   --->   "%p_Val2_20_10 = add i48 %p_Val2_19_10, %tmp_127_10" [main.cpp:71]   --->   Operation 855 'add' 'p_Val2_20_10' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_s, i32 16, i32 47)" [main.cpp:72]   --->   Operation 856 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_132_10 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_129, i16 0)" [main.cpp:72]   --->   Operation 857 'bitconcatenate' 'tmp_132_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 858 [1/1] (3.10ns)   --->   "%p_Val2_23_10 = add i48 %p_Val2_22_10, %tmp_132_10" [main.cpp:72]   --->   Operation 858 'add' 'p_Val2_23_10' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 859 [1/1] (0.00ns)   --->   "%OP1_V_12 = sext i32 %w_ih_V_load_12 to i48" [main.cpp:71]   --->   Operation 859 'sext' 'OP1_V_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 860 [1/1] (0.00ns)   --->   "%OP2_V_12 = sext i32 %x_V_load_12 to i48" [main.cpp:71]   --->   Operation 860 'sext' 'OP2_V_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 861 [1/1] (8.51ns)   --->   "%p_Val2_19_11 = mul i48 %OP2_V_12, %OP1_V_12" [main.cpp:71]   --->   Operation 861 'mul' 'p_Val2_19_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_10, i32 16, i32 47)" [main.cpp:71]   --->   Operation 862 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 863 [1/1] (0.00ns)   --->   "%OP1_V_1_11 = sext i32 %w_hh_V_load_12 to i48" [main.cpp:72]   --->   Operation 863 'sext' 'OP1_V_1_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 864 [1/1] (0.00ns)   --->   "%OP2_V_1_11 = sext i32 %h0_V_load_12 to i48" [main.cpp:72]   --->   Operation 864 'sext' 'OP2_V_1_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 865 [1/1] (8.51ns)   --->   "%p_Val2_22_11 = mul i48 %OP2_V_1_11, %OP1_V_1_11" [main.cpp:72]   --->   Operation 865 'mul' 'p_Val2_22_11' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_10, i32 16, i32 47)" [main.cpp:72]   --->   Operation 866 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 867 [1/1] (0.00ns)   --->   "%OP1_V_13 = sext i32 %w_ih_V_load_13 to i48" [main.cpp:71]   --->   Operation 867 'sext' 'OP1_V_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 868 [1/1] (0.00ns)   --->   "%OP2_V_13 = sext i32 %x_V_load_13 to i48" [main.cpp:71]   --->   Operation 868 'sext' 'OP2_V_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 869 [1/1] (8.51ns)   --->   "%p_Val2_19_12 = mul i48 %OP2_V_13, %OP1_V_13" [main.cpp:71]   --->   Operation 869 'mul' 'p_Val2_19_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 870 [1/1] (0.00ns)   --->   "%OP1_V_1_12 = sext i32 %w_hh_V_load_13 to i48" [main.cpp:72]   --->   Operation 870 'sext' 'OP1_V_1_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 871 [1/1] (0.00ns)   --->   "%OP2_V_1_12 = sext i32 %h0_V_load_13 to i48" [main.cpp:72]   --->   Operation 871 'sext' 'OP2_V_1_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 872 [1/1] (8.51ns)   --->   "%p_Val2_22_12 = mul i48 %OP2_V_1_12, %OP1_V_1_12" [main.cpp:72]   --->   Operation 872 'mul' 'p_Val2_22_12' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 873 [1/2] (3.25ns)   --->   "%w_ih_V_load_14 = load i32* %w_ih_V_addr_15, align 4" [main.cpp:71]   --->   Operation 873 'load' 'w_ih_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 874 [1/2] (3.25ns)   --->   "%x_V_load_14 = load i32* %x_V_addr_15, align 4" [main.cpp:71]   --->   Operation 874 'load' 'x_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 875 [1/2] (3.25ns)   --->   "%w_hh_V_load_14 = load i32* %w_hh_V_addr_15, align 4" [main.cpp:72]   --->   Operation 875 'load' 'w_hh_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 876 [1/2] (3.25ns)   --->   "%h0_V_load_14 = load i32* %h0_V_addr_15, align 4" [main.cpp:72]   --->   Operation 876 'load' 'h0_V_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 877 [1/2] (3.25ns)   --->   "%w_ih_V_load_15 = load i32* %w_ih_V_addr_16, align 4" [main.cpp:71]   --->   Operation 877 'load' 'w_ih_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 878 [1/2] (3.25ns)   --->   "%x_V_load_15 = load i32* %x_V_addr_16, align 4" [main.cpp:71]   --->   Operation 878 'load' 'x_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 879 [1/2] (3.25ns)   --->   "%w_hh_V_load_15 = load i32* %w_hh_V_addr_16, align 4" [main.cpp:72]   --->   Operation 879 'load' 'w_hh_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 880 [1/2] (3.25ns)   --->   "%h0_V_load_15 = load i32* %h0_V_addr_16, align 4" [main.cpp:72]   --->   Operation 880 'load' 'h0_V_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 42 <SV = 23> <Delay = 8.51>
ST_42 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_127_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_130, i16 0)" [main.cpp:71]   --->   Operation 881 'bitconcatenate' 'tmp_127_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 882 [1/1] (3.10ns)   --->   "%p_Val2_20_11 = add i48 %p_Val2_19_11, %tmp_127_11" [main.cpp:71]   --->   Operation 882 'add' 'p_Val2_20_11' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_132_11 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_131, i16 0)" [main.cpp:72]   --->   Operation 883 'bitconcatenate' 'tmp_132_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 884 [1/1] (3.10ns)   --->   "%p_Val2_23_11 = add i48 %p_Val2_22_11, %tmp_132_11" [main.cpp:72]   --->   Operation 884 'add' 'p_Val2_23_11' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_11, i32 16, i32 47)" [main.cpp:71]   --->   Operation 885 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_127_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_132, i16 0)" [main.cpp:71]   --->   Operation 886 'bitconcatenate' 'tmp_127_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 887 [1/1] (3.10ns)   --->   "%p_Val2_20_12 = add i48 %p_Val2_19_12, %tmp_127_12" [main.cpp:71]   --->   Operation 887 'add' 'p_Val2_20_12' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_11, i32 16, i32 47)" [main.cpp:72]   --->   Operation 888 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_132_12 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_133, i16 0)" [main.cpp:72]   --->   Operation 889 'bitconcatenate' 'tmp_132_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 890 [1/1] (3.10ns)   --->   "%p_Val2_23_12 = add i48 %p_Val2_22_12, %tmp_132_12" [main.cpp:72]   --->   Operation 890 'add' 'p_Val2_23_12' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 891 [1/1] (0.00ns)   --->   "%OP1_V_14 = sext i32 %w_ih_V_load_14 to i48" [main.cpp:71]   --->   Operation 891 'sext' 'OP1_V_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 892 [1/1] (0.00ns)   --->   "%OP2_V_14 = sext i32 %x_V_load_14 to i48" [main.cpp:71]   --->   Operation 892 'sext' 'OP2_V_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 893 [1/1] (8.51ns)   --->   "%p_Val2_19_13 = mul i48 %OP2_V_14, %OP1_V_14" [main.cpp:71]   --->   Operation 893 'mul' 'p_Val2_19_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_12, i32 16, i32 47)" [main.cpp:71]   --->   Operation 894 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 895 [1/1] (0.00ns)   --->   "%OP1_V_1_13 = sext i32 %w_hh_V_load_14 to i48" [main.cpp:72]   --->   Operation 895 'sext' 'OP1_V_1_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 896 [1/1] (0.00ns)   --->   "%OP2_V_1_13 = sext i32 %h0_V_load_14 to i48" [main.cpp:72]   --->   Operation 896 'sext' 'OP2_V_1_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 897 [1/1] (8.51ns)   --->   "%p_Val2_22_13 = mul i48 %OP2_V_1_13, %OP1_V_1_13" [main.cpp:72]   --->   Operation 897 'mul' 'p_Val2_22_13' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_135 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_12, i32 16, i32 47)" [main.cpp:72]   --->   Operation 898 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 899 [1/1] (0.00ns)   --->   "%OP1_V_15 = sext i32 %w_ih_V_load_15 to i48" [main.cpp:71]   --->   Operation 899 'sext' 'OP1_V_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 900 [1/1] (0.00ns)   --->   "%OP2_V_15 = sext i32 %x_V_load_15 to i48" [main.cpp:71]   --->   Operation 900 'sext' 'OP2_V_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 901 [1/1] (8.51ns)   --->   "%p_Val2_19_14 = mul i48 %OP2_V_15, %OP1_V_15" [main.cpp:71]   --->   Operation 901 'mul' 'p_Val2_19_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 902 [1/1] (0.00ns)   --->   "%OP1_V_1_14 = sext i32 %w_hh_V_load_15 to i48" [main.cpp:72]   --->   Operation 902 'sext' 'OP1_V_1_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 903 [1/1] (0.00ns)   --->   "%OP2_V_1_14 = sext i32 %h0_V_load_15 to i48" [main.cpp:72]   --->   Operation 903 'sext' 'OP2_V_1_14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 904 [1/1] (8.51ns)   --->   "%p_Val2_22_14 = mul i48 %OP2_V_1_14, %OP1_V_1_14" [main.cpp:72]   --->   Operation 904 'mul' 'p_Val2_22_14' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 6.20>
ST_43 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_127_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_134, i16 0)" [main.cpp:71]   --->   Operation 905 'bitconcatenate' 'tmp_127_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 906 [1/1] (3.10ns)   --->   "%p_Val2_20_13 = add i48 %p_Val2_19_13, %tmp_127_13" [main.cpp:71]   --->   Operation 906 'add' 'p_Val2_20_13' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_132_13 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_135, i16 0)" [main.cpp:72]   --->   Operation 907 'bitconcatenate' 'tmp_132_13' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 908 [1/1] (3.10ns)   --->   "%p_Val2_23_13 = add i48 %p_Val2_22_13, %tmp_132_13" [main.cpp:72]   --->   Operation 908 'add' 'p_Val2_23_13' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_13, i32 16, i32 47)" [main.cpp:71]   --->   Operation 909 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_127_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_136, i16 0)" [main.cpp:71]   --->   Operation 910 'bitconcatenate' 'tmp_127_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 911 [1/1] (3.10ns)   --->   "%p_Val2_20_14 = add i48 %p_Val2_19_14, %tmp_127_14" [main.cpp:71]   --->   Operation 911 'add' 'p_Val2_20_14' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_130_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_20_14, i32 16, i32 47)" [main.cpp:71]   --->   Operation 912 'partselect' 'tmp_130_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_13, i32 16, i32 47)" [main.cpp:72]   --->   Operation 913 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_132_14 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_137, i16 0)" [main.cpp:72]   --->   Operation 914 'bitconcatenate' 'tmp_132_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 915 [1/1] (3.10ns)   --->   "%p_Val2_23_14 = add i48 %p_Val2_22_14, %tmp_132_14" [main.cpp:72]   --->   Operation 915 'add' 'p_Val2_23_14' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_135_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_23_14, i32 16, i32 47)" [main.cpp:72]   --->   Operation 916 'partselect' 'tmp_135_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 917 [1/1] (0.00ns)   --->   "br label %2" [main.cpp:69]   --->   Operation 917 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 15> <Delay = 3.25>
ST_44 : Operation 918 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i32* %b_ih_V_addr_1, align 4" [main.cpp:75]   --->   Operation 918 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_44 : Operation 919 [1/2] (3.25ns)   --->   "%p_Val2_20 = load i32* %b_hh_V_addr, align 4" [main.cpp:76]   --->   Operation 919 'load' 'p_Val2_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 45 <SV = 16> <Delay = 5.80>
ST_45 : Operation 920 [1/1] (2.55ns)   --->   "%p_Val2_s = add i32 %p_Val2_19, %p_Val2_9" [main.cpp:75]   --->   Operation 920 'add' 'p_Val2_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 921 [1/1] (0.00ns)   --->   "%out1_V_addr_1 = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_91" [main.cpp:75]   --->   Operation 921 'getelementptr' 'out1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 922 [1/1] (3.25ns)   --->   "store i32 %p_Val2_s, i32* %out1_V_addr_1, align 4" [main.cpp:75]   --->   Operation 922 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_45 : Operation 923 [1/1] (1.82ns)   --->   "%tmp_102 = add i9 %i_6_cast, 192" [main.cpp:76]   --->   Operation 923 'add' 'tmp_102' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_103 = zext i9 %tmp_102 to i64" [main.cpp:76]   --->   Operation 924 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 925 [1/1] (2.55ns)   --->   "%p_Val2_7 = add i32 %p_Val2_20, %p_Val2_6" [main.cpp:76]   --->   Operation 925 'add' 'p_Val2_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 926 [1/1] (0.00ns)   --->   "%out1_V_addr_2 = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_103" [main.cpp:76]   --->   Operation 926 'getelementptr' 'out1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 927 [1/1] (3.25ns)   --->   "store i32 %p_Val2_7, i32* %out1_V_addr_2, align 4" [main.cpp:76]   --->   Operation 927 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_45 : Operation 928 [1/1] (0.00ns)   --->   "br label %.preheader241" [main.cpp:64]   --->   Operation 928 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 14> <Delay = 3.25>
ST_46 : Operation 929 [1/1] (0.00ns)   --->   "%i_7 = phi i9 [ %i_14, %_ifconv149 ], [ 0, %.preheader.preheader ]"   --->   Operation 929 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 930 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %i_7, -128" [main.cpp:79]   --->   Operation 930 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 931 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)"   --->   Operation 931 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 932 [1/1] (1.82ns)   --->   "%i_14 = add i9 %i_7, 1" [main.cpp:79]   --->   Operation 932 'add' 'i_14' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 933 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %_ifconv149" [main.cpp:79]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_94 = zext i9 %i_7 to i64" [main.cpp:81]   --->   Operation 934 'zext' 'tmp_94' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 935 [1/1] (0.00ns)   --->   "%out1_V_addr = getelementptr [384 x i32]* %out1_V, i64 0, i64 %tmp_94" [main.cpp:81]   --->   Operation 935 'getelementptr' 'out1_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 936 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i32* %out1_V_addr, align 4" [main.cpp:81]   --->   Operation 936 'load' 'p_Val2_10' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_46 : Operation 937 [1/1] (0.00ns)   --->   "%last_addr = getelementptr inbounds [384 x i1]* @last, i64 0, i64 %tmp_94" [main.cpp:82]   --->   Operation 937 'getelementptr' 'last_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 938 [2/2] (3.25ns)   --->   "%last_load = load i1* %last_addr, align 1" [main.cpp:82]   --->   Operation 938 'load' 'last_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 384> <ROM>

State 47 <SV = 15> <Delay = 5.80>
ST_47 : Operation 939 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i32* %out1_V_addr, align 4" [main.cpp:81]   --->   Operation 939 'load' 'p_Val2_10' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_47 : Operation 940 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_10, i32 31)" [main.cpp:81]   --->   Operation 940 'bitselect' 'is_neg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_47 : Operation 941 [1/1] (2.55ns)   --->   "%tmp_96 = sub nsw i32 0, %p_Val2_10" [main.cpp:81]   --->   Operation 941 'sub' 'tmp_96' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 942 [1/2] (3.25ns)   --->   "%last_load = load i1* %last_addr, align 1" [main.cpp:82]   --->   Operation 942 'load' 'last_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 384> <ROM>

State 48 <SV = 16> <Delay = 8.51>
ST_48 : Operation 943 [1/1] (2.47ns)   --->   "%tmp_95 = icmp eq i32 %p_Val2_10, 0" [main.cpp:81]   --->   Operation 943 'icmp' 'tmp_95' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 944 [1/1] (0.69ns)   --->   "%p_Val2_s_35 = select i1 %is_neg, i32 %tmp_96, i32 %p_Val2_10" [main.cpp:81]   --->   Operation 944 'select' 'p_Val2_s_35' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 945 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s_35, i32 31, i32 0)" [main.cpp:81]   --->   Operation 945 'partselect' 'p_Result_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_48 : Operation 946 [1/1] (3.39ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [main.cpp:81]   --->   Operation 946 'cttz' 'num_zeros' <Predicate = (!exitcond)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 947 [1/1] (4.42ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_s_35, %num_zeros" [main.cpp:81]   --->   Operation 947 'shl' 'tmp32_V_1' <Predicate = (!exitcond)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i32 %num_zeros to i8" [main.cpp:81]   --->   Operation 948 'trunc' 'tmp_159' <Predicate = (!exitcond)> <Delay = 0.00>

State 49 <SV = 17> <Delay = 6.41>
ST_49 : Operation 949 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 949 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 18> <Delay = 6.41>
ST_50 : Operation 950 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 950 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 19> <Delay = 6.41>
ST_51 : Operation 951 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 951 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 20> <Delay = 6.41>
ST_52 : Operation 952 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 952 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 21> <Delay = 6.41>
ST_53 : Operation 953 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 953 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 22> <Delay = 7.96>
ST_54 : Operation 954 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [main.cpp:81]   --->   Operation 954 'uitofp' 'f_1' <Predicate = (!exitcond & !tmp_95)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 955 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [main.cpp:81]   --->   Operation 955 'bitcast' 'tmp32_V' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_54 : Operation 956 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [main.cpp:81]   --->   Operation 956 'partselect' 'p_Result_4' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_54 : Operation 957 [1/1] (1.55ns)   --->   "%tmp_97 = icmp ne i8 %p_Result_4, -98" [main.cpp:81]   --->   Operation 957 'icmp' 'tmp_97' <Predicate = (!exitcond & !tmp_95)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 23> <Delay = 4.36>
ST_55 : Operation 958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_98 = sub i8 -114, %tmp_159" [main.cpp:81]   --->   Operation 958 'sub' 'tmp_98' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_99 = zext i1 %tmp_97 to i8" [main.cpp:81]   --->   Operation 959 'zext' 'tmp_99' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_55 : Operation 960 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_1_trunc = add i8 %tmp_98, %tmp_99" [main.cpp:81]   --->   Operation 960 'add' 'p_Repl2_1_trunc' <Predicate = (!exitcond & !tmp_95)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)" [main.cpp:81]   --->   Operation 961 'bitconcatenate' 'tmp_100' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_55 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_100, i32 23, i32 31)" [main.cpp:81]   --->   Operation 962 'partset' 'p_Result_8' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_55 : Operation 963 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_8 to float" [main.cpp:81]   --->   Operation 963 'bitcast' 'f' <Predicate = (!exitcond & !tmp_95)> <Delay = 0.00>
ST_55 : Operation 964 [1/1] (0.69ns)   --->   "%p_03_i = select i1 %tmp_95, float 0.000000e+00, float %f" [main.cpp:81]   --->   Operation 964 'select' 'p_03_i' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 965 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)" [main.cpp:81]   --->   Operation 965 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 56 <SV = 24> <Delay = 0.00>
ST_56 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [main.cpp:79]   --->   Operation 966 'specregionbegin' 'tmp_92' <Predicate = (!exitcond)> <Delay = 0.00>
ST_56 : Operation 967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [main.cpp:80]   --->   Operation 967 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_56 : Operation 968 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %output_data, i1* %output_last, float %p_03_i, i1 %last_load)" [main.cpp:81]   --->   Operation 968 'write' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_56 : Operation 969 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_92)" [main.cpp:83]   --->   Operation 969 'specregionend' 'empty_36' <Predicate = (!exitcond)> <Delay = 0.00>
ST_56 : Operation 970 [1/1] (0.00ns)   --->   "br label %.preheader" [main.cpp:79]   --->   Operation 970 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 57 <SV = 15> <Delay = 0.00>
ST_57 : Operation 971 [1/1] (0.00ns)   --->   "ret void" [main.cpp:85]   --->   Operation 971 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:33) [23]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', main.cpp:33) [24]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [32]  (0 ns)
	'fpext' operation ('d', main.cpp:35) [34]  (5.55 ns)
	'icmp' operation ('tmp_9', main.cpp:35) [45]  (2.79 ns)

 <State 4>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:35) [46]  (1.55 ns)
	'icmp' operation ('tmp_1', main.cpp:35) [47]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:35) [50]  (0.697 ns)
	'icmp' operation ('icmp', main.cpp:35) [56]  (1.49 ns)
	'and' operation ('sel_tmp4', main.cpp:35) [72]  (0.978 ns)

 <State 5>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_16', main.cpp:35) [58]  (0 ns)
	'select' operation ('newSel', main.cpp:35) [73]  (4.61 ns)
	'select' operation ('newSel2', main.cpp:35) [77]  (0 ns)
	'select' operation ('newSel3', main.cpp:35) [79]  (0.698 ns)
	'store' operation (main.cpp:35) of variable 'newSel3', main.cpp:35 on array 'x.V', main.cpp:27 [81]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:38) [87]  (1.77 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', main.cpp:38) [88]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 8>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [96]  (0 ns)
	'fpext' operation ('d', main.cpp:40) [98]  (5.55 ns)
	'icmp' operation ('tmp_15', main.cpp:40) [109]  (2.79 ns)

 <State 9>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:40) [110]  (1.55 ns)
	'icmp' operation ('tmp_18', main.cpp:40) [111]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:40) [114]  (0.697 ns)
	'icmp' operation ('icmp1', main.cpp:40) [120]  (1.49 ns)
	'and' operation ('sel_tmp17', main.cpp:40) [136]  (0.978 ns)

 <State 10>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_33', main.cpp:40) [125]  (0 ns)
	'select' operation ('newSel4', main.cpp:40) [137]  (4.61 ns)
	'select' operation ('newSel6', main.cpp:40) [141]  (0 ns)
	'select' operation ('newSel7', main.cpp:40) [143]  (0.698 ns)
	'store' operation (main.cpp:40) of variable 'newSel7', main.cpp:40 on array 'h0.V', main.cpp:27 [145]  (3.25 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:43) [151]  (1.77 ns)

 <State 12>: 3.19ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', main.cpp:43) [152]  (2.21 ns)
	blocking operation 0.978 ns on control path)

 <State 13>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [160]  (0 ns)
	'fpext' operation ('d', main.cpp:45) [162]  (5.55 ns)
	'icmp' operation ('tmp_30', main.cpp:45) [173]  (2.79 ns)

 <State 14>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:45) [174]  (1.55 ns)
	'icmp' operation ('tmp_35', main.cpp:45) [175]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:45) [178]  (0.697 ns)
	'icmp' operation ('icmp2', main.cpp:45) [184]  (1.49 ns)
	'and' operation ('sel_tmp26', main.cpp:45) [200]  (0.978 ns)

 <State 15>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_43', main.cpp:45) [189]  (0 ns)
	'select' operation ('newSel8', main.cpp:45) [201]  (4.61 ns)
	'select' operation ('newSel10', main.cpp:45) [205]  (0 ns)
	'select' operation ('newSel11', main.cpp:45) [207]  (0.698 ns)
	'store' operation (main.cpp:45) of variable 'newSel11', main.cpp:45 on array 'w_ih.V', main.cpp:29 [209]  (3.25 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:48) [215]  (1.77 ns)

 <State 17>: 3.19ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', main.cpp:48) [216]  (2.21 ns)
	blocking operation 0.978 ns on control path)

 <State 18>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [224]  (0 ns)
	'fpext' operation ('d', main.cpp:50) [226]  (5.55 ns)
	'icmp' operation ('tmp_48', main.cpp:50) [237]  (2.79 ns)

 <State 19>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:50) [238]  (1.55 ns)
	'icmp' operation ('tmp_49', main.cpp:50) [239]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:50) [242]  (0.697 ns)
	'icmp' operation ('icmp3', main.cpp:50) [248]  (1.49 ns)
	'and' operation ('sel_tmp35', main.cpp:50) [264]  (0.978 ns)

 <State 20>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_59', main.cpp:50) [253]  (0 ns)
	'select' operation ('newSel12', main.cpp:50) [265]  (4.61 ns)
	'select' operation ('newSel14', main.cpp:50) [269]  (0 ns)
	'select' operation ('newSel15', main.cpp:50) [271]  (0.698 ns)
	'store' operation (main.cpp:50) of variable 'newSel15', main.cpp:50 on array 'w_hh.V', main.cpp:29 [273]  (3.25 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:53) [279]  (1.77 ns)

 <State 22>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('exitcond5', main.cpp:53) [280]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 23>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [288]  (0 ns)
	'fpext' operation ('d', main.cpp:55) [290]  (5.55 ns)
	'icmp' operation ('tmp_65', main.cpp:55) [301]  (2.79 ns)

 <State 24>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:55) [302]  (1.55 ns)
	'icmp' operation ('tmp_66', main.cpp:55) [303]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:55) [306]  (0.697 ns)
	'icmp' operation ('icmp4', main.cpp:55) [312]  (1.49 ns)
	'and' operation ('sel_tmp44', main.cpp:55) [328]  (0.978 ns)

 <State 25>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_74', main.cpp:55) [317]  (0 ns)
	'select' operation ('newSel16', main.cpp:55) [329]  (4.61 ns)
	'select' operation ('newSel18', main.cpp:55) [333]  (0 ns)
	'select' operation ('newSel19', main.cpp:55) [335]  (0.698 ns)
	'store' operation (main.cpp:55) of variable 'newSel19', main.cpp:55 on array 'b_ih.V', main.cpp:29 [337]  (3.25 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:58) [343]  (1.77 ns)

 <State 27>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', main.cpp:58) [344]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 28>: 8.33ns
The critical path consists of the following:
	axis read on port 'input_data' [352]  (0 ns)
	'fpext' operation ('d', main.cpp:60) [354]  (5.55 ns)
	'icmp' operation ('tmp_80', main.cpp:60) [365]  (2.79 ns)

 <State 29>: 6.7ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:60) [366]  (1.55 ns)
	'icmp' operation ('tmp_81', main.cpp:60) [367]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:60) [370]  (0.697 ns)
	'icmp' operation ('icmp5', main.cpp:60) [376]  (1.49 ns)
	'and' operation ('sel_tmp53', main.cpp:60) [392]  (0.978 ns)

 <State 30>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_89', main.cpp:60) [381]  (0 ns)
	'select' operation ('newSel20', main.cpp:60) [393]  (4.61 ns)
	'select' operation ('newSel22', main.cpp:60) [397]  (0 ns)
	'select' operation ('newSel23', main.cpp:60) [399]  (0.698 ns)
	'store' operation (main.cpp:60) of variable 'newSel23', main.cpp:60 on array 'b_hh.V', main.cpp:29 [401]  (3.25 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:64) [407]  (1.77 ns)

 <State 32>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('exitcond7', main.cpp:64) [410]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 33>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', main.cpp:69) with incoming values : ('j_1_15', main.cpp:69) [421]  (0 ns)
	'or' operation ('j_1_s', main.cpp:69) [449]  (0 ns)
	'getelementptr' operation ('x_V_addr_2', main.cpp:71) [455]  (0 ns)
	'load' operation ('x_V_load_1', main.cpp:71) on array 'x.V', main.cpp:27 [456]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_ih_V_load', main.cpp:71) on array 'w_ih.V', main.cpp:29 [430]  (3.25 ns)

 <State 35>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_8', main.cpp:71) [435]  (8.51 ns)

 <State 36>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_2', main.cpp:71) [482]  (8.51 ns)

 <State 37>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_4', main.cpp:71) [530]  (8.51 ns)

 <State 38>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_6', main.cpp:71) [578]  (8.51 ns)

 <State 39>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_8', main.cpp:71) [626]  (8.51 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_s', main.cpp:71) [674]  (8.51 ns)

 <State 41>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_11', main.cpp:71) [722]  (8.51 ns)

 <State 42>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_19_13', main.cpp:71) [770]  (8.51 ns)

 <State 43>: 6.21ns
The critical path consists of the following:
	'add' operation ('p_Val2_20_13', main.cpp:71) [773]  (3.1 ns)
	'add' operation ('p_Val2_20_14', main.cpp:71) [797]  (3.1 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', main.cpp:75) on array 'b_ih.V', main.cpp:29 [815]  (3.25 ns)

 <State 45>: 5.81ns
The critical path consists of the following:
	'add' operation ('p_Val2_s', main.cpp:75) [816]  (2.55 ns)
	'store' operation (main.cpp:75) of variable 'p_Val2_s', main.cpp:75 on array 'out1.V', main.cpp:28 [818]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:79) [830]  (0 ns)
	'getelementptr' operation ('out1_V_addr', main.cpp:81) [839]  (0 ns)
	'load' operation ('__Val2__', main.cpp:81) on array 'out1.V', main.cpp:28 [840]  (3.25 ns)

 <State 47>: 5.81ns
The critical path consists of the following:
	'load' operation ('__Val2__', main.cpp:81) on array 'out1.V', main.cpp:28 [840]  (3.25 ns)
	'sub' operation ('tmp_96', main.cpp:81) [843]  (2.55 ns)

 <State 48>: 8.52ns
The critical path consists of the following:
	'select' operation ('__Val2__', main.cpp:81) [844]  (0.698 ns)
	'cttz' operation ('num_zeros', main.cpp:81) [846]  (3.4 ns)
	'shl' operation ('tmp32.V', main.cpp:81) [847]  (4.42 ns)

 <State 49>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)

 <State 50>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)

 <State 51>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)

 <State 52>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)

 <State 53>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)

 <State 54>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', main.cpp:81) [848]  (6.41 ns)
	'icmp' operation ('tmp_97', main.cpp:81) [851]  (1.55 ns)

 <State 55>: 4.37ns
The critical path consists of the following:
	'sub' operation ('tmp_98', main.cpp:81) [853]  (0 ns)
	'add' operation ('p_Repl2_1_trunc', main.cpp:81) [855]  (3.67 ns)
	'select' operation ('p_03_i', main.cpp:81) [859]  (0.698 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
