{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492877714761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877714766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:15:14 2017 " "Processing started: Sat Apr 22 13:15:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877714766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877714766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877714766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492877715133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492877715133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877727688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727688 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "J17.v(44) " "Verilog HDL Module Instantiation warning at J17.v(44): ignored dangling comma in List of Port Connections" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1492877727689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/j17.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/j17.v" { { "Info" "ISGN_ENTITY_NAME" "1 J17 " "Found entity 1: J17" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877727689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/if.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877727690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877727692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/processor/j17/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /processor/j17/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Processor/J17/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877727693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "J17 " "Elaborating entity \"J17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492877727749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:InstructionFetch " "Elaborating entity \"IF\" for hierarchy \"IF:InstructionFetch\"" {  } { { "../J17.v" "InstructionFetch" { Text "D:/Processor/J17/J17.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877727752 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 2 IF.v(12) " "Verilog HDL warning at IF.v(12): number of words (6) in memory file does not match the number of elements in the address range \[0:2\]" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1492877727798 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.data_a 0 IF.v(15) " "Net \"list.data_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877727800 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.waddr_a 0 IF.v(15) " "Net \"list.waddr_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877727800 "|J17|IF:InstructionFetch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "list.we_a 0 IF.v(15) " "Net \"list.we_a\" at IF.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../IF.v" "" { Text "D:/Processor/J17/IF.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1492877727801 "|J17|IF:InstructionFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:ControlUnit " "Elaborating entity \"UC\" for hierarchy \"UC:ControlUnit\"" {  } { { "../J17.v" "ControlUnit" { Text "D:/Processor/J17/J17.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877727825 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(31) " "Verilog HDL Case Statement warning at UC.v(31): incomplete case statement has no default case item" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucode UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"alucode\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imControl UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"imControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writecode UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"writecode\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcControl UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"pcControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stackSelect UC.v(31) " "Verilog HDL Always Construct warning at UC.v(31): inferring latch(es) for variable \"stackSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stackSelect\[0\] UC.v(31) " "Inferred latch for \"stackSelect\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stackSelect\[1\] UC.v(31) " "Inferred latch for \"stackSelect\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[0\] UC.v(31) " "Inferred latch for \"pcControl\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[1\] UC.v(31) " "Inferred latch for \"pcControl\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727826 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[2\] UC.v(31) " "Inferred latch for \"pcControl\[2\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcControl\[3\] UC.v(31) " "Inferred latch for \"pcControl\[3\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writecode UC.v(31) " "Inferred latch for \"writecode\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imControl UC.v(31) " "Inferred latch for \"imControl\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[0\] UC.v(31) " "Inferred latch for \"alucode\[0\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[1\] UC.v(31) " "Inferred latch for \"alucode\[1\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[2\] UC.v(31) " "Inferred latch for \"alucode\[2\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[3\] UC.v(31) " "Inferred latch for \"alucode\[3\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[4\] UC.v(31) " "Inferred latch for \"alucode\[4\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucode\[5\] UC.v(31) " "Inferred latch for \"alucode\[5\]\" at UC.v(31)" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877727827 "|J17|UC:ControlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:DataPath " "Elaborating entity \"DP\" for hierarchy \"DP:DataPath\"" {  } { { "../J17.v" "DataPath" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877727828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(55) " "Verilog HDL assignment warning at DP.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877727829 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(69) " "Verilog HDL assignment warning at DP.v(69): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877727830 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DP.v(99) " "Verilog HDL assignment warning at DP.v(99): truncated value with size 32 to match size of target (10)" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492877727835 "|J17|DP:DataPath"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stackSelect DP.v(22) " "Output port \"stackSelect\" at DP.v(22) has no driver" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1492877727848 "|J17|DP:DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DP:DataPath\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"DP:DataPath\|RAM:RAM\"" {  } { { "../DP.v" "RAM" { Text "D:/Processor/J17/DP.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877727954 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IF:InstructionFetch\|list " "RAM logic \"IF:InstructionFetch\|list\" is uninferred due to inappropriate RAM size" {  } { { "../IF.v" "list" { Text "D:/Processor/J17/IF.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1492877728469 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1492877728469 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"D:/Processor/J17/Quartus/db/J17.ram0_IF_931.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1492877728470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[0\] " "LATCH primitive \"UC:ControlUnit\|alucode\[0\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877728486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[1\] " "LATCH primitive \"UC:ControlUnit\|alucode\[1\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877728486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|alucode\[2\] " "LATCH primitive \"UC:ControlUnit\|alucode\[2\]\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877728486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|imControl " "LATCH primitive \"UC:ControlUnit\|imControl\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877728486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "UC:ControlUnit\|writecode " "LATCH primitive \"UC:ControlUnit\|writecode\" is permanently enabled" {  } { { "../UC.v" "" { Text "D:/Processor/J17/UC.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1492877728486 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP:DataPath\|RAM:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP:DataPath\|RAM:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1492877728551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1492877728551 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492877728551 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DP:DataPath\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DP:DataPath\|Div0\"" {  } { { "../DP.v" "Div0" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877728551 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492877728551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877728621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728621 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877728621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e31 " "Found entity 1: altsyncram_4e31" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:DataPath\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DP:DataPath\|lpm_divide:Div0\"" {  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877728707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:DataPath\|lpm_divide:Div0 " "Instantiated megafunction \"DP:DataPath\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492877728707 ""}  } { { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492877728707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Processor/J17/Quartus/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Processor/J17/Quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Processor/J17/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Processor/J17/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492877728980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877728980 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31 " "Synthesized away node \"DP:DataPath\|RAM:RAM\|altsyncram:RAM_rtl_0\|altsyncram_4e31:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_4e31.tdf" "" { Text "D:/Processor/J17/Quartus/db/altsyncram_4e31.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../DP.v" "" { Text "D:/Processor/J17/DP.v" 43 0 0 } } { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492877729126 "|J17|DP:DataPath|RAM:RAM|altsyncram:RAM_rtl_0|altsyncram_4e31:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492877729126 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492877729126 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1492877729387 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[0\] GND " "Pin \"instruct\[0\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[2\] GND " "Pin \"instruct\[2\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[4\] GND " "Pin \"instruct\[4\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[6\] GND " "Pin \"instruct\[6\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[7\] GND " "Pin \"instruct\[7\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[8\] GND " "Pin \"instruct\[8\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[9\] GND " "Pin \"instruct\[9\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[10\] GND " "Pin \"instruct\[10\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[11\] GND " "Pin \"instruct\[11\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[12\] GND " "Pin \"instruct\[12\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[13\] GND " "Pin \"instruct\[13\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[14\] GND " "Pin \"instruct\[14\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[15\] GND " "Pin \"instruct\[15\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[16\] GND " "Pin \"instruct\[16\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[17\] GND " "Pin \"instruct\[17\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[18\] GND " "Pin \"instruct\[18\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[19\] GND " "Pin \"instruct\[19\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[20\] GND " "Pin \"instruct\[20\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[21\] GND " "Pin \"instruct\[21\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[23\] GND " "Pin \"instruct\[23\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[24\] GND " "Pin \"instruct\[24\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[25\] GND " "Pin \"instruct\[25\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruct\[31\] GND " "Pin \"instruct\[31\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|instruct[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alucd\[1\] GND " "Pin \"alucd\[1\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|alucd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alucd\[3\] GND " "Pin \"alucd\[3\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|alucd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[1\] GND " "Pin \"o1\[1\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[2\] GND " "Pin \"o1\[2\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[0\] GND " "Pin \"o2\[0\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[2\] GND " "Pin \"o2\[2\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[4\] GND " "Pin \"o2\[4\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[6\] GND " "Pin \"o2\[6\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[7\] GND " "Pin \"o2\[7\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[8\] GND " "Pin \"o2\[8\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[9\] GND " "Pin \"o2\[9\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[10\] GND " "Pin \"o2\[10\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[11\] GND " "Pin \"o2\[11\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[12\] GND " "Pin \"o2\[12\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[13\] GND " "Pin \"o2\[13\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[14\] GND " "Pin \"o2\[14\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[15\] GND " "Pin \"o2\[15\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[16\] GND " "Pin \"o2\[16\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[17\] GND " "Pin \"o2\[17\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[18\] GND " "Pin \"o2\[18\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[19\] GND " "Pin \"o2\[19\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[20\] GND " "Pin \"o2\[20\]\" is stuck at GND" {  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1492877729936 "|J17|o2[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1492877729936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492877730081 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "160 " "160 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492877731079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492877731326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492877731326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1535 " "Implemented 1535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492877731480 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492877731480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1409 " "Implemented 1409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492877731480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492877731480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877731526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:15:31 2017 " "Processing ended: Sat Apr 22 13:15:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877731526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877731526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877731526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492877731526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1492877732776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877732780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:15:32 2017 " "Processing started: Sat Apr 22 13:15:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877732780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492877732780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off J17 -c J17 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492877732781 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492877732893 ""}
{ "Info" "0" "" "Project  = J17" {  } {  } 0 0 "Project  = J17" 0 0 "Fitter" 0 0 1492877732894 ""}
{ "Info" "0" "" "Revision = J17" {  } {  } 0 0 "Revision = J17" 0 0 "Fitter" 0 0 1492877732895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1492877732988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1492877732988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "J17 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"J17\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492877733005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492877733096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492877733096 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492877733510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492877733516 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1492877733625 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492877733625 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492877733631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3497 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492877733631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3499 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492877733631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3501 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492877733631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3503 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1492877733631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492877733631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492877733633 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "126 126 " "No exact pin location assignment(s) for 126 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1492877734845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "J17.sdc " "Synopsys Design Constraints File file not found: 'J17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492877735393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492877735393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1492877735412 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1492877735412 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1492877735413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1492877735571 ""}  } { { "../J17.v" "" { Text "D:/Processor/J17/J17.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Processor/J17/Quartus/" { { 0 { 0 ""} 0 3490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492877735571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492877736083 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492877736084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492877736084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492877736086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492877736088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492877736089 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492877736089 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492877736090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492877736170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1492877736170 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492877736170 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "125 unused 2.5V 0 125 0 " "Number of I/O pins in group: 125 (unused VREF, 2.5V VCCIO, 0 input, 125 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1492877736177 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1492877736177 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492877736177 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1492877736179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1492877736179 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492877736179 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492877736543 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1492877736566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492877740957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492877741481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492877741555 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492877757585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492877757585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492877758123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/Processor/J17/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1492877762499 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492877762499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1492877790037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492877790037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492877790042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1492877790211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492877790230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492877790763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492877790763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492877791268 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492877791951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Processor/J17/Quartus/output_files/J17.fit.smsg " "Generated suppressed messages file D:/Processor/J17/Quartus/output_files/J17.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492877792826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1416 " "Peak virtual memory: 1416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877793374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:16:33 2017 " "Processing ended: Sat Apr 22 13:16:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877793374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877793374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877793374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492877793374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492877795289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877795293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:16:35 2017 " "Processing started: Sat Apr 22 13:16:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877795293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492877795293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off J17 -c J17 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492877795293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1492877795993 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492877798903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492877799031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "569 " "Peak virtual memory: 569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877799435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:16:39 2017 " "Processing ended: Sat Apr 22 13:16:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877799435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877799435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877799435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492877799435 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492877800077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492877801452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877801455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:16:40 2017 " "Processing started: Sat Apr 22 13:16:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877801455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877801455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta J17 -c J17 " "Command: quartus_sta J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877801455 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1492877801944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802231 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "J17.sdc " "Synopsys Design Constraints File file not found: 'J17.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802881 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802882 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1492877802886 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802886 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877802893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1492877802894 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492877802907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492877803467 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -119.216 " "Worst-case setup slack is -119.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -119.216           -5547.847 clk  " " -119.216           -5547.847 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.655 " "Worst-case hold slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 clk  " "    0.655               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803490 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 clk  " "   -3.000            -167.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877803500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877803500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492877808199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492877808926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -107.496 " "Worst-case setup slack is -107.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -107.496           -5004.584 clk  " " -107.496           -5004.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.599 " "Worst-case hold slack is 0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 clk  " "    0.599               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 clk  " "   -3.000            -167.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877808965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877808965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1492877813246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1492877813445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.374 " "Worst-case setup slack is -58.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.374           -2671.496 clk  " "  -58.374           -2671.496 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -144.871 clk  " "   -3.000            -144.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1492877813492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877813492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877818872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877818873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877819029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:16:59 2017 " "Processing ended: Sat Apr 22 13:16:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877819029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877819029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877819029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877819029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1492877820756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492877820760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 22 13:17:00 2017 " "Processing started: Sat Apr 22 13:17:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492877820760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1492877820760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off J17 -c J17 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off J17 -c J17" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1492877820760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1492877821290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_7_1200mv_85c_slow.vo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_7_1200mv_85c_slow.vo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877821885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_7_1200mv_0c_slow.vo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_7_1200mv_0c_slow.vo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877822302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_min_1200mv_0c_fast.vo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_min_1200mv_0c_fast.vo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877822704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17.vo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17.vo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877823117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_7_1200mv_85c_v_slow.sdo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_7_1200mv_85c_v_slow.sdo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877823358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_7_1200mv_0c_v_slow.sdo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_7_1200mv_0c_v_slow.sdo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877823585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_min_1200mv_0c_v_fast.sdo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_min_1200mv_0c_v_fast.sdo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877823822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "J17_v.sdo D:/Processor/J17/Quartus/simulation/modelsim/ simulation " "Generated file J17_v.sdo in folder \"D:/Processor/J17/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1492877824069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492877824143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 22 13:17:04 2017 " "Processing ended: Sat Apr 22 13:17:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492877824143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492877824143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492877824143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1492877824143 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus Prime Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1492877824789 ""}
