/*****************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by xfc_map_parser
 * from the NPL output file(s) bcm78920_a0_vna_4_6_1_0_sf_match_id_info.yml
 * for device bcm78920_a0 and variant vna_4_6_1_0.
 * Edits to this file will be lost when it is regenerated.
 *
 *
 * Copyright 2018-2025 Broadcom. All rights reserved.
 * The term 'Broadcom' refers to Broadcom Inc. and/or its subsidiaries.
 * 
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License 
 * version 2 as published by the Free Software Foundation.
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * A copy of the GNU General Public License version 2 (GPLv2) can
 * be found in the LICENSES folder.
 *
 * Tool Path: $SDK/INTERNAL/fltg/xfc_map_parser
 *
 ****************************************************************/

#ifndef BCM78920_A0_VNA_4_6_1_0_BCMPKT_RXPMD_MATCH_ID_DEFS_H
#define BCM78920_A0_VNA_4_6_1_0_BCMPKT_RXPMD_MATCH_ID_DEFS_H

#include <bcmpkt/bcmpkt_rxpmd_match_id.h>

/*!
 * \brief Get the Match ID DataBase information.
 *
 * \retval bcmpkt_rxpmd_match_id_db_info_t Match ID DataBase information.
*/
extern bcmpkt_rxpmd_match_id_db_info_t *
    bcm78920_a0_vna_4_6_1_0_rxpmd_match_id_db_info_get(void);

/*!
 * \brief Get the Match ID Mapping information.
 *
 * \retval bcmpkt_rxpmd_match_id_map_info_t Match ID Mapping information.
*/
extern bcmpkt_rxpmd_match_id_map_info_t *
    bcm78920_a0_vna_4_6_1_0_rxpmd_match_id_map_info_get(void);

/*!
  \name RXPMD Match IDs
*/
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_ITAG  0
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2  1
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2_INSTR_4BYTE  2
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2_INSTR_8BYTE  3
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_NONE  4
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_OTAG  5
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_SNAP_OR_LLC  6
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_VPP_RX_MD_HEADER  7
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ARP  8
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_1  9
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_2  10
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_BFD  11
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DCN  12
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_1  13
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_2  14
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ESP_EXT  15
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ETHERTYPE  16
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_1  17
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_2  18
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_1  19
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_2  20
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GENERIC_METADATA  21
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GPE  22
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE  23
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_CHKSUM  24
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_KEY  25
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_ROUT  26
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_SEQ  27
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_1  28
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_2  29
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ICMP  30
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IFA_HEADER  31
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IFA_METADATA_BASE  32
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IGMP  33
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IPV4  34
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IPV6  35
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_NONE  36
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_P_1588  37
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_RARP  38
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_AETH  39
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_BTH  40
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_DETH  41
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_RETH  42
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_1  43
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_2  44
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_TCP_FIRST_4BYTES  45
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_TCP_LAST_16BYTES  46
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UDP  47
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L3  48
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L4  49
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L5  50
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_VXLAN  51
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_1  52
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_2  53
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_EP_NIH  54
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_LOOPBACK_HEADER  55
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_NONE  56
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_ITAG  57
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2  58
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_4BYTE  59
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_8BYTE  60
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_NONE  61
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_OTAG  62
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_SNAP_OR_LLC  63
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_VPP_RX_MD_HEADER  64
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ARP  65
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_1  66
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_2  67
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_BFD  68
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DCN  69
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_1  70
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_2  71
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ESP_EXT  72
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ETHERTYPE  73
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_1  74
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_2  75
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_1  76
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_2  77
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GENERIC_METADATA  78
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GPE  79
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE  80
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_CHKSUM  81
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_KEY  82
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_ROUT  83
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_SEQ  84
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_1  85
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_2  86
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ICMP  87
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_HEADER  88
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_METADATA_BASE  89
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IGMP  90
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV4  91
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV6  92
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_NONE  93
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_P_1588  94
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_RARP  95
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_AETH  96
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_BTH  97
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_DETH  98
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_RETH  99
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_1  100
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_2  101
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_FIRST_4BYTES  102
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_LAST_16BYTES  103
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UDP  104
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L3  105
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L4  106
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L5  107
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_VXLAN  108
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_1  109
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_2  110
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_ITAG  111
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_L2  112
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_NONE  113
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_OTAG  114
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_SNAP_OR_LLC  115
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ARP  116
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_BFD  117
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ETHERTYPE  118
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ICMP  119
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IGMP  120
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IPV4  121
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IPV6  122
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_NONE  123
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_P_1588  124
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_RARP  125
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_TCP_FIRST_4BYTES  126
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_TCP_LAST_16BYTES  127
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UDP  128
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L3  129
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L4  130
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L5  131
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_ITAG  132
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2  133
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_4BYTE  134
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_8BYTE  135
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_NONE  136
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_OTAG  137
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_SNAP_OR_LLC  138
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_VPP_RX_MD_HEADER  139
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ARP  140
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_1  141
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_2  142
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_BFD  143
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DCN  144
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_1  145
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_2  146
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ESP_EXT  147
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ETHERTYPE  148
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_1  149
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_2  150
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_1  151
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_2  152
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GENERIC_METADATA  153
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GPE  154
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE  155
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_CHKSUM  156
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_KEY  157
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_ROUT  158
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_SEQ  159
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_1  160
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_2  161
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ICMP  162
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IFA_HEADER  163
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IFA_METADATA_BASE  164
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IGMP  165
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IPV4  166
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IPV6  167
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_NONE  168
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_P_1588  169
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_RARP  170
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_AETH  171
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_BTH  172
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_DETH  173
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_RETH  174
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_1  175
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_2  176
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_TCP_FIRST_4BYTES  177
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_TCP_LAST_16BYTES  178
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UDP  179
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L3  180
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L4  181
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L5  182
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_VXLAN  183
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_1  184
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_2  185
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_EP_NIH  186
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_LOOPBACK_HEADER  187
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_NONE  188
#define BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_COUNT  189

#define BCM78920_A0_VNA_4_6_1_0_BCMPKT_RXPMD_MATCH_ID_FIELD_NAME_MAP_INIT \
    {"EGRESS_PKT_FWD_L2_HDR_ITAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_ITAG}, \
    {"EGRESS_PKT_FWD_L2_HDR_L2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2}, \
    {"EGRESS_PKT_FWD_L2_HDR_L2_INSTR_4BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2_INSTR_4BYTE}, \
    {"EGRESS_PKT_FWD_L2_HDR_L2_INSTR_8BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_L2_INSTR_8BYTE}, \
    {"EGRESS_PKT_FWD_L2_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_NONE}, \
    {"EGRESS_PKT_FWD_L2_HDR_OTAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_OTAG}, \
    {"EGRESS_PKT_FWD_L2_HDR_SNAP_OR_LLC", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_SNAP_OR_LLC}, \
    {"EGRESS_PKT_FWD_L2_HDR_VPP_RX_MD_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L2_HDR_VPP_RX_MD_HEADER}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ARP}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_AUTH_EXT_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_BFD", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_BFD}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_DCN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DCN}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_DEST_OPT_EXT_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ESP_EXT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ESP_EXT}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ETHERTYPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ETHERTYPE}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FLEX_L3_HDR_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_FRAG_EXT_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GENERIC_METADATA", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GENERIC_METADATA}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GPE}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GRE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GRE_CHKSUM", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_CHKSUM}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GRE_KEY", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_KEY}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GRE_ROUT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_ROUT}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_GRE_SEQ", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_GRE_SEQ}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_HOP_BY_HOP_EXT_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ICMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ICMP}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_IFA_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IFA_HEADER}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_IFA_METADATA_BASE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IFA_METADATA_BASE}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_IGMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IGMP}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_IPV4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IPV4}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_IPV6", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_IPV6}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_NONE}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_P_1588", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_P_1588}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_RARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_RARP}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_AETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_AETH}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_BTH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_BTH}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_DETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_DETH}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_RETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROCEV2_RETH}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_ROUT_EXT_2}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_TCP_FIRST_4BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_TCP_FIRST_4BYTES}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_TCP_LAST_16BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_TCP_LAST_16BYTES}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_UDP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UDP}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L3", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L3}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L4}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L5", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_UNKNOWN_L5}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_VXLAN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_VXLAN}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_1}, \
    {"EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_FWD_L3_L4_HDR_WESP_EXT_2}, \
    {"EGRESS_PKT_SYS_HDR_EP_NIH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_EP_NIH}, \
    {"EGRESS_PKT_SYS_HDR_LOOPBACK_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_LOOPBACK_HEADER}, \
    {"EGRESS_PKT_SYS_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_SYS_HDR_NONE}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_ITAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_ITAG}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_L2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_4BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_4BYTE}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_8BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_L2_INSTR_8BYTE}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_NONE}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_OTAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_OTAG}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_SNAP_OR_LLC", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_SNAP_OR_LLC}, \
    {"EGRESS_PKT_TUNNEL_L2_HDR_VPP_RX_MD_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L2_HDR_VPP_RX_MD_HEADER}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ARP}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_AUTH_EXT_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_BFD", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_BFD}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_DCN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DCN}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_DEST_OPT_EXT_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ESP_EXT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ESP_EXT}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ETHERTYPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ETHERTYPE}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FLEX_L3_HDR_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_FRAG_EXT_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GENERIC_METADATA", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GENERIC_METADATA}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GPE}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_CHKSUM", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_CHKSUM}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_KEY", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_KEY}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_ROUT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_ROUT}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_SEQ", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_GRE_SEQ}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_HOP_BY_HOP_EXT_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ICMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ICMP}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_HEADER}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_METADATA_BASE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IFA_METADATA_BASE}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_IGMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IGMP}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV4}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV6", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_IPV6}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_NONE}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_P_1588", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_P_1588}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_RARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_RARP}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_AETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_AETH}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_BTH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_BTH}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_DETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_DETH}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_RETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROCEV2_RETH}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_ROUT_EXT_2}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_FIRST_4BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_FIRST_4BYTES}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_LAST_16BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_TCP_LAST_16BYTES}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_UDP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UDP}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L3", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L3}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L4}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L5", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_UNKNOWN_L5}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_VXLAN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_VXLAN}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_1}, \
    {"EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_EGRESS_PKT_TUNNEL_L3_L4_HDR_WESP_EXT_2}, \
    {"INGRESS_PKT_INNER_L2_HDR_ITAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_ITAG}, \
    {"INGRESS_PKT_INNER_L2_HDR_L2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_L2}, \
    {"INGRESS_PKT_INNER_L2_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_NONE}, \
    {"INGRESS_PKT_INNER_L2_HDR_OTAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_OTAG}, \
    {"INGRESS_PKT_INNER_L2_HDR_SNAP_OR_LLC", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L2_HDR_SNAP_OR_LLC}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_ARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ARP}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_BFD", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_BFD}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_ETHERTYPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ETHERTYPE}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_ICMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_ICMP}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_IGMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IGMP}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_IPV4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IPV4}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_IPV6", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_IPV6}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_NONE}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_P_1588", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_P_1588}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_RARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_RARP}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_TCP_FIRST_4BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_TCP_FIRST_4BYTES}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_TCP_LAST_16BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_TCP_LAST_16BYTES}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_UDP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UDP}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L3", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L3}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L4}, \
    {"INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L5", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_INNER_L3_L4_HDR_UNKNOWN_L5}, \
    {"INGRESS_PKT_OUTER_L2_HDR_ITAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_ITAG}, \
    {"INGRESS_PKT_OUTER_L2_HDR_L2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2}, \
    {"INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_4BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_4BYTE}, \
    {"INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_8BYTE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_L2_INSTR_8BYTE}, \
    {"INGRESS_PKT_OUTER_L2_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_NONE}, \
    {"INGRESS_PKT_OUTER_L2_HDR_OTAG", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_OTAG}, \
    {"INGRESS_PKT_OUTER_L2_HDR_SNAP_OR_LLC", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_SNAP_OR_LLC}, \
    {"INGRESS_PKT_OUTER_L2_HDR_VPP_RX_MD_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L2_HDR_VPP_RX_MD_HEADER}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ARP}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_AUTH_EXT_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_BFD", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_BFD}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_DCN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DCN}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_DEST_OPT_EXT_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ESP_EXT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ESP_EXT}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ETHERTYPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ETHERTYPE}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FLEX_L3_HDR_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_FRAG_EXT_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GENERIC_METADATA", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GENERIC_METADATA}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GPE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GPE}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GRE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GRE_CHKSUM", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_CHKSUM}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GRE_KEY", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_KEY}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GRE_ROUT", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_ROUT}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_GRE_SEQ", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_GRE_SEQ}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_HOP_BY_HOP_EXT_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ICMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ICMP}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_IFA_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IFA_HEADER}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_IFA_METADATA_BASE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IFA_METADATA_BASE}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_IGMP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IGMP}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_IPV4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IPV4}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_IPV6", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_IPV6}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_NONE}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_P_1588", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_P_1588}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_RARP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_RARP}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_AETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_AETH}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_BTH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_BTH}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_DETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_DETH}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_RETH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROCEV2_RETH}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_ROUT_EXT_2}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_TCP_FIRST_4BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_TCP_FIRST_4BYTES}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_TCP_LAST_16BYTES", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_TCP_LAST_16BYTES}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_UDP", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UDP}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L3", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L3}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L4", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L4}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L5", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_UNKNOWN_L5}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_VXLAN", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_VXLAN}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_1", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_1}, \
    {"INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_2", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_OUTER_L3_L4_HDR_WESP_EXT_2}, \
    {"INGRESS_PKT_SYS_HDR_EP_NIH", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_EP_NIH}, \
    {"INGRESS_PKT_SYS_HDR_LOOPBACK_HEADER", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_LOOPBACK_HEADER}, \
    {"INGRESS_PKT_SYS_HDR_NONE", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_INGRESS_PKT_SYS_HDR_NONE}, \
    {"rxpmd_match_id_count", BCM78920_A0_VNA_4_6_1_0_RXPMD_MATCH_ID_COUNT}

#endif /*! BCM78920_A0_VNA_4_6_1_0_BCMPKT_RXPMD_MATCH_ID_DEFS_H */
