// This property file was autogenerated by AutoSVA on 2023-09-09
// to check the behavior of the original RTL module, whose interface is described below: 

module fifo_prop
#(
		parameter ASSERT_INPUTS = 0,
		parameter INFLIGHT_IDX = 2,
		parameter SIZE = 4
)
(		// Clock + Reset
		input  wire                          clk,
		input  wire                          rst_n,
		input  wire                          in_val,
		input  wire                          in_rdy, //output
		input  wire [SIZE-1:0]               in_data,
		
		input  wire                          out_val, //output
		input  wire                          out_rdy,
		input  wire [SIZE-1:0]               out_data //output
	);

//==============================================================================
// Local Parameters
//==============================================================================
localparam INFLIGHT = 2**INFLIGHT_IDX;

genvar j;
default clocking cb @(posedge clk);
endclocking
default disable iff (!rst_n);

// Re-defined wires 
wire [INFLIGHT_IDX-1:0] in_transid;
wire [INFLIGHT_IDX-1:0] out_transid;

// Symbolics and Handshake signals
wire [INFLIGHT_IDX-1:0] symb_in_transid;
am__symb_in_transid_stable: assume property($stable(symb_in_transid));
wire out_hsk = out_val && out_rdy;
wire in_hsk = in_val && in_rdy;

//==============================================================================
// Modeling
//==============================================================================

// Modeling incoming request for fifo
if (ASSERT_INPUTS) begin
	as__fifo_fairness: assert property (out_val |-> s_eventually(out_rdy));
end else begin
	am__fifo_fairness: assume property (out_val |-> s_eventually(out_rdy));
end

// Generate sampling signals and model
reg [3:0] fifo_transid_sampled;
wire fifo_transid_set = in_hsk && in_transid == symb_in_transid;
wire fifo_transid_response = out_hsk && out_transid == symb_in_transid;

always_ff @(posedge clk) begin
	if(!rst_n) begin
		fifo_transid_sampled <= '0;
	end else if (fifo_transid_set || fifo_transid_response ) begin
		fifo_transid_sampled <= fifo_transid_sampled + fifo_transid_set - fifo_transid_response;
	end
end
co__fifo_transid_sampled: cover property (|fifo_transid_sampled);
if (ASSERT_INPUTS) begin
	as__fifo_transid_sample_no_overflow: assert property (fifo_transid_sampled != '1 || !fifo_transid_set);
end else begin
	am__fifo_transid_sample_no_overflow: assume property (fifo_transid_sampled != '1 || !fifo_transid_set);
end


// Assert that if valid eventually ready or dropped valid
as__fifo_transid_hsk_or_drop: assert property (in_val |-> s_eventually(!in_val || in_rdy));
// Assert that every request has a response and that every reponse has a request
as__fifo_transid_eventual_response: assert property (|fifo_transid_sampled |-> s_eventually(out_val && (out_transid == symb_in_transid) ));
as__fifo_transid_was_a_request: assert property (fifo_transid_response |-> fifo_transid_set || fifo_transid_sampled);


// Modeling data integrity for fifo_transid
reg [SIZE-1:0] fifo_transid_data_model;
always_ff @(posedge clk) begin
	if(!rst_n) begin
		fifo_transid_data_model <= '0;
	end else if (fifo_transid_set) begin
		fifo_transid_data_model <= in_data;
	end
end

as__fifo_transid_data_unique: assert property (|fifo_transid_sampled |-> !fifo_transid_set);
as__fifo_transid_data_integrity: assert property (|fifo_transid_sampled && fifo_transid_response |-> (out_data == fifo_transid_data_model));

assign out_transid = fifo.buffer_tail_r;
assign in_transid = fifo.buffer_head_r;

//====DESIGNER-ADDED-SVA====//








// Property File for the fifo module

// Check that if there's an in handshake (in_hsk), the buffer corresponding to the head of the FIFO should be updated with data on the next cycle.
as__in_hsk_buffer_data_update:
  assert property (
    fifo.in_hsk |=> fifo.buffer_data_r[fifo.buffer_head_r] == $past(fifo.in_data)
  );

// Check that if there's an in handshake (in_hsk), the buffer corresponding to the head of the FIFO should be marked as valid on the next cycle.
as__in_hsk_buffer_val_set:
  assert property (
    fifo.in_hsk |=> fifo.buffer_val_r[fifo.buffer_head_r] == 1'b1
  );

// Check that if there's an out handshake (out_hsk), the buffer corresponding to the tail of the FIFO should be cleared (made invalid) on the next cycle.
as__out_hsk_buffer_val_clr:
  assert property (
    fifo.out_hsk |=> fifo.buffer_val_r[fifo.buffer_tail_r] == 1'b0
  );

// Check that the buffer tail data should match the out_data wire.
as__buffer_tail_data_match:
  assert property (
    fifo.buffer_data_r[fifo.buffer_tail_r] |-> fifo.out_data == fifo.buffer_data_r[fifo.buffer_tail_r]
  );

// Check that out_val should be high if any of the buffer slot is valid.
as__out_val_high_if_any_buffer_valid:
  assert property (
    (|fifo.buffer_val_r) |-> fifo.out_val == 1'b1
  );

// Check that out_val should be low if all buffer slots are invalid.
as__out_val_low_if_all_buffer_invalid:
  assert property (
    (!&fifo.buffer_val_r) |-> fifo.out_val == 0'b0
  );

// Check that in_rdy is asserted if there's at least one slot in the FIFO that's not valid.
as__in_rdy_asserted_if_buffer_slot_available:
  assert property (
    (!&fifo.buffer_val_r) |-> fifo.in_rdy == 1'b1
  );

// Check that in_rdy is de-asserted if all slots in the FIFO are valid (full).
as__in_rdy_deasserted_if_buffer_full:
  assert property (
    (&fifo.buffer_val_r) |-> fifo.in_rdy == 0'b0
  );

// Checking that if a particular slot is being added and cleared in the same cycle, it should remain valid.
generate
  for (genvar i = 0; i < 2**fifo.INFLIGHT_IDX; i = i + 1) begin: buffer_validity_check
    as__buffer_slot_validity_check:
      assert property (
        (fifo.add_buffer[i] && fifo.clr_buffer[i]) |-> fifo.buffer_val_r[i] == 1'b1
      );
  end
endgenerate





endmodule