/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:03:12 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 31088
License: Customer

Current time: 	Tue Aug 14 17:30:59 CST 2018
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 16

Screen size: 1366x768
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 113 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/Xilinx/vivado/Vivado/2018.2/tps/win64/jre
Java executable location: 	D:/Xilinx/vivado/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	fei_l
User home directory: C:/Users/fei_l
User working directory: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/Xilinx/vivado/Vivado
HDI_APPROOT: D:/Xilinx/vivado/Vivado/2018.2
RDI_DATADIR: D:/Xilinx/vivado/Vivado/2018.2/data
RDI_BINDIR: D:/Xilinx/vivado/Vivado/2018.2/bin

Vivado preferences file location: C:/Users/fei_l/AppData/Roaming/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: C:/Users/fei_l/AppData/Roaming/Xilinx/Vivado/2018.2/
Vivado layouts directory: C:/Users/fei_l/AppData/Roaming/Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	D:/Xilinx/vivado/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/vivado.log
Vivado journal file location: 	d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/vivado.jou
Engine tmp dir: 	d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/.Xil/Vivado-31088-DESKTOP-B3SJCBK

Xilinx Environment Variables
----------------------------
NO_XILINX_DATA_LICENSE: HIDDEN
XILINX: D:/Xilinx/vivado/Vivado/2018.2/ids_lite/ISE
XILINX_DSP: D:/Xilinx/vivado/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: D:/Xilinx/vivado/Vivado/2018.2
XILINX_SDK: D:/Xilinx/vivado/SDK/2018.2
XILINX_VIVADO: D:/Xilinx/vivado/Vivado/2018.2
XILINX_VIVADO_HLS: D:/Xilinx/vivado/Vivado/2018.2


GUI allocated memory:	206 MB
GUI max memory:		3,052 MB
Engine allocated memory: 557 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// bx (ck):  Sourcing Tcl script 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl' : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: source d:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl -notrace 
// Tcl Message: INFO: [open_example_project] Creating new example project... 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// [GUI Memory]: 65 MB (+66044kb) [00:00:08]
// [Engine Memory]: 506 MB (+378653kb) [00:00:08]
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/vivado/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 545 MB (+15070kb) [00:00:10]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 557 MB. GUI used memory: 38 MB. Current time: 8/14/18 5:30:59 PM CST
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: PART_MODIFIED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 822.723 ; gain = 63.699 
// Tcl Message: INFO: [open_example_project] Importing original IP ... 
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 584 MB (+11945kb) [00:00:20]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [open_example_project] Generating the example project IP ... INFO: [open_example_project] Adding example synthesis HDL files ... INFO: [open_example_project] Adding example XDC files ... INFO: [open_example_project] Adding simulation HDL files ... 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [open_example_project] Adding simulation miscellaneous files ... 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: INFO: [open_example_project] Sourcing example extension scripts ... Post Processing the example_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [open_example_project] Rebuilding all the top level IPs ... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xsim/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/modelsim/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/questa/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/ies/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/vcs/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/riviera/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)... 
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/activehdl/mig_a.prj' INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)... 
// TclEventType: STOP_PROGRESS_DIALOG
// Tcl Message: INFO: [exportsim-Tcl-29] Script generated: 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_7series_0.sh' INFO: [SIM-utils-43] Exported 'D:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.ip_user_files/sim_scripts/mig_7series_0/xcelium/mig_a.prj' 
// Tcl Message: export_ip_user_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 852.965 ; gain = 0.277 
// Tcl Message: INFO: [open_example_project] Open Example Project completed 
dismissDialog("Sourcing Tcl script 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0_ex.tcl'"); // bx (ck)
// TclEventType: STOP_PROGRESS_DIALOG
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 604 MB. GUI used memory: 36 MB. Current time: 8/14/18 5:31:23 PM CST
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// PAPropertyPanels.initPanels (example_top.v) elapsed time: 0.2s
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v)]", 1, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v), u_mig_7series_0 : mig_7series_0 (mig_7series_0.xci)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// [Engine Memory]: 614 MB (+730kb) [00:01:11]
selectCodeEditor("example_top.v", 134, 108); // ce (w, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 637 MB. GUI used memory: 39 MB. Current time: 8/14/18 5:32:13 PM CST
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Starting Design Runs : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 -jobs 16 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date 
// TclEventType: RUN_MODIFY
// Tcl Message: [Tue Aug 14 17:32:15 2018] Launched synth_1... Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log 
// [GUI Memory]: 69 MB (+586kb) [00:01:28]
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1397ms to process. Increasing delay to 2000 ms.
// ah (ck): Synthesis Completed: addNotify
// [GUI Memory]: 81 MB (+8453kb) [00:02:48]
// [Engine Memory]: 661 MB (+17270kb) [00:02:48]
// HMemoryUtils.trashcanNow. Engine heap size: 661 MB. GUI used memory: 41 MB. Current time: 8/14/18 5:33:38 PM CST
// Elapsed time: 110 seconds
selectRadioButton(PAResourceCommand.PACommandNames_REPORTS_WINDOW, "View Reports"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Synthesis Completed"); // ah (ck)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
selectMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V (q, ck)
dismissMenu(RDIResource.MainWinMenuMgr_LAYOUT, "Layout"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18, true); // u (O, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 15, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_NETLIST_DESIGN
// bx (ck):  Open Synthesized Design : addNotify
// Tcl Message: open_run synth_1 -name synth_1 
// Tcl Message: Design is defaulting to impl run constrset: constrs_1 Design is defaulting to synth run part: xc7a100tfgg484-2 
// [Engine Memory]: 729 MB (+36320kb) [00:03:40]
// HMemoryUtils.trashcanNow. Engine heap size: 733 MB. GUI used memory: 42 MB. Current time: 8/14/18 5:34:28 PM CST
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bx)
// 'dP' command handler elapsed time: 7 seconds
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18); // u (O, ck)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 18); // u (O, ck)
// [Engine Memory]: 816 MB (+53439kb) [00:03:47]
// [Engine Memory]: 927 MB (+73574kb) [00:03:52]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// [Engine Memory]: 1,041 MB (+71105kb) [00:03:56]
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 1,077 MB. GUI used memory: 42 MB. Current time: 8/14/18 5:34:43 PM CST
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,081 MB. GUI used memory: 42 MB. Current time: 8/14/18 5:34:44 PM CST
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,169 MB (+79077kb) [00:03:58]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.2s
// [GUI Memory]: 87 MB (+2049kb) [00:03:59]
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0' INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Device 21-403] Loading part xc7a100tfgg484-2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 277 instances were transformed.   IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances   IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 240 instances  
// Tcl Message: open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1429.555 ; gain = 522.184 
// Elapsed time: 16 seconds
dismissDialog("Open Synthesized Design"); // bx (ck)
// [GUI Memory]: 92 MB (+563kb) [00:04:08]
// Elapsed time: 18 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "Schematic_zoom_fit"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ck)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "example_top.v", 1); // k (j, ck)
// Elapsed time: 13 seconds
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
selectMenuItem(PAResourceCommand.PACommandNames_PORTS_WINDOW, "I/O Ports"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_PORTS_WINDOW
maximizeFrame(PAResourceOtoP.PAViews_IO_PORTS, "I/O Ports"); // aw (aE, ck)
// [GUI Memory]: 97 MB (+1079kb) [00:05:06]
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (9) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 10); // z (O, ck)
// [GUI Memory]: 103 MB (+1119kb) [00:05:27]
// [GUI Memory]: 109 MB (+1095kb) [00:08:41]
// Elapsed time: 222 seconds
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // aw
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// [GUI Memory]: 117 MB (+1989kb) [00:08:54]
// [GUI Memory]: 125 MB (+2689kb) [00:09:04]
// Elapsed time: 11 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Clocking Wizard ; AXI4 ; Production ; Included ; xilinx.com:ip:clk_wiz:6.0", 14, "Clocking Wizard", 0, false); // O (O, ck)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "clock"); // OverlayTextField (P, ck)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Clocking Wizard ; AXI4 ; Production ; Included ; xilinx.com:ip:clk_wiz:6.0", 14); // O (O, ck)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Clocking Wizard ; AXI4 ; Production ; Included ; xilinx.com:ip:clk_wiz:6.0", 14, "Clocking Wizard", 0, false, false, false, false, false, true); // O (O, ck) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// l (ck):  Customize IP : addNotify
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// r (ck): Customize IP: addNotify
dismissDialog("Customize IP"); // l (ck)
selectCheckBox((HResource) null, "Minimize Power", true); // g (bB, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", false); // g (bB, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", true); // g (bB, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
// Elapsed time: 67 seconds
setText("CLKOUT1 REQUESTED OUT FREQ", (String) null); // z (cK, r)
setText("CLKOUT1 REQUESTED OUT FREQ", "200", true); // z (cK, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 0); // cJ (C, r)
setText("PRIM IN FREQ", "100.00050", true); // z (cK, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
setText("PRIM IN FREQ", (String) null); // z (cK, r)
setText("PRIM IN FREQ", "50", true); // z (cK, r)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,229 MB. GUI used memory: 84 MB. Current time: 8/14/18 5:41:39 PM CST
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cJ (C, r)
// [Engine Memory]: 1,233 MB (+5619kb) [00:10:56]
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "MMCM Settings", 3); // cJ (C, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // cJ (C, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: CREATE_IP_CORE
dismissDialog("Customize IP"); // r (ck)
// Tcl Message: create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 
// bx (ck):  Customize IP : addNotify
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.JITTER_SEL {No_Jitter} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {179.935} CONFIG.CLKOUT1_PHASE_ERROR {150.329}] [get_ips clk_wiz_0] 
// TclEventType: FILESET_UPDATE_IP
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'... 
// aI (ck): Generate Output Products: addNotify
dismissDialog("Customize IP"); // bx (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bx (ck):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'... 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all clk_wiz_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 16 clk_wiz_0_synth_1 
// Tcl Message: [Tue Aug 14 17:42:00 2018] Launched clk_wiz_0_synth_1... Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/clk_wiz_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,261 MB. GUI used memory: 86 MB. Current time: 8/14/18 5:42:04 PM CST
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 11 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v), u_traffic_gen_top : mig_7series_v4_1_traffic_gen_top (mig_7series_v4_1_traffic_gen_top.v)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v), u_traffic_gen_top : mig_7series_v4_1_traffic_gen_top (mig_7series_v4_1_traffic_gen_top.v)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v), u_traffic_gen_top : mig_7series_v4_1_traffic_gen_top (mig_7series_v4_1_traffic_gen_top.v)]", 3, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, example_top (example_top.v), u_traffic_gen_top : mig_7series_v4_1_traffic_gen_top (mig_7series_v4_1_traffic_gen_top.v)]", 3, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("mig_7series_v4_1_traffic_gen_top.v", 127, 103); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 0); // k (j, ck)
// PAPropertyPanels.initPanels (clk_ref_i) elapsed time: 0.6s
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "example_top.v", 1); // k (j, ck)
selectCodeEditor("example_top.v", 110, 100); // ce (w, ck)
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "IP Sources", 1); // i (N, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, clk_wiz_0]", 1); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, clk_wiz_0, Instantiation Template]", 2); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, clk_wiz_0, Instantiation Template, clk_wiz_0.veo]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, IP, clk_wiz_0, Instantiation Template, clk_wiz_0.veo]", 3, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 133 MB (+1901kb) [00:12:03]
selectCodeEditor("clk_wiz_0.veo", 280, 142); // D (w, ck)
typeControlKey((HResource) null, "clk_wiz_0.veo", 'c'); // D (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mig_7series_v4_1_traffic_gen_top.v", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "example_top.v", 1); // k (j, ck)
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ck)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ck)
// Elapsed time: 36 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "clk", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "clk"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "clk"); // l (aQ, ck)
selectCodeEditor("example_top.v", 274, 160); // ce (w, ck)
selectCodeEditor("example_top.v", 274, 160, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_clk_i"); // l (aQ, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "clk_wiz_0.veo", 4); // k (j, ck)
typeControlKey((HResource) null, "clk_wiz_0.veo", 'c'); // D (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "example_top.v", 1); // k (j, ck)
selectCodeEditor("example_top.v", 124, 31); // ce (w, ck)
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_clk_i"); // l (aQ, ck)
selectCodeEditor("example_top.v", 93, 238); // ce (w, ck)
selectCodeEditor("example_top.v", 93, 238, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
selectCodeEditor("example_top.v", 53, 50); // ce (w, ck)
selectCodeEditor("example_top.v", 55, 51); // ce (w, ck)
selectCodeEditor("example_top.v", 55, 51, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 104, 142); // ce (w, ck)
selectCodeEditor("example_top.v", 104, 142, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
// Elapsed time: 13 seconds
selectComboBox(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "clk", 1); // aQ (aI, ck)
selectCodeEditor("example_top.v", 101, 28); // ce (w, ck)
selectCodeEditor("example_top.v", 101, 28, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 89, 119); // ce (w, ck)
selectCodeEditor("example_top.v", 89, 120, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "res"); // l (aQ, ck)
selectCodeEditor("example_top.v", 313, 238); // ce (w, ck)
selectCodeEditor("example_top.v", 313, 238, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 75, 88); // ce (w, ck)
selectCodeEditor("example_top.v", 75, 88, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
selectCodeEditor("example_top.v", 90, 3); // ce (w, ck)
selectCodeEditor("example_top.v", 100, 9); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("example_top.v", 50, 28); // ce (w, ck)
selectCodeEditor("example_top.v", 50, 28, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 87, 173); // ce (w, ck)
selectCodeEditor("example_top.v", 87, 173, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("example_top.v", 85, 22); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
// PAPropertyPanels.initPanels (clk_ref_i_IBUF) elapsed time: 0.2s
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 401ms to process. Increasing delay to 3000 ms.
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("example_top.v", 120, 232); // ce (w, ck)
selectCodeEditor("example_top.v", 259, 178); // ce (w, ck)
selectCodeEditor("example_top.v", 259, 178, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("example_top.v", 271, 174); // ce (w, ck)
selectCodeEditor("example_top.v", 271, 176, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("example_top.v", 63, 83); // ce (w, ck)
selectCodeEditor("example_top.v", 61, 83, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 178, 215); // ce (w, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "sys_clk_i", true); // l (aQ, ck)
selectCodeEditor("example_top.v", 274, 354); // ce (w, ck)
selectCodeEditor("example_top.v", 274, 354, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// PAPropertyPanels.initPanels (clk_ref_i_IBUF) elapsed time: 0.2s
selectCodeEditor("example_top.v", 236, 196); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// [Engine Memory]: 1,295 MB (+970kb) [00:15:44]
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,305 MB. GUI used memory: 72 MB. Current time: 8/14/18 5:46:34 PM CST
// Engine heap size: 1,305 MB. GUI used memory: 73 MB. Current time: 8/14/18 5:46:34 PM CST
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,305 MB. GUI used memory: 67 MB. Current time: 8/14/18 5:46:40 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 554 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1508.617 ; gain = 55.637 
// S (ck): Critical Messages: addNotify
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // bx (ck)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// e (ck): Close Design: addNotify
selectButton(PAResourceAtoD.ClosePlanner_YES, "Yes"); // a (e)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,335 MB. GUI used memory: 72 MB. Current time: 8/14/18 5:46:56 PM CST
// Engine heap size: 1,335 MB. GUI used memory: 72 MB. Current time: 8/14/18 5:46:56 PM CST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// A (ck): Elaborate Design: addNotify
// Tcl Message: close_design 
dismissDialog("Close Design"); // e (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (ck):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (ck)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tfgg484-2 Top: example_top 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bx)
// 'dP' command handler elapsed time: 6 seconds
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,398 MB. GUI used memory: 72 MB. Current time: 8/14/18 5:47:13 PM CST
// [Engine Memory]: 1,398 MB (+40246kb) [00:16:27]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,438 MB. GUI used memory: 70 MB. Current time: 8/14/18 5:47:20 PM CST
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,483 MB (+15197kb) [00:16:33]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.1s
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1513.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'example_top' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.v:75] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_init_mem_pattern_ctr' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v:87] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_init_mem_pattern_ctr' (3#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v:87] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_memc_traffic_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:81] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_read_data_path' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_data_path.v:72] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_read_posted_fifo' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_posted_fifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_afifo' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DSIZE bound to: 42 - type: integer  	Parameter FIFO_DEPTH bound to: 16 - type: integer  	Parameter ASIZE bound to: 4 - type: integer  	Parameter SYNC bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_afifo' (4#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_read_posted_fifo' (5#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_posted_fifo.v:69] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_rd_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_rd_data_gen.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  	Parameter COLUMN_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_s7ven_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_data_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_data_prbs_gen.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter EYE_TEST bound to: FALSE - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_data_prbs_gen' (6#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_data_prbs_gen.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_tg_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_prbs_gen.v:82] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter PRBS_WIDTH bound to: 8 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter PRBS_SEQ_LEN_CYCLES bound to: 32 - type: integer  	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_tg_prbs_gen' (7#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_prbs_gen.v:82] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_vio_init_pattern_bram' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 4 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:284] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_vio_init_pattern_bram' (8#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:70] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:308] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_s7ven_data_gen' (9#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_rd_data_gen' (10#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_rd_data_gen.v:69] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_afifo__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DSIZE bound to: 256 - type: integer  	Parameter FIFO_DEPTH bound to: 32 - type: integer  	Parameter ASIZE bound to: 4 - type: integer  	Parameter SYNC bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_afifo__parameterized0' (10#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_read_data_path' (11#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_data_path.v:72] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_write_data_path' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_write_data_path.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter ADDR_WIDTH bound to: 27 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  	Parameter MEM_COL_WIDTH bound to: 10 - type: integer  	Parameter EYE_TEST bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_wr_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_wr_data_gen.v:70] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_s7ven_data_gen__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:308] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'user_burst_cnt_larger_bram_reg' into 'wr_ubr.user_burst_cnt_larger_1_r_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:469] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_s7ven_data_gen__parameterized0' (11#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_wr_data_gen' (12#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_wr_data_gen.v:70] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_write_data_path' (13#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_write_data_path.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:101] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: ADDRESS - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer  	Parameter PRBS_EADDR bound to: 16777215 - type: integer  	Parameter PRBS_SADDR bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: SPARTAN6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: INSTR - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized0' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized1' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: SPARTAN6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 29 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: INSTR - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized1' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized2' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 32 - type: integer  	Parameter PRBS_CMD bound to: BLEN - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized2' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'cmd_vld_reg' into 'instr_vld_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:522] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_gen' (15#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:101] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_memc_flow_vcontrol' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter READY bound to: 4'b0001  	Parameter READ bound to: 4'b0010  	Parameter WRITE bound to: 4'b0100  	Parameter CMD_WAIT bound to: 4'b1000  	Parameter RD bound to: 3'b001  	Parameter RDP bound to: 3'b011  	Parameter WR bound to: 3'b000  	Parameter WRP bound to: 3'b010  	Parameter REFRESH bound to: 3'b100  	Parameter NOP bound to: 3'b101  
// Tcl Message: INFO: [Synth 8-4471] merging register 'cmd_rdy_o_reg' into 'push_cmd_r_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:190] INFO: [Synth 8-4471] merging register 'wdp_validB_o_reg' into 'wdp_valid_o_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:280] INFO: [Synth 8-4471] merging register 'wdp_validC_o_reg' into 'wdp_valid_o_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:281] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_memc_flow_vcontrol' (16#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_tg_status' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_status.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_tg_status' (17#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_status.v:70] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_r_b_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:395] INFO: [Synth 8-4471] merging register 'data_mode_r_c_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:396] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_memc_traffic_gen' (18#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_traffic_gen_top' (19#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_traffic_gen_top.v:78] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'example_top' (20#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.v:75] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1513.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1513.121 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst' Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 270 instances were transformed.   IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances   IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 233 instances  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1687.945 ; gain = 174.824 
// Tcl Message: 74 Infos, 242 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1687.945 ; gain = 174.824 
// Elapsed time: 21 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// Elapsed time: 33 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "example_top.v", 2); // k (j, ck)
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // G (Q, ck)
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (ck): Find: addNotify
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "find_1f"); // j (g)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (g)
dismissDialog("Find"); // g (ck)
selectCodeEditor("example_top.v", 351, 167); // ce (w, ck)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ref", true); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ref"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ref"); // l (aQ, ck)
applyEnter(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ref"); // l (aQ, ck)
selectCodeEditor("example_top.v", 273, 269); // ce (w, ck)
selectCodeEditor("example_top.v", 273, 269, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
// [GUI Memory]: 141 MB (+1113kb) [00:17:46]
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "clk_ref_i"); // l (aQ, ck)
selectCodeEditor("example_top.v", 123, 138); // ce (w, ck)
selectCodeEditor("example_top.v", 266, 330); // ce (w, ck)
selectCodeEditor("example_top.v", 266, 330, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'c'); // ce (w, ck)
selectCodeEditor("example_top.v", 277, 368); // ce (w, ck)
selectCodeEditor("example_top.v", 277, 368, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "example_top.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1687.945 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'example_top' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.v:75] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_init_mem_pattern_ctr' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v:87] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_init_mem_pattern_ctr' (3#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_init_mem_pattern_ctr.v:87] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_memc_traffic_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:81] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_read_data_path' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_data_path.v:72] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_read_posted_fifo' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_posted_fifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_afifo' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DSIZE bound to: 42 - type: integer  	Parameter FIFO_DEPTH bound to: 16 - type: integer  	Parameter ASIZE bound to: 4 - type: integer  	Parameter SYNC bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_afifo' (4#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_read_posted_fifo' (5#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_posted_fifo.v:69] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_rd_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_rd_data_gen.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  	Parameter COLUMN_WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_s7ven_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_data_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_data_prbs_gen.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter EYE_TEST bound to: FALSE - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_data_prbs_gen' (6#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_data_prbs_gen.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_tg_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_prbs_gen.v:82] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter PRBS_WIDTH bound to: 8 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter PRBS_SEQ_LEN_CYCLES bound to: 32 - type: integer  	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_tg_prbs_gen' (7#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_prbs_gen.v:82] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_vio_init_pattern_bram' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 4 - type: integer  	Parameter DEPTH bound to: 16 - type: integer  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:284] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_vio_init_pattern_bram' (8#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_vio_init_pattern_bram.v:70] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:308] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_s7ven_data_gen' (9#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_rd_data_gen' (10#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_rd_data_gen.v:69] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_afifo__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DSIZE bound to: 256 - type: integer  	Parameter FIFO_DEPTH bound to: 32 - type: integer  	Parameter ASIZE bound to: 4 - type: integer  	Parameter SYNC bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_afifo__parameterized0' (10#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_afifo.v:69] 
// [Engine Memory]: 1,582 MB (+26404kb) [00:18:14]
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_read_data_path' (11#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_read_data_path.v:72] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_write_data_path' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_write_data_path.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter ADDR_WIDTH bound to: 27 - type: integer  	Parameter START_ADDR bound to: 0 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter DATA_PATTERN bound to: DGEN_ALL - type: string  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter SEL_VICTIM_LINE bound to: 0 - type: integer  	Parameter MEM_COL_WIDTH bound to: 10 - type: integer  	Parameter EYE_TEST bound to: FALSE - type: string  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_wr_data_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_wr_data_gen.v:70] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_s7ven_data_gen__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_rr_c_reg[3:0]' into 'data_mode_rr_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:308] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'user_burst_cnt_larger_bram_reg' into 'wr_ubr.user_burst_cnt_larger_1_r_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:469] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_s7ven_data_gen__parameterized0' (11#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_s7ven_data_gen.v:85] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_wr_data_gen' (12#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_wr_data_gen.v:70] INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_write_data_path' (13#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_write_data_path.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:101] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: ADDRESS - type: string  	Parameter PRBS_WIDTH bound to: 32 - type: integer  	Parameter SEED_WIDTH bound to: 32 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 0 - type: integer  	Parameter PRBS_EADDR bound to: 16777215 - type: integer  	Parameter PRBS_SADDR bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized0' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: SPARTAN6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: INSTR - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized0' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized1' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: SPARTAN6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 29 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  	Parameter PRBS_CMD bound to: INSTR - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized1' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized2' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 32 - type: integer  	Parameter DWIDTH bound to: 32 - type: integer  	Parameter PRBS_CMD bound to: BLEN - type: string  	Parameter PRBS_WIDTH bound to: 20 - type: integer  	Parameter SEED_WIDTH bound to: 15 - type: integer  	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer  	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer  	Parameter PRBS_EADDR bound to: 8192 - type: integer  	Parameter PRBS_SADDR bound to: 8192 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_prbs_gen__parameterized2' (14#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_prbs_gen.v:71] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'cmd_vld_reg' into 'instr_vld_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:522] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_cmd_gen' (15#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_cmd_gen.v:101] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_memc_flow_vcontrol' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter nCK_PER_CLK bound to: 4 - type: integer  	Parameter NUM_DQ_PINS bound to: 32 - type: integer  	Parameter BL_WIDTH bound to: 10 - type: integer  	Parameter MEM_BURST_LEN bound to: 8 - type: integer  	Parameter FAMILY bound to: VIRTEX6 - type: string  	Parameter MEM_TYPE bound to: DDR3 - type: string  	Parameter READY bound to: 4'b0001  	Parameter READ bound to: 4'b0010  	Parameter WRITE bound to: 4'b0100  	Parameter CMD_WAIT bound to: 4'b1000  	Parameter RD bound to: 3'b001  	Parameter RDP bound to: 3'b011  	Parameter WR bound to: 3'b000  	Parameter WRP bound to: 3'b010  	Parameter REFRESH bound to: 3'b100  	Parameter NOP bound to: 3'b101  
// Tcl Message: INFO: [Synth 8-4471] merging register 'cmd_rdy_o_reg' into 'push_cmd_r_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:190] INFO: [Synth 8-4471] merging register 'wdp_validB_o_reg' into 'wdp_valid_o_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:280] INFO: [Synth 8-4471] merging register 'wdp_validC_o_reg' into 'wdp_valid_o_reg' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:281] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_memc_flow_vcontrol' (16#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_flow_vcontrol.v:70] INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_1_tg_status' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_status.v:70] 
// Tcl Message: 	Parameter TCQ bound to: 100 - type: integer  	Parameter DWIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_tg_status' (17#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_tg_status.v:70] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'data_mode_r_b_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:395] INFO: [Synth 8-4471] merging register 'data_mode_r_c_reg[3:0]' into 'data_mode_r_a_reg[3:0]' [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:396] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_memc_traffic_gen' (18#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_memc_traffic_gen.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_1_traffic_gen_top' (19#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/mig_7series_v4_1_traffic_gen_top.v:78] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'example_top' (20#1) [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.v:75] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 297ms to process. Increasing delay to 2000 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.367 ; gain = 56.422 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1744.430 ; gain = 56.484 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1744.430 ; gain = 56.484 
// Tcl Message: --------------------------------------------------------------------------------- 
// HMemoryUtils.trashcanNow. Engine heap size: 1,621 MB. GUI used memory: 101 MB. Current time: 8/14/18 5:49:03 PM CST
// TclEventType: ELABORATE_FINISH
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name' 
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,622 MB. GUI used memory: 81 MB. Current time: 8/14/18 5:49:09 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,622 MB. GUI used memory: 80 MB. Current time: 8/14/18 5:49:09 PM CST
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'u_mig_7series_0' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,622 MB. GUI used memory: 72 MB. Current time: 8/14/18 5:49:18 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1s
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 476 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc] Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_mig_7series_0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst' Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst' Finished Parsing XDC File [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1802.551 ; gain = 114.605 
// Elapsed time: 26 seconds
dismissDialog("Reloading"); // bx (ck)
// [GUI Memory]: 149 MB (+475kb) [00:24:15]
// HMemoryUtils.trashcanNow. Engine heap size: 1,622 MB. GUI used memory: 99 MB. Current time: 8/14/18 6:19:19 PM CST
// Elapsed time: 1855 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// Elapsed time: 29 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (ck): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (A)
dismissDialog("Synthesis is Out-of-date"); // A (ck)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
selectMenuItem(PAResourceCommand.PACommandNames_PORTS_WINDOW, "I/O Ports"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_PORTS_WINDOW
maximizeFrame(PAResourceOtoP.PAViews_IO_PORTS, "I/O Ports"); // aw (aE, ck)
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "ddr3_odt (1) ; OUT ;  ;  ; true ; 34 ; SSTL15 ; 1.5 ; 0.75 ;  ; FAST ; NONE ; FP_VTT_50 ; ", 9); // z (O, ck)
collapseTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "ddr3_odt (1) ; OUT ;  ;  ; true ; 34 ; SSTL15 ; 1.5 ; 0.75 ;  ; FAST ; NONE ; FP_VTT_50 ; ", 9); // z (O, ck)
// [GUI Memory]: 158 MB (+2232kb) [00:50:25]
expandTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "Scalar ports (8) ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; ", 10); // z (O, ck)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; OUT ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 15, (String) null, 3, false); // z (O, ck)
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "sys_clk_i ; IN ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 16, (String) null, 3, false); // z (O, ck)
// Tcl Message: set_property package_pin "" [get_ports [list  init_calib_complete]] 
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports sys_clk_i L19 
// Elapsed time: 51 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "sys_clk_i ; IN ;  ; L19 ; true ; 15 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 16, "default (LVCMOS18)", 6, false); // z (O, ck)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk_i]] 
// Elapsed time: 10 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "sys_rst ; IN ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 17, (String) null, 3, false); // z (O, ck)
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports sys_rst M16 
// [GUI Memory]: 166 MB (+108kb) [00:51:46]
// Elapsed time: 24 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; OUT ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 15, (String) null, 3, false); // z (O, ck)
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports init_calib_complete J16 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "init_calib_complete ; OUT ;  ; J16 ; true ; 15 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 15, "default (LVCMOS18)", 6, false); // z (O, ck)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list init_calib_complete]] 
// Elapsed time: 46 seconds
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "sys_rst ; IN ;  ; M16 ; true ; 15 ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ; ", 17, "default (LVCMOS18)", 6, false); // z (O, ck)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst]] 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; OUT ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, (String) null, 3, false); // z (O, ck)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports tg_compare_error K16 
selectTreeTable(PAResourceQtoS.SignalTreePanel_SIGNAL_TREE_TABLE, "tg_compare_error ; OUT ;  ; K16 ; true ; 15 ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ; ", 18, "default (LVCMOS18)", 6, false); // z (O, ck)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list tg_compare_error]] 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 33, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (ck): Synthesis is Out-of-date: addNotify
selectCheckBox(RDIResource.MessageWithOptionDialog_DONT_SHOW_THIS_DIALOG_AGAIN, "Don't show this dialog again", false); // g (Q, A): FALSE
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (ck):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (ck)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// aj (ck): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (aj)
// a (ck): Save Constraints: addNotify
dismissDialog("Save Project"); // aj (ck)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (a)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// bx (ck):  Save Constraints : addNotify
// Tcl Message: set_property target_constrs_file d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/imports/example_top.xdc [current_fileset -constrset] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Constraints"); // a (ck)
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints -force 
// bx (ck):  Starting Design Runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Save Constraints"); // bx (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -jobs 16 
// Tcl Message: INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci' is already up-to-date 
// Tcl Message: [Tue Aug 14 18:24:10 2018] Launched synth_1... Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/synth_1/runme.log [Tue Aug 14 18:24:10 2018] Launched impl_1... Run output will be captured here: d:/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_0_ex/mig_7series_0_ex.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 797ms to process. Increasing delay to 2000 ms.
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Implementation Completed: addNotify
// [GUI Memory]: 177 MB (+2511kb) [00:58:50]
// Elapsed time: 350 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_REPORTS_WINDOW
dismissDialog("Implementation Completed"); // ah (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 34, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_IMPLEMENTED_DESIGN
// e (ck): Close Design: addNotify
selectButton(PAResourceAtoD.ClosePlanner_YES, "Yes"); // a (e)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,622 MB. GUI used memory: 80 MB. Current time: 8/14/18 6:30:09 PM CST
// Engine heap size: 1,622 MB. GUI used memory: 81 MB. Current time: 8/14/18 6:30:09 PM CST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// bx (ck):  Open Implemented Design : addNotify
// Tcl Message: close_design 
dismissDialog("Close Design"); // e (ck)
// Tcl Message: open_run impl_1 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bx)
// 'dP' command handler elapsed time: 4 seconds
// TclEventType: SDC_CONSTRAINT_ADD
// HMemoryUtils.trashcanNow. Engine heap size: 1,986 MB. GUI used memory: 75 MB. Current time: 8/14/18 6:30:34 PM CST
// TclEventType: SDC_CONSTRAINT_ADD
// [Engine Memory]: 1,986 MB (+340720kb) [00:59:47]
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,989 MB. GUI used memory: 74 MB. Current time: 8/14/18 6:30:37 PM CST
// TclEventType: DESIGN_NEW
// Device: addNotify
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. 
// Tcl Message: Reading XDEF placement. Reading placer database... Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2173.027 ; gain = 0.000 
// Tcl Message: Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2173.027 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 278 instances were transformed.   IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances   IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 240 instances   SRLC32E => SRL16E: 1 instances  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 2.6s
// Device view-level: 0.0
// Tcl Message: open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2238.570 ; gain = 436.020 
// RouteApi: Init Delay Mediator Swing Worker Finished
// ExpRunCommands.openImplResults elapsed time: 30.2s
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// [Engine Memory]: 2,088 MB (+2550kb) [00:59:55]
// TclEventType: POWER_UPDATED
// TclEventType: TIMING_SUMMARY_UPDATED
// [GUI Memory]: 188 MB (+2018kb) [01:00:12]
// HMemoryUtils.trashcanNow. Engine heap size: 2,105 MB. GUI used memory: 160 MB. Current time: 8/14/18 6:31:00 PM CST
// Elapsed time: 48 seconds
dismissDialog("Open Implemented Design"); // bx (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 2,108 MB. GUI used memory: 183 MB. Current time: 8/14/18 6:31:01 PM CST
selectTab((HResource) null, (HResource) null, "Power", 6); // aE (Q, ck)
selectButton((HResource) null, "92%"); // c (f, ck)
// Elapsed time: 155 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, ck)
// Elapsed time: 17 seconds
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f (C, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "MMCM ; 2 ; 6 ; 33.333336", 5, "2", 1); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "MMCM ; 2 ; 6 ; 33.333336", 5, "6", 2); // s (Q, ck)
// [GUI Memory]: 200 MB (+2543kb) [01:03:38]
// HMemoryUtils.trashcanNow. Engine heap size: 2,126 MB. GUI used memory: 159 MB. Current time: 8/14/18 6:36:34 PM CST
// Elapsed time: 383 seconds
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "BUFG ; 3 ; 32 ; 9.375", 4, "BUFG", 0); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "IO ; 74 ; 285 ; 25.964912", 3, "IO", 0); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "FF ; 5472 ; 126800 ; 4.3154573", 2, "FF", 0); // s (Q, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_GRAPH, "Graph", 0); // f (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f (C, ck)
// Elapsed time: 27 seconds
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "LUT ; 7036 ; 63400 ; 11.097792", 0, "LUT", 0); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "LUTRAM ; 979 ; 19000 ; 5.1526318", 1, "LUTRAM", 0); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "LUT ; 7036 ; 63400 ; 11.097792", 0, "7036", 1); // s (Q, ck)
selectTable(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_TABLE, "FF ; 5472 ; 126800 ; 4.3154573", 2, "126800", 2); // s (Q, ck)
// Elapsed time: 17 seconds
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_SYNTHESIS, "Post-Synthesis", 0); // b (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_GRAPH, "Graph", 0); // f (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationPanel_PROJECT_SUMMARY_UTILIZATION_PANEL_TABBED, PAResourceOtoP.ProjectSummaryUtilizationPanel_TABLE, "Table", 1); // f (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_IMPLEMENTATION, "Post-Implementation", 1); // b (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_SYNTHESIS, "Post-Synthesis", 0); // b (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_IMPLEMENTATION, "Post-Implementation", 1); // b (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_SYNTHESIS, "Post-Synthesis", 0); // b (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryUtilizationGadget_PROJECT_SUMMARY_UTILIZATION_GADGET_TABBED, PAResourceOtoP.ProjectSummaryUtilizationGadget_POST_IMPLEMENTATION, "Post-Implementation", 1); // b (C, ck)
// Elapsed time: 13 seconds
selectTab(PAResourceOtoP.ProjectSummaryPowerPanel_TABBED_PANE, PAResourceOtoP.ProjectSummaryPowerPanel_ON_CHIP, "On-Chip", 1); // d (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryPowerPanel_TABBED_PANE, PAResourceOtoP.ProjectSummaryPowerPanel_SUMMARY, "Summary", 0); // d (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryPowerPanel_TABBED_PANE, PAResourceOtoP.ProjectSummaryPowerPanel_ON_CHIP, "On-Chip", 1); // d (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryTimingPanel_PROJECT_SUMMARY_TIMING_PANEL_TABBED, PAResourceOtoP.ProjectSummaryTimingPanel_HOLD, "Hold", 1); // d (C, ck)
selectTab(PAResourceOtoP.ProjectSummaryTimingPanel_PROJECT_SUMMARY_TIMING_PANEL_TABBED, PAResourceOtoP.ProjectSummaryTimingPanel_SETUP, "Setup", 0); // d (C, ck)
// Elapsed time: 113 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aE (Q, ck)
// [GUI Memory]: 213 MB (+2986kb) [01:13:36]
