<% use security; %>
<% my %Security_Props = security::GetSecurityInfo(); %>

reg cfg_pipe_health_hold_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Pipe Health Hold_00";
      desc = "pipeline health hold status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Hold"; desc = "pipeline hold status"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_hold.internal_f[31:0]";} HOLD[31:0] = 32'h0 ;
  };
reg cfg_pipe_health_valid_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Pipe Health Valid_00";
      desc = "pipeline health valid status";
      regwidth = 32;
      HandCoded=true;
      field { name = "Valid"; desc = "pipeline valid status"; fieldwidth = 31;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[31:1]";} VALID[31:1] = 31'h0 ;
      field { name = "Valid"; desc = "pipeline valid status"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_pipe_health_valid.internal_f[0:0]";} QED_IDLE[0:0] = 1'b1 ;
  };
reg cfg_error_inject_r {
      donttest = true ;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_ONLY_REG_NA_1";
      name = "Cfg Error Inject";
      desc = "Non-default settings may cause UNDEFINED behavior.inject errors into interface or RAM checking";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[31:1]";} RSVZ0[31:1] = 31'h0;
      field { name = "Nalb Qed"; desc = "inject PARITY error into nalb to qed interface check and propagate to qed to chp interface"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_error_inject.internal_f[0:0]";} NALB_QED[0:0] = 1'h0;
  };
reg cfg_interface_status_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Interface Status";
      desc = "current status of the double buffer (db) on each interface";
      regwidth = 32;
      HandCoded=true;
      field { name = "rsvd0"; desc = "rsvd0"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[31:31]";} RSVD0[31:31] = 1'h0;
      field { name = "int_idle"; desc =  "int_idle"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[30:30]";}  INT_IDLE[30:30] = 1'h1;
      field { name = "rop_qed_dqed_enq_v"; desc =  "rop_qed_dqed_enq_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[29:29]";}  ROP_QED_DQED_ENQ_V[29:29] = 1'h0;
      field { name = "rop_qed_enq_ready"; desc =  "rop_qed_enq_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[28:28]";}  ROP_QED_ENQ_READY[28:28] = 1'h1;
      field { name = "qed_chp_sch_v"; desc =  "qed_chp_sch_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[27:27]";}  QED_CHP_SCH_V[27:27] = 1'h0;
      field { name = "qed_chp_sch_ready"; desc =  "qed_chp_sch_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[26:26]";}  QED_CHP_SCH_READY[26:26] = 1'h1;
      field { name = "qed_aqed_enq_v"; desc =  "qed_aqed_enq_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[25:25]";}  QED_AQED_ENQ_V[25:25] = 1'h0;
      field { name = "qed_aqed_enq_ready"; desc =  "qed_aqed_enq_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[24:24]";}  QED_AQED_ENQ_READY[24:24] = 1'h1;
      field { name = "dqed_chp_sch_v"; desc =  "dqed_chp_sch_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[23:23]";}  DQED_CHP_SCH_V[23:23] = 1'h0;
      field { name = "dqed_chp_sch_ready"; desc =  "dqed_chp_sch_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[22:22]";}  DQED_CHP_SCH_READY[22:22] = 1'h1;
      field { name = "rop_dp_enq_v"; desc =  "rop_dp_enq_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[21:21]";}  ROP_DP_ENQ_V[21:21] = 1'h0;
      field { name = "rop_dp_enq_ready"; desc =  "rop_dp_enq_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[20:20]";}  ROP_DP_ENQ_READY[20:20] = 1'h1;
      field { name = "lsp_dp_sch_dir_v"; desc =  "lsp_dp_sch_dir_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[19:19]";}  LSP_DP_SCH_DIR_V[19:19] = 1'h0;
      field { name = "lsp_dp_sch_dir_ready"; desc =  "lsp_dp_sch_dir_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[18:18]";}  LSP_DP_SCH_DIR_READY[18:18] = 1'h1;
      field { name = "lsp_dp_sch_rorply_v"; desc =  "lsp_dp_sch_rorply_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[17:17]";}  LSP_DP_SCH_RORPLY_V[17:17] = 1'h0;
      field { name = "lsp_dp_sch_rorply_ready"; desc =  "lsp_dp_sch_rorply_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[16:16]";}  LSP_DP_SCH_RORPLY_READY[16:16] = 1'h1;
      field { name = "dp_lsp_enq_dir_v"; desc =  "dp_lsp_enq_dir_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[15:15]";}  DP_LSP_ENQ_DIR_V[15:15] = 1'h0;
      field { name = "dp_lsp_enq_dir_ready"; desc =  "dp_lsp_enq_dir_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[14:14]";}  DP_LSP_ENQ_DIR_READY[14:14] = 1'h1;
      field { name = "dp_lsp_enq_rorply_v"; desc =  "dp_lsp_enq_rorply_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[13:13]";}  DP_LSP_ENQ_RORPLY_V[13:13] = 1'h0;
      field { name = "dp_lsp_enq_rorply_ready"; desc =  "dp_lsp_enq_rorply_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[12:12]";}  DP_LSP_ENQ_RORPLY_READY[12:12] = 1'h1;
      field { name = "rop_nalb_enq_v"; desc =  "rop_nalb_enq_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[11:11]";}  ROP_NALB_ENQ_V[11:11] = 1'h0;
      field { name = "rop_nalb_enq_ready"; desc =  "rop_nalb_enq_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[10:10]";}  ROP_NALB_ENQ_READY[10:10] = 1'h1;
      field { name = "lsp_nalb_sch_unoord_v"; desc =  "lsp_nalb_sch_unoord_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[9:9]";}  LSP_NALB_SCH_UNOORD_V[9:9] = 1'h0;
      field { name = "lsp_nalb_sch_unoord_ready"; desc =  "lsp_nalb_sch_unoord_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[8:8]";}  LSP_NALB_SCH_UNOORD_READY[8:8] = 1'h1;
      field { name = "lsp_nalb_sch_rorply_v"; desc =  "lsp_nalb_sch_rorply_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[7:7]";}  LSP_NALB_SCH_RORPLY_V[7:7] = 1'h0;
      field { name = "lsp_nalb_sch_rorply_ready"; desc =  "lsp_nalb_sch_rorply_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[6:6]";}  LSP_NALB_SCH_RORPLY_READY[6:6] = 1'h1;
      field { name = "lsp_nalb_sch_atq_v"; desc =  "lsp_nalb_sch_atq_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[5:5]";}  LSP_NALB_SCH_ATQ_V[5:5] = 1'h0;
      field { name = "lsp_nalb_sch_atq_ready"; desc =  "lsp_nalb_sch_atq_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[4:4]";}  LSP_NALB_SCH_ATQ_READY[4:4] = 1'h1;
      field { name = "nalb_lsp_enq_lb_v"; desc =  "nalb_lsp_enq_lb_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[3:3]";}  NALB_LSP_ENQ_LB_V[3:3] = 1'h0;
      field { name = "nalb_lsp_enq_lb_ready"; desc =  "nalb_lsp_enq_lb_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[2:2]";}  NALB_LSP_ENQ_LB_READY[2:2] = 1'h1;
      field { name = "nalb_lsp_enq_rorply_v"; desc =  "nalb_lsp_enq_rorply_v"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[1:1]";}  NALB_LSP_ENQ_RORPLY_V[1:1] = 1'h0;
      field { name = "nalb_lsp_enq_rorply_ready"; desc =  "nalb_lsp_enq_rorply_ready"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_interface_status.internal_f[0:0]";}  NALB_LSP_ENQ_RORPLY_READY[0:0] = 1'h1;
  };
reg cfg_diagnostic_aw_status_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="STATUS_REG_NA_1";
      name = "Cfg Diagnostic Aw Status";
      desc = "Internal AW modules pipline status";
      regwidth = 32;
      HandCoded=true;
//status0
      field { name = "Int Status"; desc = "AW interrupt serializer status"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_diagnostic_aw_status.status[31:0]";} INT_STATUS[31:0] = 32'h02000040;
  };
reg cfg_control_general_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control General";
      desc = "Non-default settings may cause UNDEFINED behavior.general control register";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz2";    desc = "rsvz2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[31:9]";} RSVZ2[31:9] = 23'h0;
      field { name = "Rsvz1"; desc = "rsvz1"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[8:8]";} RSVZ1[8:8] = 1'b0;
      field { name = "Rsvz0";    desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[7:2]";} RSVZ0[7:2] = 6'h0;
      field { name = "Strict mode"; desc = "restict arbitration to prioritize enqueue over schedule"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[1:1]";} CHICKEN_STRICT [1:1] = 1'b0;
      field { name = "Single Issue Mode "; desc = "restict arbitration to wait for pipeline to be idle"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_general.internal_f[0:0]";} CHICKEN_SIM [0:0] = 1'b0;
  };
reg cfg_control_pipeline_credits_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="CONFIG_REG_NA_1";
      name = "Cfg Control Pipeline Credits";
      desc = "Non-default settings may cause UNDEFINED behavior.pipeline credit configuration";
      regwidth = 32;
      HandCoded=true;
      field { name = "Rsvz0"; desc = "rsvz0"; fieldwidth = 24;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[31:8]";} RSVZ0[31:8] = 24'h0;
      field { name = "Dcredits"; desc = "directed pipeline schedule credits"; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[7:4]";} DCREDITS[7:4] = 4'h8;
      field { name = "Lcredits"; desc = "load balanced pipeline schedule credits"; fieldwidth = 4;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_control_pipeline_credits.internal_f[3:0]";} LCREDITS[3:0] = 4'h8;
  };
reg cfg_syndrome_00_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_ONLY_REG_NA_1";
      name = "Cfg Syndrome Eccerror_00";
      desc = "Non-default settings may cause UNDEFINED behavior.capture syndrome associated with interrupt ISR.
[br](type=1  data[0]): HW error [IntelRsvd]: error_badcmd1[/IntelRsvd]
[br](type=1  data[1]): HW error [IntelRsvd]: hqm_qed_pipe_rw_error[/IntelRsvd]
[br](type=1  data[2]): HW error [IntelRsvd]: [/IntelRsvd]
[br](type=1  data[3]): HW error [IntelRsvd]: parity_check_enq_flid_error[/IntelRsvd]
[br](type=1  data[4]): HW error [IntelRsvd]: parity_check_sch_qed_flid_error[/IntelRsvd]
[br](type=1  data[5]): HW error [IntelRsvd]: parity_check_sch_dqed_flid_error[/IntelRsvd]
[br](type=1  data[6]): HW error [IntelRsvd]: cfg_rx_fifo_status.overflow[/IntelRsvd]
[br](type=1  data[7]): HW error [IntelRsvd]: cfg_rx_fifo_status.underflow[/IntelRsvd]
[br](type=1  data[8]): HW error [IntelRsvd]: rx_sync_rop_qed_dqed_enq_status_pnc.underflow[/IntelRsvd]
[br](type=1  data[9]): HW error [IntelRsvd]: rx_sync_rop_qed_dqed_enq_status_pnc.overflow[/IntelRsvd]
[br](type=1  data[10]): HW error [IntelRsvd]: rx_sync_nalb_qed_status_pnc.underflow[/IntelRsvd]
[br](type=1  data[11]): HW error [IntelRsvd]: rx_sync_nalb_qed_status_pnc.overflow[/IntelRsvd]
[br](type=1  data[12]): HW error [IntelRsvd]: rx_sync_dp_dqed_status_pnc.underflow[/IntelRsvd]
[br](type=1  data[13]): HW error [IntelRsvd]: rx_sync_dp_dqed_status_pnc.overflow[/IntelRsvd]
[br](type=1  data[14]): HW error [IntelRsvd]: rf_ipar_error[/IntelRsvd]
[br](type=1  data[27]): HW error [IntelRsvd]: ram_access[/IntelRsvd]
";
      regwidth = 32;
      HandCoded=true;
      field { name = "Syndvalid"; desc = "contents are valid"; fieldwidth = 1;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RW/1C/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]";} SYNDVALID[31:31] = 1'b0;
      field { name = "Syndtype"; desc = "type of error captured. "; fieldwidth = 3;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]";} SYNDTYPE[30:28] = 3'h0;
      field { name = "Synddata"; desc = "Syndrom data. The data format correlates to the type."; fieldwidth = 28;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]";} SYNDDATA[27:0] = 28'h0;
  };
reg cfg_qed_csr_control_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="SURVIVE_REG_NA_1";
      name = "Cfg qed csr Control General";
      desc = "general control register";
      field { name= "Rsvz0"; fieldwidth = 16; desc = "rsvz0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[31:16]";} RSVZ0[31:16] = 16'h0;
      field { name= "int_inf5_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=5";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[15:15]";} INT_INF5_SYND_DIS[15:15] = 1'h0;
      field { name= "int_inf5_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=5";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[14:14]";} INT_INF5_ALARM_DIS[14:14] = 1'h0 ;
      field { name= "int_inf4_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=4";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[13:13]";} INT_INF4_SYND_DIS[13:13] = 1'h0;
      field { name= "int_inf4_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=4";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[12:12]";} INT_INF4_ALARM_DIS[12:12] = 1'h0 ;
      field { name= "int_inf3_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[11:11]";} INT_INF3_SYND_DIS[11:11] = 1'h0;
      field { name= "int_inf3_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=3";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[10:10]";} INT_INF3_ALARM_DIS[10:10] = 1'h0 ;
      field { name= "int_inf2_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[9:9]";} INT_INF2_SYND_DIS[9:9] = 1'h0;
      field { name= "int_inf2_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=2";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[8:8]";} INT_INF2_ALARM_DIS[8:8] = 1'h0 ;
      field { name= "int_inf1_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[7:7]";} INT_INF1_SYND_DIS[7:7] = 1'h0;
      field { name= "int_inf1_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable INF AID=1";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[6:6]";} INT_INF1_ALARM_DIS[6:6] = 1'h0 ;
      field { name= "int_inf0_synd_dis"; fieldwidth = 1; desc = "int inf syndrome disable. INF AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[5:5]";} INT_INF0_SYND_DIS[5:5] = 1'h0;
      field { name= "int_inf0_alarm_dis"; fieldwidth = 1; desc = "int inf alarm disable. INF AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[4:4]";} INT_INF0_ALARM_DIS[4:4] = 1'h0 ;
      field { name= "int_unc0_synd_dis"; fieldwidth = 1; desc = "int unc syndrome disable. UNC MBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[3:3]";} INT_UNC_SYND_DIS[3:3] = 1'h0;
      field { name= "int_unc0_alarm_dis"; fieldwidth = 1; desc = "int unc alarm disable UNC MBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[2:2]";} INT_UNCR_ALARM_DIS[2:2] = 1'h0;
      field { name= "int_cor0_synd_dis"; fieldwidth = 1; desc = "int cor syndrome disable. COR SBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[1:1]";} INT_COR_SYND_DIS[1:1] = 1'h0;
      field { name= "int_cor0_alarm_dis"; fieldwidth = 1; desc = "int cor alarm disable. COR SBE AID=0";  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_qed_csr_control.internal_f[0:0]";} INT_COR_ALARM_DIS[0:0] = 1'h0;
};
reg cfg_patch_control_r {
      donttest = true;
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="SURVIVE_REG_NA_1";
      name="Cfg Patch Control";
      desc="Non-default settings may cause UNDEFINED behavior.Common Control register with Patch config access";
      HandCoded=true;
      regwidth=32;
      field { name = "delay_clockoff"; desc = "specify the number of idle clocks required to turn off clocks"; fieldwidth = 8;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[7:0]";} DELAY_CLOCKOFF[7:0] = 8'h40;
      field { name = "delay_clkoff_bypass"; desc = "specify the number of clocks required to stay in clk_off bypass state, max supported value is 63 clocks"; fieldwidth = 6;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[13:8]";} DELAY_CLKOFF_BYPASS[13:8] = 6'h7;
      field { name = "Rsvz1";    desc = "rsvz1"; fieldwidth = 2;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[15:14]";} RSVZ1[15:14] = 2'h0;
      field { name = "Rsvz0";    desc = "rsvz0"; fieldwidth = 15;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[30:16]";} RSVZ0[30:16] = 15'h0;
      field { name = "disable_clockoff"; desc = "set this bit to disable turning off the clock for the partitiion"; fieldwidth = 1;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RW"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_patch_control.internal_f[31:31]";} DISABLE_CLOCKOFF[31:31] = 1'h0;
};
reg cfg_qed7_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed7 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0; 
};
reg cfg_qed7_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed7 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0; 
};
reg cfg_qed7_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed7 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0; 
};
reg cfg_qed7_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed7 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0; 
};
reg cfg_qed6_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed6 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed6_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed6 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed6_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed6 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed6_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed6 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed5_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed5 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed5_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed5 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed5_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed5 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed5_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed5 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed4_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed4 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed4_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed4 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed4_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed4 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed4_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed4 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed3_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed3 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed3_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed3 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed3_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed3 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed3_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed3 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed2_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed2 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed2_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed2 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed2_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed2 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed2_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed2 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed1_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed1 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed1_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed1 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed1_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed1 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed1_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed1 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed0_wrd0_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed0 Wrd0";
      desc="read enqueued HCW [31:0]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [31:0]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed0_wrd1_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed0 Wrd1";
      desc="read enqueued HCW [63:32]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [63:32]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed0_wrd2_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed0 Wrd2";
      desc="read enqueued HCW [95:64]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [95:64]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_qed0_wrd3_r {
      IntelRsvd=true;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      HqmIsFeatureReg=true;
      shared;
      HqmClassification="DEBUG_RUNTIMEARCHSTATE_MEM_NA_2048";
      name="Cfg Qed0 Wrd3";
      desc="read enqueued HCW [122:96]";
      HandCoded=true;
      regwidth=32;
      field { name = "Data"; desc = "read enqueued HCW [122:96]"; fieldwidth = 32;  IntelRsvd=true; PowerWell="vcccfn_gated"; AccessType = "RO/V"; } DATA[31:0] = 32'h0;
};
reg cfg_2rdy1iss_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 2rdy1iss H";
      desc="count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, upper 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, upper 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[63:32]";} COUNT[31:0] = 32'h0; 
};
reg cfg_2rdy1iss_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 2rdy1iss L";
      desc="count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, lower 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, lower 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy1iss.count[31:0]";} COUNT[31:0] = 32'h0; 
};
reg cfg_3rdy1iss_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 3rdy1iss L";
      desc="count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, lower 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, lower 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[31:0]";} COUNT[31:0] = 32'h0; 
};
reg cfg_3rdy2iss_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 3rdy2iss H";
      desc="count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, upper 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, upper 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[63:32]";} COUNT[31:0] = 32'h0; 
};
reg cfg_3rdy2iss_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 3rdy2iss L";
      desc="count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, lower 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, lower 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy2iss.count[31:0]";} COUNT[31:0] = 32'h0; 
};
reg cfg_2rdy2iss_l_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 2rdy2iss L";
      desc="count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, lower 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, lower 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[31:0]";} COUNT[31:0] = 32'h0; 
};
reg cfg_2rdy2iss_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 2rdy2iss H";
      desc="count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, upper 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 2 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 2 issued, upper 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_2rdy2iss.count[63:32]";} COUNT[31:0] = 32'h0; 
};
reg cfg_3rdy1iss_h_r {
      IntelRsvd=false;
      Security_PolicyGroup = <%=$Security_Props{'HQM_OS_W'}%>;
      Security_ReadAccess_Str = <%=$Security_Props{'HQM_OS_W_RAC_AGENTS'}%>;
      Security_WriteAccess_Str = <%=$Security_Props{'HQM_OS_W_WAC_AGENTS'}%>;
      shared;
      HqmClassification="STATISTICS_REG_NA_1";
      name="Cfg 3rdy1iss H";
      desc="count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, upper 32b counter value";
      HandCoded=true;
      regwidth=32;
      field { name = "Count"; desc = "count when 3 reqeustors ( ENQ, DIR_SCH, LDBD_SCH ) ready and 1 issued, upper 32b counter value"; fieldwidth = 32;  IntelRsvd=false; PowerWell="vcccfn_gated"; AccessType = "RO/V"; ValRTLSignal = "%HQMID%.i_hqm_qed_pipe_core.i_hqm_qed_pipe_register_pfcsr.i_hqm_qed_target_cfg_3rdy1iss.count[63:32]";} COUNT[31:0] = 32'h0; 
};
