read_verilog test.v

prep -top test
hierarchy -check
proc
write_ilang test_rtlil.txt
