INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_uartlite_0_0/sim/mb_block_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_v10_0/sim/mb_block_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_0/sim/mb_block_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/sim/mb_block_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/sim/mb_block_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/sim/mb_block_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_axi_intc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_mdm_1_0/sim/mb_block_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/sim/mb_block_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_3_0/sim/mb_block_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_3_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_3_1/sim/mb_block_axi_gpio_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_3_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_3_2/sim/mb_block_axi_gpio_3_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_3_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_timer_0_0/sim/mb_block_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_timer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/sim/mb_block_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_quad_spi_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/xilinx/final_project/lab6.ip_user_files/bd/mb_block/ip/mb_block_ilmb_v10_0/sim/mb_block_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_v10_0'
