$date
	Thu Sep 22 10:26:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module Q $end
$var wire 4 # g [3:0] $end
$var reg 4 $ b [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 %
b1100 $
b1010 #
b1010 "
b1100 !
$end
#20
b1011 !
b1011 $
b11111111111111111111111111111111 %
b1110 "
b1110 #
#40
b11111111111111111111111111111111 %
b100 !
b100 $
b110 "
b110 #
#60
