Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Aug 14 21:42:11 2024
| Host         : DESKTOP-TENJFGE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audiocontrol_timing_summary_routed.rpt -pb audiocontrol_timing_summary_routed.pb -rpx audiocontrol_timing_summary_routed.rpx -warn_on_violation
| Design       : audiocontrol
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.142        0.000                      0                  407        0.119        0.000                      0                  407        4.020        0.000                       0                   379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.142        0.000                      0                  407        0.119        0.000                      0                  407        4.020        0.000                       0                   379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 6.529ns (74.569%)  route 2.227ns (25.431%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  filter3/y_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    filter3/y_reg[24]_i_1__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.305 r  filter3/y_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.305    filter3/y_reg[28]_i_1__0_n_6
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.426    14.193    filter3/CLK
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[29]/C
                         clock pessimism              0.228    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    14.448    filter3/y_reg[29]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 6.508ns (74.508%)  route 2.227ns (25.492%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  filter3/y_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    filter3/y_reg[24]_i_1__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.284 r  filter3/y_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.284    filter3/y_reg[28]_i_1__0_n_4
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.426    14.193    filter3/CLK
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[31]/C
                         clock pessimism              0.228    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    14.448    filter3/y_reg[31]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 6.434ns (74.290%)  route 2.227ns (25.710%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  filter3/y_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    filter3/y_reg[24]_i_1__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.210 r  filter3/y_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.210    filter3/y_reg[28]_i_1__0_n_5
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.426    14.193    filter3/CLK
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[30]/C
                         clock pessimism              0.228    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    14.448    filter3/y_reg[30]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 6.418ns (74.242%)  route 2.227ns (25.758%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  filter3/y_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.971    filter3/y_reg[24]_i_1__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.194 r  filter3/y_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.194    filter3/y_reg[28]_i_1__0_n_7
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.426    14.193    filter3/CLK
    SLICE_X9Y77          FDRE                                         r  filter3/y_reg[28]/C
                         clock pessimism              0.228    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.062    14.448    filter3/y_reg[28]
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                         -13.194    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 6.415ns (74.233%)  route 2.227ns (25.766%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.191 r  filter3/y_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.191    filter3/y_reg[24]_i_1__0_n_6
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.425    14.192    filter3/CLK
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[25]/C
                         clock pessimism              0.228    14.420    
                         clock uncertainty           -0.035    14.385    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.062    14.447    filter3/y_reg[25]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 6.394ns (74.171%)  route 2.227ns (25.829%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.170 r  filter3/y_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.170    filter3/y_reg[24]_i_1__0_n_4
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.425    14.192    filter3/CLK
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[27]/C
                         clock pessimism              0.228    14.420    
                         clock uncertainty           -0.035    14.385    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.062    14.447    filter3/y_reg[27]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.170    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.547ns  (logic 6.320ns (73.947%)  route 2.227ns (26.053%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.096 r  filter3/y_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.096    filter3/y_reg[24]_i_1__0_n_5
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.425    14.192    filter3/CLK
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[26]/C
                         clock pessimism              0.228    14.420    
                         clock uncertainty           -0.035    14.385    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.062    14.447    filter3/y_reg[26]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 6.304ns (73.898%)  route 2.227ns (26.102%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[21])
                                                      1.416    10.846 r  filter3/y2/P[21]
                         net (fo=2, routed)           1.355    12.201    filter3/y2_n_84
    SLICE_X9Y75          LUT2 (Prop_lut2_I0_O)        0.124    12.325 r  filter3/y[20]_i_5__0/O
                         net (fo=1, routed)           0.000    12.325    filter3/y[20]_i_5__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.857 r  filter3/y_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.857    filter3/y_reg[20]_i_1__0_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.080 r  filter3/y_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.080    filter3/y_reg[24]_i_1__0_n_7
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.425    14.192    filter3/CLK
    SLICE_X9Y76          FDRE                                         r  filter3/y_reg[24]/C
                         clock pessimism              0.228    14.420    
                         clock uncertainty           -0.035    14.385    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)        0.062    14.447    filter3/y_reg[24]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 6.871ns (80.854%)  route 1.627ns (19.146%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[1])
                                                      1.416    10.846 r  filter3/y2/P[1]
                         net (fo=2, routed)           0.746    11.592    filter3/y2_n_104
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124    11.716 r  filter3/y[0]_i_5__0/O
                         net (fo=1, routed)           0.000    11.716    filter3/y[0]_i_5__0_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.248 r  filter3/y_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    filter3/y_reg[0]_i_1__0_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  filter3/y_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.362    filter3/y_reg[4]_i_1__0_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  filter3/y_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.476    filter3/y_reg[8]_i_1__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  filter3/y_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.590    filter3/y_reg[12]_i_1__0_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  filter3/y_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.713    filter3/y_reg[16]_i_1__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.047 r  filter3/y_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.047    filter3/y_reg[20]_i_1__0_n_6
    SLICE_X9Y75          FDRE                                         r  filter3/y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.423    14.190    filter3/CLK
    SLICE_X9Y75          FDRE                                         r  filter3/y_reg[21]/C
                         clock pessimism              0.228    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.062    14.445    filter3/y_reg[21]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 filter3/y5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/y_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 6.850ns (80.806%)  route 1.627ns (19.194%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.633     4.549    filter3/CLK
    DSP48_X0Y28          DSP48E1                                      r  filter3/y5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      4.009     8.558 r  filter3/y5/P[23]
                         net (fo=16, routed)          0.872     9.430    filter3/y5_n_82
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_CARRYIN_P[1])
                                                      1.416    10.846 r  filter3/y2/P[1]
                         net (fo=2, routed)           0.746    11.592    filter3/y2_n_104
    SLICE_X9Y70          LUT2 (Prop_lut2_I0_O)        0.124    11.716 r  filter3/y[0]_i_5__0/O
                         net (fo=1, routed)           0.000    11.716    filter3/y[0]_i_5__0_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.248 r  filter3/y_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.248    filter3/y_reg[0]_i_1__0_n_0
    SLICE_X9Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  filter3/y_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.362    filter3/y_reg[4]_i_1__0_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  filter3/y_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.476    filter3/y_reg[8]_i_1__0_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  filter3/y_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.590    filter3/y_reg[12]_i_1__0_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.704 r  filter3/y_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.713    filter3/y_reg[16]_i_1__0_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.026 r  filter3/y_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.026    filter3/y_reg[20]_i_1__0_n_4
    SLICE_X9Y75          FDRE                                         r  filter3/y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.423    14.190    filter3/CLK
    SLICE_X9Y75          FDRE                                         r  filter3/y_reg[23]/C
                         clock pessimism              0.228    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.062    14.445    filter3/y_reg[23]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 filter0/x_reg[49][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/x_reg[50][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.557     1.533    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[49][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  filter0/x_reg[49][9]/Q
                         net (fo=1, routed)           0.056     1.730    filter0/x_reg_n_0_[49][9]
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.824     1.888    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][9]/C
                         clock pessimism             -0.355     1.533    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.078     1.611    filter0/x_reg[50][9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 filter0/x_reg[49][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/x_reg[50][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.557     1.533    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  filter0/x_reg[49][5]/Q
                         net (fo=1, routed)           0.056     1.730    filter0/x_reg_n_0_[49][5]
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.824     1.888    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][5]/C
                         clock pessimism             -0.355     1.533    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.076     1.609    filter0/x_reg[50][5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 filter0/x_reg[49][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/x_reg[50][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.557     1.533    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[49][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  filter0/x_reg[49][10]/Q
                         net (fo=1, routed)           0.056     1.730    filter0/x_reg_n_0_[49][10]
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.824     1.888    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][10]/C
                         clock pessimism             -0.355     1.533    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.075     1.608    filter0/x_reg[50][10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 filter0/x_reg[49][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter0/x_reg[50][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.557     1.533    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  filter0/x_reg[49][1]/Q
                         net (fo=1, routed)           0.056     1.730    filter0/x_reg_n_0_[49][1]
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.824     1.888    filter0/CLK_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  filter0/x_reg[50][1]/C
                         clock pessimism             -0.355     1.533    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.071     1.604    filter0/x_reg[50][1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 filter2/y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter2/audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.551     1.527    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  filter2/y_reg[23]/Q
                         net (fo=2, routed)           0.067     1.735    filter2/D[7]
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.817     1.881    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[7]/C
                         clock pessimism             -0.354     1.527    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.078     1.605    filter2/audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 filter2/y_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter2/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.551     1.527    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  filter2/y_reg[22]/Q
                         net (fo=2, routed)           0.067     1.735    filter2/D[6]
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.817     1.881    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[6]/C
                         clock pessimism             -0.354     1.527    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.076     1.603    filter2/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 filter2/y_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter2/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.551     1.527    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  filter2/y_reg[21]/Q
                         net (fo=2, routed)           0.067     1.735    filter2/D[5]
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.817     1.881    filter2/CLK
    SLICE_X11Y75         FDRE                                         r  filter2/audio_out_reg[5]/C
                         clock pessimism             -0.354     1.527    
    SLICE_X11Y75         FDRE (Hold_fdre_C_D)         0.071     1.598    filter2/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 FSM_sequential_treble_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_treble_present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.556     1.532    CLK_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  FSM_sequential_treble_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  FSM_sequential_treble_next_state_reg[0]/Q
                         net (fo=2, routed)           0.098     1.772    treble_next_state[0]
    SLICE_X8Y69          FDCE                                         r  FSM_sequential_treble_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.823     1.887    CLK_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  FSM_sequential_treble_present_state_reg[0]/C
                         clock pessimism             -0.342     1.545    
    SLICE_X8Y69          FDCE (Hold_fdce_C_D)         0.085     1.630    FSM_sequential_treble_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 filter3/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bass_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.578     1.554    filter3/CLK
    SLICE_X5Y74          FDRE                                         r  filter3/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.695 r  filter3/audio_out_reg[3]/Q
                         net (fo=3, routed)           0.070     1.765    filter4/bass_signal_reg[15][3]
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  filter4/bass_signal[3]_i_1/O
                         net (fo=3, routed)           0.000     1.810    bass_signal[3]
    SLICE_X4Y74          FDRE                                         r  bass_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.845     1.909    CLK_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  bass_signal_reg[3]/C
                         clock pessimism             -0.342     1.567    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.092     1.659    bass_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 filter1/y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter1/audio_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.551     1.527    filter1/CLK
    SLICE_X15Y74         FDRE                                         r  filter1/y_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  filter1/y_reg[16]/Q
                         net (fo=2, routed)           0.110     1.779    filter1/D[0]
    SLICE_X13Y73         FDRE                                         r  filter1/audio_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.818     1.882    filter1/CLK
    SLICE_X13Y73         FDRE                                         r  filter1/audio_out_reg[0]/C
                         clock pessimism             -0.341     1.541    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.075     1.616    filter1/audio_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      xadcinst/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y28    filter3/y5/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y73    FSM_sequential_bass_next_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y73    FSM_sequential_bass_next_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73    FSM_sequential_bass_present_state_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73    FSM_sequential_bass_present_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y69    FSM_sequential_treble_next_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y69    FSM_sequential_treble_next_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y69    FSM_sequential_treble_present_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y74   filter0/x_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y74   filter0/x_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y69   filter0/x_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y69   filter0/x_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y75   filter0/x_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y75   filter0/x_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y74   filter0/x_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y74   filter0/x_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y69   filter0/x_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y69   filter0/x_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y75   filter0/x_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y75   filter0/x_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y75   filter0/x_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.152ns  (logic 3.964ns (48.623%)  route 4.188ns (51.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  output_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[1]/Q
                         net (fo=1, routed)           4.188     9.164    output_signal_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.508    12.672 r  output_signal_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.672    output_signal[1]
    T11                                                               r  output_signal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 3.966ns (48.895%)  route 4.145ns (51.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  output_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[6]/Q
                         net (fo=1, routed)           4.145     9.121    output_signal_OBUF[6]
    U12                  OBUF (Prop_obuf_I_O)         3.510    12.630 r  output_signal_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.630    output_signal[6]
    U12                                                               r  output_signal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.106ns  (logic 3.961ns (48.868%)  route 4.145ns (51.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  output_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[2]/Q
                         net (fo=1, routed)           4.145     9.121    output_signal_OBUF[2]
    R11                  OBUF (Prop_obuf_I_O)         3.505    12.626 r  output_signal_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.626    output_signal[2]
    R11                                                               r  output_signal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 3.962ns (48.891%)  route 4.142ns (51.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  output_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[7]/Q
                         net (fo=1, routed)           4.142     9.118    output_signal_OBUF[7]
    V15                  OBUF (Prop_obuf_I_O)         3.506    12.624 r  output_signal_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.624    output_signal[7]
    V15                                                               r  output_signal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 3.962ns (48.912%)  route 4.139ns (51.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.605     4.522    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  output_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.456     4.978 r  output_signal_reg[8]/Q
                         net (fo=1, routed)           4.139     9.116    output_signal_OBUF[8]
    V14                  OBUF (Prop_obuf_I_O)         3.506    12.623 r  output_signal_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.623    output_signal[8]
    V14                                                               r  output_signal[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 3.949ns (48.815%)  route 4.141ns (51.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  output_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[3]/Q
                         net (fo=1, routed)           4.141     9.116    output_signal_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.493    12.609 r  output_signal_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.609    output_signal[3]
    T13                                                               r  output_signal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 3.962ns (49.552%)  route 4.034ns (50.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.603     4.520    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  output_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456     4.976 r  output_signal_reg[5]/Q
                         net (fo=1, routed)           4.034     9.010    output_signal_OBUF[5]
    V13                  OBUF (Prop_obuf_I_O)         3.506    12.516 r  output_signal_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.516    output_signal[5]
    V13                                                               r  output_signal[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.934ns  (logic 3.965ns (49.978%)  route 3.969ns (50.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.606     4.523    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.979 r  output_signal_reg[14]/Q
                         net (fo=1, routed)           3.969     8.948    output_signal_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         3.509    12.457 r  output_signal_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.457    output_signal[14]
    V16                                                               r  output_signal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 3.966ns (50.005%)  route 3.965ns (49.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.606     4.523    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456     4.979 r  output_signal_reg[15]/Q
                         net (fo=1, routed)           3.965     8.944    output_signal_OBUF[15]
    U15                  OBUF (Prop_obuf_I_O)         3.510    12.454 r  output_signal_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.454    output_signal[15]
    U15                                                               r  output_signal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 3.957ns (49.928%)  route 3.969ns (50.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.605     4.522    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  output_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.456     4.978 r  output_signal_reg[10]/Q
                         net (fo=1, routed)           3.969     8.947    output_signal_OBUF[10]
    P13                  OBUF (Prop_obuf_I_O)         3.501    12.448 r  output_signal_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.448    output_signal[10]
    P13                                                               r  output_signal[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.343ns (57.350%)  route 0.999ns (42.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.578     1.554    CLK_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  output_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.695 r  output_signal_reg[0]/Q
                         net (fo=1, routed)           0.999     2.694    output_signal_OBUF[0]
    U11                  OBUF (Prop_obuf_I_O)         1.202     3.896 r  output_signal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.896    output_signal[0]
    U11                                                               r  output_signal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.350ns (53.493%)  route 1.174ns (46.507%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.581     1.557    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  output_signal_reg[13]/Q
                         net (fo=1, routed)           1.174     2.872    output_signal_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         1.209     4.082 r  output_signal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.082    output_signal[13]
    U17                                                               r  output_signal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.334ns (51.545%)  route 1.254ns (48.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.578     1.554    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  output_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.695 r  output_signal_reg[4]/Q
                         net (fo=1, routed)           1.254     2.949    output_signal_OBUF[4]
    T12                  OBUF (Prop_obuf_I_O)         1.193     4.142 r  output_signal_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.142    output_signal[4]
    T12                                                               r  output_signal[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.351ns (50.993%)  route 1.299ns (49.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.579     1.555    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  output_signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.696 r  output_signal_reg[11]/Q
                         net (fo=1, routed)           1.299     2.995    output_signal_OBUF[11]
    U16                  OBUF (Prop_obuf_I_O)         1.210     4.205 r  output_signal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.205    output_signal[11]
    U16                                                               r  output_signal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.339ns (50.385%)  route 1.319ns (49.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.579     1.555    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  output_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.696 r  output_signal_reg[9]/Q
                         net (fo=1, routed)           1.319     3.015    output_signal_OBUF[9]
    R13                  OBUF (Prop_obuf_I_O)         1.198     4.214 r  output_signal_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.214    output_signal[9]
    R13                                                               r  output_signal[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.349ns (50.615%)  route 1.316ns (49.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.581     1.557    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  output_signal_reg[12]/Q
                         net (fo=1, routed)           1.316     3.015    output_signal_OBUF[12]
    U18                  OBUF (Prop_obuf_I_O)         1.208     4.223 r  output_signal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.223    output_signal[12]
    U18                                                               r  output_signal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.352ns (50.465%)  route 1.327ns (49.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.581     1.557    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  output_signal_reg[15]/Q
                         net (fo=1, routed)           1.327     3.025    output_signal_OBUF[15]
    U15                  OBUF (Prop_obuf_I_O)         1.211     4.236 r  output_signal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.236    output_signal[15]
    U15                                                               r  output_signal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.344ns (50.090%)  route 1.339ns (49.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.579     1.555    CLK_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  output_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.696 r  output_signal_reg[10]/Q
                         net (fo=1, routed)           1.339     3.035    output_signal_OBUF[10]
    P13                  OBUF (Prop_obuf_I_O)         1.203     4.238 r  output_signal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.238    output_signal[10]
    P13                                                               r  output_signal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.351ns (50.235%)  route 1.339ns (49.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.581     1.557    CLK_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  output_signal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  output_signal_reg[14]/Q
                         net (fo=1, routed)           1.339     3.037    output_signal_OBUF[14]
    V16                  OBUF (Prop_obuf_I_O)         1.210     4.247 r  output_signal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.247    output_signal[14]
    V16                                                               r  output_signal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_signal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.348ns (49.587%)  route 1.371ns (50.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.578     1.554    CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  output_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.695 r  output_signal_reg[5]/Q
                         net (fo=1, routed)           1.371     3.066    output_signal_OBUF[5]
    V13                  OBUF (Prop_obuf_I_O)         1.207     4.273 r  output_signal_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.273    output_signal[5]
    V13                                                               r  output_signal[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            FSM_sequential_treble_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 0.969ns (23.223%)  route 3.204ns (76.777%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    M5                   IBUF (Prop_ibuf_I_O)         0.845     0.845 r  switch4_IBUF_inst/O
                         net (fo=2, routed)           3.204     4.049    switch4_IBUF
    SLICE_X9Y69          LUT5 (Prop_lut5_I2_O)        0.124     4.173 r  FSM_sequential_treble_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.173    FSM_sequential_treble_next_state[0]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  FSM_sequential_treble_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.429     4.196    CLK_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  FSM_sequential_treble_next_state_reg[0]/C

Slack:                    inf
  Source:                 switch4
                            (input port)
  Destination:            FSM_sequential_treble_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.969ns (23.240%)  route 3.201ns (76.760%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  switch4 (IN)
                         net (fo=0)                   0.000     0.000    switch4
    M5                   IBUF (Prop_ibuf_I_O)         0.845     0.845 r  switch4_IBUF_inst/O
                         net (fo=2, routed)           3.201     4.046    switch4_IBUF
    SLICE_X9Y69          LUT5 (Prop_lut5_I2_O)        0.124     4.170 r  FSM_sequential_treble_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.170    FSM_sequential_treble_next_state[1]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  FSM_sequential_treble_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.429     4.196    CLK_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  FSM_sequential_treble_next_state_reg[1]/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            FSM_sequential_bass_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.729ns  (logic 1.588ns (42.577%)  route 2.141ns (57.423%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch3_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.605    switch3_IBUF
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124     3.729 r  FSM_sequential_bass_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    FSM_sequential_bass_next_state[1]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  FSM_sequential_bass_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.492     4.259    CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  FSM_sequential_bass_next_state_reg[1]/C

Slack:                    inf
  Source:                 switch3
                            (input port)
  Destination:            FSM_sequential_bass_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.551ns  (logic 1.588ns (44.718%)  route 1.963ns (55.282%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  switch3 (IN)
                         net (fo=0)                   0.000     0.000    switch3
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch3_IBUF_inst/O
                         net (fo=2, routed)           1.963     3.427    switch3_IBUF
    SLICE_X4Y73          LUT5 (Prop_lut5_I2_O)        0.124     3.551 r  FSM_sequential_bass_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.551    FSM_sequential_bass_next_state[0]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  FSM_sequential_bass_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.492     4.259    CLK_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  FSM_sequential_bass_next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_treble_present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.201ns  (logic 1.466ns (45.787%)  route 1.735ns (54.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.735     3.201    reset_IBUF
    SLICE_X8Y69          FDCE                                         f  FSM_sequential_treble_present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.429     4.196    CLK_IBUF_BUFG
    SLICE_X8Y69          FDCE                                         r  FSM_sequential_treble_present_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_treble_present_state_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.201ns  (logic 1.466ns (45.787%)  route 1.735ns (54.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.735     3.201    reset_IBUF
    SLICE_X8Y69          FDPE                                         f  FSM_sequential_treble_present_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.429     4.196    CLK_IBUF_BUFG
    SLICE_X8Y69          FDPE                                         r  FSM_sequential_treble_present_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_bass_present_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 1.466ns (50.542%)  route 1.434ns (49.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.434     2.900    reset_IBUF
    SLICE_X5Y73          FDCE                                         f  FSM_sequential_bass_present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.492     4.259    CLK_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  FSM_sequential_bass_present_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_bass_present_state_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.900ns  (logic 1.466ns (50.542%)  route 1.434ns (49.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.434     2.900    reset_IBUF
    SLICE_X5Y73          FDPE                                         f  FSM_sequential_bass_present_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.492     4.259    CLK_IBUF_BUFG
    SLICE_X5Y73          FDPE                                         r  FSM_sequential_bass_present_state_reg[1]/C

Slack:                    inf
  Source:                 filter3/y5/ACOUT[0]
                            (internal pin)
  Destination:            filter3/y2/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_53
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.515     4.282    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[10]
                            (internal pin)
  Destination:            filter3/y2/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_43
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.515     4.282    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter3/y5/ACOUT[0]
                            (internal pin)
  Destination:            filter3/y2/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_53
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[10]
                            (internal pin)
  Destination:            filter3/y2/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_43
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[11]
                            (internal pin)
  Destination:            filter3/y2/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_42
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[12]
                            (internal pin)
  Destination:            filter3/y2/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_41
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[13]
                            (internal pin)
  Destination:            filter3/y2/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_40
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[14]
                            (internal pin)
  Destination:            filter3/y2/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_39
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[15]
                            (internal pin)
  Destination:            filter3/y2/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_38
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[16]
                            (internal pin)
  Destination:            filter3/y2/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_37
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[17]
                            (internal pin)
  Destination:            filter3/y2/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_36
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK

Slack:                    inf
  Source:                 filter3/y5/ACOUT[18]
                            (internal pin)
  Destination:            filter3/y2/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1                      0.000     0.000 r  filter3/y5/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    filter3/y5_n_35
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.629     4.545    filter3/CLK
    DSP48_X0Y29          DSP48E1                                      r  filter3/y2/CLK





