{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573643301252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573643301262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 12:08:21 2019 " "Processing started: Wed Nov 13 12:08:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573643301262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643301262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mottaker_sf -c mottaker_sf " "Command: quartus_map --read_settings_files=on --write_settings_files=off mottaker_sf -c mottaker_sf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643301262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573643301722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573643301722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mottaker_sf.vhd 2 1 " "Using design file mottaker_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mottaker_sf-rtl " "Found design unit 1: mottaker_sf-rtl" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573643312573 ""} { "Info" "ISGN_ENTITY_NAME" "1 mottaker_sf " "Found entity 1: mottaker_sf" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573643312573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573643312573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mottaker_sf " "Elaborating entity \"mottaker_sf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573643312573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftreg mottaker_sf.vhd(20) " "Verilog HDL or VHDL warning at mottaker_sf.vhd(20): object \"shiftreg\" assigned a value but never read" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "din mottaker_sf.vhd(21) " "Verilog HDL or VHDL warning at mottaker_sf.vhd(21): object \"din\" assigned a value but never read" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state mottaker_sf.vhd(40) " "VHDL Process Statement warning at mottaker_sf.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16..0\] mottaker_sf.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[16..0\]\" at mottaker_sf.vhd(10)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s_error mottaker_sf.vhd(33) " "Can't infer register for \"state.s_error\" at mottaker_sf.vhd(33) because it does not hold its value outside the clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s_error mottaker_sf.vhd(31) " "Inferred latch for \"state.s_error\" at mottaker_sf.vhd(31)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s_offload mottaker_sf.vhd(33) " "Can't infer register for \"state.s_offload\" at mottaker_sf.vhd(33) because it does not hold its value outside the clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s_offload mottaker_sf.vhd(31) " "Inferred latch for \"state.s_offload\" at mottaker_sf.vhd(31)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s_shift_in mottaker_sf.vhd(33) " "Can't infer register for \"state.s_shift_in\" at mottaker_sf.vhd(33) because it does not hold its value outside the clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s_shift_in mottaker_sf.vhd(31) " "Inferred latch for \"state.s_shift_in\" at mottaker_sf.vhd(31)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s_wait_for_sender mottaker_sf.vhd(33) " "Can't infer register for \"state.s_wait_for_sender\" at mottaker_sf.vhd(33) because it does not hold its value outside the clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s_wait_for_sender mottaker_sf.vhd(31) " "Inferred latch for \"state.s_wait_for_sender\" at mottaker_sf.vhd(31)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.s_idle mottaker_sf.vhd(33) " "Can't infer register for \"state.s_idle\" at mottaker_sf.vhd(33) because it does not hold its value outside the clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.s_idle mottaker_sf.vhd(31) " "Inferred latch for \"state.s_idle\" at mottaker_sf.vhd(31)" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 "|mottaker_sf"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "mottaker_sf.vhd(33) " "HDL error at mottaker_sf.vhd(33): couldn't implement registers for assignments on this clock edge" {  } { { "mottaker_sf.vhd" "" { Text "C:/Dev/school/ele111/lab8/del2/mottaker_sf/mottaker_sf.vhd" 33 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573643312583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573643312739 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 12:08:32 2019 " "Processing ended: Wed Nov 13 12:08:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573643312739 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573643312739 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573643312739 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573643312739 ""}
