INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_divider
INFO: [VRFC 10-311] analyzing module segment_7display
INFO: [VRFC 10-311] analyzing module primary_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_divider
WARNING: [VRFC 10-3609] overwriting previous definition of module 'freq_divider' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:12]
INFO: [VRFC 10-311] analyzing module segment_7display
WARNING: [VRFC 10-3609] overwriting previous definition of module 'segment_7display' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:43]
INFO: [VRFC 10-311] analyzing module primary_project
WARNING: [VRFC 10-3609] overwriting previous definition of module 'primary_project' [C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.srcs/sources_1/new/primary_project.v:133]
INFO: [VRFC 10-311] analyzing module primary_project_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nasar/OneDrive/Documents/FPGA/Clocks and Timings/primary_project/primary_project/primary_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
