
Robot3W-DCMotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080060a8  080060a8  000160a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006138  08006138  00016138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800613c  0800613c  0001613c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08006140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00004de0  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20004df0  20004df0  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000247f1  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004b11  00000000  00000000  00044831  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010675  00000000  00000000  00049342  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001708  00000000  00000000  000599b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001768  00000000  00000000  0005b0c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c484  00000000  00000000  0005c828  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000077ed  00000000  00000000  00068cac  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00070499  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003fdc  00000000  00000000  00070518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006090 	.word	0x08006090

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08006090 	.word	0x08006090

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <Controler_SendFrame>:
/**
  * @brief Funkcja wysy³a dane na port szeregowy
  * @param[in]  None
  * @retval None
  */
void Controler_SendFrame(void){
 8000a04:	b500      	push	{lr}
 8000a06:	b085      	sub	sp, #20
	char data[4+4+2+2];
	*(int*)&data[0]=*(int*)&controler.rpm_a;
 8000a08:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <Controler_SendFrame+0x34>)
 8000a0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000a0e:	9201      	str	r2, [sp, #4]
	*(int*)&data[4]=*(int*)&controler.rpm_b;
 8000a10:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000a14:	9202      	str	r2, [sp, #8]
	*(short*)&data[8]=*(short*)&controler.encoder_a;
 8000a16:	f9b3 2090 	ldrsh.w	r2, [r3, #144]	; 0x90
 8000a1a:	f8ad 200c 	strh.w	r2, [sp, #12]
	*(short*)&data[10]=*(short*)&controler.encoder_b;
 8000a1e:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8000a22:	f8ad 300e 	strh.w	r3, [sp, #14]
	UartCommunication_Send(2,data,12);
 8000a26:	220c      	movs	r2, #12
 8000a28:	a901      	add	r1, sp, #4
 8000a2a:	2002      	movs	r0, #2
 8000a2c:	f000 fae6 	bl	8000ffc <UartCommunication_Send>
}
 8000a30:	b005      	add	sp, #20
 8000a32:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a36:	bf00      	nop
 8000a38:	20004908 	.word	0x20004908

08000a3c <ControlerSpervisorTask>:
void ControlerSpervisorTask(void* ptr){
 8000a3c:	b500      	push	{lr}
 8000a3e:	b083      	sub	sp, #12
		if(xQueueReceive(controler.nweUartFrame,&id,500)){
 8000a40:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000a44:	f10d 0107 	add.w	r1, sp, #7
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <ControlerSpervisorTask+0x28>)
 8000a4a:	6858      	ldr	r0, [r3, #4]
 8000a4c:	f003 fce4 	bl	8004418 <xQueueReceive>
 8000a50:	2800      	cmp	r0, #0
 8000a52:	d0f5      	beq.n	8000a40 <ControlerSpervisorTask+0x4>
			Controler_SendFrame();
 8000a54:	f7ff ffd6 	bl	8000a04 <Controler_SendFrame>
			L6206_enable(1,1);
 8000a58:	2101      	movs	r1, #1
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	f000 fa5a 	bl	8000f14 <L6206_enable>
 8000a60:	e7ee      	b.n	8000a40 <ControlerSpervisorTask+0x4>
 8000a62:	bf00      	nop
 8000a64:	20004908 	.word	0x20004908

08000a68 <Controler_RPMcontrolerExecute>:
/**
  * @brief	Funkcja kontrolera prêdkoœci wykonuje pojedynczy cykl obliczeniowy
  * @param[in]  None
  * @retval None
  */
int Controler_RPMcontrolerExecute(tRpmControler *rc,float rpm_sp,float rpm_cv){
 8000a68:	b5d0      	push	{r4, r6, r7, lr}
 8000a6a:	ed2d 8b04 	vpush	{d8-d9}
 8000a6e:	4604      	mov	r4, r0
 8000a70:	eeb0 8a40 	vmov.f32	s16, s0
 8000a74:	eeb0 9a60 	vmov.f32	s18, s1
	float cv_ff;
	//ograniczam sterowanie
	if(fabs(rpm_sp)>rc->rpm_max){
 8000a78:	eef0 7ac0 	vabs.f32	s15, s0
 8000a7c:	edd0 8a07 	vldr	s17, [r0, #28]
 8000a80:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a88:	dd1d      	ble.n	8000ac6 <Controler_RPMcontrolerExecute+0x5e>
		rpm_sp = rpm_sp/fabs(rpm_sp)*rc->rpm_max;
 8000a8a:	ee17 0a90 	vmov	r0, s15
 8000a8e:	f7ff fd03 	bl	8000498 <__aeabi_f2d>
 8000a92:	4606      	mov	r6, r0
 8000a94:	460f      	mov	r7, r1
 8000a96:	ee18 0a10 	vmov	r0, s16
 8000a9a:	f7ff fcfd 	bl	8000498 <__aeabi_f2d>
 8000a9e:	4632      	mov	r2, r6
 8000aa0:	463b      	mov	r3, r7
 8000aa2:	f7ff fe77 	bl	8000794 <__aeabi_ddiv>
 8000aa6:	4606      	mov	r6, r0
 8000aa8:	460f      	mov	r7, r1
 8000aaa:	ee18 0a90 	vmov	r0, s17
 8000aae:	f7ff fcf3 	bl	8000498 <__aeabi_f2d>
 8000ab2:	4602      	mov	r2, r0
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	4630      	mov	r0, r6
 8000ab8:	4639      	mov	r1, r7
 8000aba:	f7ff fd41 	bl	8000540 <__aeabi_dmul>
 8000abe:	f7ff ff51 	bl	8000964 <__aeabi_d2f>
 8000ac2:	ee08 0a10 	vmov	s16, r0
	}
	//odwrócenie kierunku obrotów
	if(rc->revers){
 8000ac6:	6a23      	ldr	r3, [r4, #32]
 8000ac8:	b11b      	cbz	r3, 8000ad2 <Controler_RPMcontrolerExecute+0x6a>
		rpm_sp=-rpm_sp;
 8000aca:	eeb1 8a48 	vneg.f32	s16, s16
		rpm_cv=-rpm_cv;
 8000ace:	eeb1 9a49 	vneg.f32	s18, s18
	}
	//wyzcznaczam sk³¹dow¹ sterowania od feedforward
	cv_ff = rpm_sp*rc->kff/rc->kv;
 8000ad2:	edd4 7a02 	vldr	s15, [r4, #8]
 8000ad6:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000ada:	ed94 7a04 	vldr	s14, [r4, #16]
 8000ade:	eec7 8a87 	vdiv.f32	s17, s15, s14
	//wyznaczam odchy³kê
	float e = rpm_sp-rpm_cv;
 8000ae2:	ee38 0a49 	vsub.f32	s0, s16, s18
	float cv_pid = (rc->kp*e+Integrator_Execute(&rc->integrator,rc->saturation,e)*rc->ki)/rc->kv;
 8000ae6:	ed94 8a00 	vldr	s16, [r4]
 8000aea:	ee20 8a08 	vmul.f32	s16, s0, s16
 8000aee:	f994 100c 	ldrsb.w	r1, [r4, #12]
 8000af2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8000af6:	f000 fa59 	bl	8000fac <Integrator_Execute>
 8000afa:	edd4 7a01 	vldr	s15, [r4, #4]
 8000afe:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000b02:	ee38 8a00 	vadd.f32	s16, s16, s0
 8000b06:	edd4 7a04 	vldr	s15, [r4, #16]
 8000b0a:	ee88 7a27 	vdiv.f32	s14, s16, s15
	//wyznaczam ca³kowite napiêcie sterowania
	float u = cv_ff+cv_pid;
 8000b0e:	ee38 7a87 	vadd.f32	s14, s17, s14
	//sprawdzam limity napiêcia sterowania
	if(u>rc->u_max){
 8000b12:	edd4 7a06 	vldr	s15, [r4, #24]
 8000b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1e:	dc0b      	bgt.n	8000b38 <Controler_RPMcontrolerExecute+0xd0>
		u=rc->u_max;
		rc->saturation=1;
	}else if(u<-rc->u_max){
 8000b20:	eef1 7a67 	vneg.f32	s15, s15
 8000b24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b2c:	d415      	bmi.n	8000b5a <Controler_RPMcontrolerExecute+0xf2>
		u=-rc->u_max;
		rc->saturation=-1;
	}else{
		rc->saturation=0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60e3      	str	r3, [r4, #12]
	float u = cv_ff+cv_pid;
 8000b32:	eef0 7a47 	vmov.f32	s15, s14
 8000b36:	e001      	b.n	8000b3c <Controler_RPMcontrolerExecute+0xd4>
		rc->saturation=1;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	60e3      	str	r3, [r4, #12]
	}
	//przeliczam na sterownaie PWM w zakresie +-1000
	return 1000*u/rc->u;
 8000b3c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000b64 <Controler_RPMcontrolerExecute+0xfc>
 8000b40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b44:	edd4 6a05 	vldr	s13, [r4, #20]
 8000b48:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8000b4c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8000b50:	ee17 0a90 	vmov	r0, s15
 8000b54:	ecbd 8b04 	vpop	{d8-d9}
 8000b58:	bdd0      	pop	{r4, r6, r7, pc}
		rc->saturation=-1;
 8000b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5e:	60e3      	str	r3, [r4, #12]
 8000b60:	e7ec      	b.n	8000b3c <Controler_RPMcontrolerExecute+0xd4>
 8000b62:	bf00      	nop
 8000b64:	447a0000 	.word	0x447a0000

08000b68 <ControlerTask>:
void ControlerTask(void* ptr){
 8000b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b6c:	ed2d 8b02 	vpush	{d8}
 8000b70:	b083      	sub	sp, #12
	unsigned int encoder=0,enc_a,last_enc_a=0,enc_b,last_enc_b=0;
 8000b72:	2600      	movs	r6, #0
 8000b74:	9601      	str	r6, [sp, #4]
 8000b76:	4635      	mov	r5, r6
 8000b78:	e012      	b.n	8000ba0 <ControlerTask+0x38>
			}else if(dEnc<-(65536/2)){
 8000b7a:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
 8000b7e:	da27      	bge.n	8000bd0 <ControlerTask+0x68>
				dEnc = 65536+dEnc;
 8000b80:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8000b84:	e024      	b.n	8000bd0 <ControlerTask+0x68>
			}else if(dEnc<-(65536/2)){
 8000b86:	f510 4f00 	cmn.w	r0, #32768	; 0x8000
 8000b8a:	da56      	bge.n	8000c3a <ControlerTask+0xd2>
				dEnc = 65536+dEnc;
 8000b8c:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8000b90:	e053      	b.n	8000c3a <ControlerTask+0xd2>
				L6206_setDuty(controler.sp_pwm_a,controler.sp_pwm_b);
 8000b92:	4b57      	ldr	r3, [pc, #348]	; (8000cf0 <ControlerTask+0x188>)
 8000b94:	f9b3 108e 	ldrsh.w	r1, [r3, #142]	; 0x8e
 8000b98:	f9b3 008c 	ldrsh.w	r0, [r3, #140]	; 0x8c
 8000b9c:	f000 f9d8 	bl	8000f50 <L6206_setDuty>
	unsigned int encoder=0,enc_a,last_enc_a=0,enc_b,last_enc_b=0;
 8000ba0:	462c      	mov	r4, r5
 8000ba2:	46b0      	mov	r8, r6
		if(xQueueReceive(controler.motorqueue,&encoder,100)==pdTRUE){
 8000ba4:	2264      	movs	r2, #100	; 0x64
 8000ba6:	a901      	add	r1, sp, #4
 8000ba8:	4b51      	ldr	r3, [pc, #324]	; (8000cf0 <ControlerTask+0x188>)
 8000baa:	6898      	ldr	r0, [r3, #8]
 8000bac:	f003 fc34 	bl	8004418 <xQueueReceive>
 8000bb0:	2801      	cmp	r0, #1
 8000bb2:	d1f7      	bne.n	8000ba4 <ControlerTask+0x3c>
			tim1cnt=encoder&0xFFFF;
 8000bb4:	9f01      	ldr	r7, [sp, #4]
 8000bb6:	b2be      	uxth	r6, r7
 8000bb8:	4b4e      	ldr	r3, [pc, #312]	; (8000cf4 <ControlerTask+0x18c>)
 8000bba:	601e      	str	r6, [r3, #0]
			tim4cnt = (encoder>>16)&0xFFFF;
 8000bbc:	0c3d      	lsrs	r5, r7, #16
 8000bbe:	4b4e      	ldr	r3, [pc, #312]	; (8000cf8 <ControlerTask+0x190>)
 8000bc0:	601d      	str	r5, [r3, #0]
			dEnc = (signed int)((signed int)enc_a-(signed int)last_enc_a);
 8000bc2:	eba6 0008 	sub.w	r0, r6, r8
			if(dEnc>(65536/2)){
 8000bc6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000bca:	ddd6      	ble.n	8000b7a <ControlerTask+0x12>
				dEnc=dEnc-65536;
 8000bcc:	f5a0 3080 	sub.w	r0, r0, #65536	; 0x10000
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000bd0:	ee07 0a90 	vmov	s15, r0
 8000bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bd8:	ee17 0a90 	vmov	r0, s15
 8000bdc:	f7ff fc5c 	bl	8000498 <__aeabi_f2d>
 8000be0:	a33f      	add	r3, pc, #252	; (adr r3, 8000ce0 <ControlerTask+0x178>)
 8000be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000be6:	f7ff fcab 	bl	8000540 <__aeabi_dmul>
 8000bea:	f7ff febb 	bl	8000964 <__aeabi_d2f>
			controler.rpm_a+=(rpm-controler.rpm_a)*0.4;
 8000bee:	f8df a100 	ldr.w	sl, [pc, #256]	; 8000cf0 <ControlerTask+0x188>
 8000bf2:	ed9a 8a21 	vldr	s16, [sl, #132]	; 0x84
 8000bf6:	ee07 0a90 	vmov	s15, r0
 8000bfa:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8000bfe:	ee17 0a90 	vmov	r0, s15
 8000c02:	f7ff fc49 	bl	8000498 <__aeabi_f2d>
 8000c06:	a338      	add	r3, pc, #224	; (adr r3, 8000ce8 <ControlerTask+0x180>)
 8000c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c0c:	f7ff fc98 	bl	8000540 <__aeabi_dmul>
 8000c10:	4680      	mov	r8, r0
 8000c12:	4689      	mov	r9, r1
 8000c14:	ee18 0a10 	vmov	r0, s16
 8000c18:	f7ff fc3e 	bl	8000498 <__aeabi_f2d>
 8000c1c:	4642      	mov	r2, r8
 8000c1e:	464b      	mov	r3, r9
 8000c20:	f7ff fadc 	bl	80001dc <__adddf3>
 8000c24:	f7ff fe9e 	bl	8000964 <__aeabi_d2f>
 8000c28:	4683      	mov	fp, r0
 8000c2a:	f8ca 0084 	str.w	r0, [sl, #132]	; 0x84
			dEnc = (signed int)enc_b-(signed int)last_enc_b;
 8000c2e:	1b28      	subs	r0, r5, r4
			if(dEnc>(65536/2)){
 8000c30:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8000c34:	dda7      	ble.n	8000b86 <ControlerTask+0x1e>
				dEnc=dEnc-65536;
 8000c36:	f5a0 3080 	sub.w	r0, r0, #65536	; 0x10000
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000c3a:	ee07 0a90 	vmov	s15, r0
 8000c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c42:	ee17 0a90 	vmov	r0, s15
 8000c46:	f7ff fc27 	bl	8000498 <__aeabi_f2d>
 8000c4a:	a325      	add	r3, pc, #148	; (adr r3, 8000ce0 <ControlerTask+0x178>)
 8000c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c50:	f7ff fc76 	bl	8000540 <__aeabi_dmul>
 8000c54:	f7ff fe86 	bl	8000964 <__aeabi_d2f>
			controler.rpm_b+=(rpm-controler.rpm_b)*0.4;
 8000c58:	4c25      	ldr	r4, [pc, #148]	; (8000cf0 <ControlerTask+0x188>)
 8000c5a:	ed94 8a22 	vldr	s16, [r4, #136]	; 0x88
 8000c5e:	ee07 0a90 	vmov	s15, r0
 8000c62:	ee77 7ac8 	vsub.f32	s15, s15, s16
 8000c66:	ee17 0a90 	vmov	r0, s15
 8000c6a:	f7ff fc15 	bl	8000498 <__aeabi_f2d>
 8000c6e:	a31e      	add	r3, pc, #120	; (adr r3, 8000ce8 <ControlerTask+0x180>)
 8000c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c74:	f7ff fc64 	bl	8000540 <__aeabi_dmul>
 8000c78:	4680      	mov	r8, r0
 8000c7a:	4689      	mov	r9, r1
 8000c7c:	ee18 0a10 	vmov	r0, s16
 8000c80:	f7ff fc0a 	bl	8000498 <__aeabi_f2d>
 8000c84:	4642      	mov	r2, r8
 8000c86:	464b      	mov	r3, r9
 8000c88:	f7ff faa8 	bl	80001dc <__adddf3>
 8000c8c:	f7ff fe6a 	bl	8000964 <__aeabi_d2f>
 8000c90:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
			controler.encoder_a=enc_a;
 8000c94:	f8a4 7090 	strh.w	r7, [r4, #144]	; 0x90
			controler.encoder_b=enc_b;
 8000c98:	f8a4 5092 	strh.w	r5, [r4, #146]	; 0x92
			if(controler.flags.rpm_pid_ctrl_enable){
 8000c9c:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 8000ca0:	f013 0f01 	tst.w	r3, #1
 8000ca4:	f43f af75 	beq.w	8000b92 <ControlerTask+0x2a>
				controler.sp_pwm_a=Controler_RPMcontrolerExecute(&controler.aPID,controler.sp_rpm_a,controler.rpm_a);
 8000ca8:	ee00 ba90 	vmov	s1, fp
 8000cac:	ed94 0a1f 	vldr	s0, [r4, #124]	; 0x7c
 8000cb0:	f104 000c 	add.w	r0, r4, #12
 8000cb4:	f7ff fed8 	bl	8000a68 <Controler_RPMcontrolerExecute>
 8000cb8:	f8a4 008c 	strh.w	r0, [r4, #140]	; 0x8c
				controler.sp_pwm_b=Controler_RPMcontrolerExecute(&controler.bPID,controler.sp_rpm_b,controler.rpm_b);
 8000cbc:	edd4 0a22 	vldr	s1, [r4, #136]	; 0x88
 8000cc0:	ed94 0a20 	vldr	s0, [r4, #128]	; 0x80
 8000cc4:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8000cc8:	f7ff fece 	bl	8000a68 <Controler_RPMcontrolerExecute>
 8000ccc:	b201      	sxth	r1, r0
 8000cce:	f8a4 108e 	strh.w	r1, [r4, #142]	; 0x8e
				L6206_setDuty(controler.sp_pwm_a,controler.sp_pwm_b);
 8000cd2:	f9b4 008c 	ldrsh.w	r0, [r4, #140]	; 0x8c
 8000cd6:	f000 f93b 	bl	8000f50 <L6206_setDuty>
 8000cda:	e761      	b.n	8000ba0 <ControlerTask+0x38>
 8000cdc:	f3af 8000 	nop.w
 8000ce0:	aa38225b 	.word	0xaa38225b
 8000ce4:	400aaaaa 	.word	0x400aaaaa
 8000ce8:	9999999a 	.word	0x9999999a
 8000cec:	3fd99999 	.word	0x3fd99999
 8000cf0:	20004908 	.word	0x20004908
 8000cf4:	200049a4 	.word	0x200049a4
 8000cf8:	200049a0 	.word	0x200049a0

08000cfc <Controler_RPMcontrolerInit>:
/**
  * @brief Funkcja inicjuje kontroler prêdkoœci
  * @param[in]  None
  * @retval None
  */
int Controler_RPMcontrolerInit(tRpmControler *rc,tPIDCfg *cfg){
 8000cfc:	b538      	push	{r3, r4, r5, lr}
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
	//inicjuje parametry
	Integrator_SetTime(&rc->integrator,cfg->tp);
 8000d02:	ed91 0a07 	vldr	s0, [r1, #28]
 8000d06:	3024      	adds	r0, #36	; 0x24
 8000d08:	f000 f946 	bl	8000f98 <Integrator_SetTime>
	rc->saturation=0;
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	60e0      	str	r0, [r4, #12]
	rc->kff=cfg->kff;
 8000d10:	68ab      	ldr	r3, [r5, #8]
 8000d12:	60a3      	str	r3, [r4, #8]
	rc->ki=cfg->ki;
 8000d14:	686b      	ldr	r3, [r5, #4]
 8000d16:	6063      	str	r3, [r4, #4]
	rc->kp=cfg->kp;
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
	rc->kv=cfg->kv;
 8000d1c:	68eb      	ldr	r3, [r5, #12]
 8000d1e:	6123      	str	r3, [r4, #16]
	rc->revers=cfg->revers;
 8000d20:	69ab      	ldr	r3, [r5, #24]
 8000d22:	6223      	str	r3, [r4, #32]
	rc->rpm_max=cfg->rpm_max;
 8000d24:	6a2b      	ldr	r3, [r5, #32]
 8000d26:	61e3      	str	r3, [r4, #28]
	rc->u=cfg->u;
 8000d28:	692b      	ldr	r3, [r5, #16]
 8000d2a:	6163      	str	r3, [r4, #20]
	rc->u_max=cfg->u_max;
 8000d2c:	696b      	ldr	r3, [r5, #20]
 8000d2e:	61a3      	str	r3, [r4, #24]
	return 0;
}
 8000d30:	bd38      	pop	{r3, r4, r5, pc}
	...

08000d34 <Controler_Init>:
void Controler_Init(void){
 8000d34:	b570      	push	{r4, r5, r6, lr}
 8000d36:	b08c      	sub	sp, #48	; 0x30
	HAL_TIM_Base_Start(&htim1);
 8000d38:	4c31      	ldr	r4, [pc, #196]	; (8000e00 <Controler_Init+0xcc>)
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f001 fe24 	bl	8002988 <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8000d40:	213c      	movs	r1, #60	; 0x3c
 8000d42:	4620      	mov	r0, r4
 8000d44:	f002 f9a8 	bl	8003098 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start(&htim4);
 8000d48:	4c2e      	ldr	r4, [pc, #184]	; (8000e04 <Controler_Init+0xd0>)
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	f001 fe1c 	bl	8002988 <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8000d50:	213c      	movs	r1, #60	; 0x3c
 8000d52:	4620      	mov	r0, r4
 8000d54:	f002 f9a0 	bl	8003098 <HAL_TIM_Encoder_Start>
	controler.motorqueue = xQueueCreate(10,4);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	200a      	movs	r0, #10
 8000d5e:	f003 f9ff 	bl	8004160 <xQueueGenericCreate>
 8000d62:	4c29      	ldr	r4, [pc, #164]	; (8000e08 <Controler_Init+0xd4>)
 8000d64:	60a0      	str	r0, [r4, #8]
	controler.nweUartFrame = xQueueCreate(10,1);
 8000d66:	2200      	movs	r2, #0
 8000d68:	2101      	movs	r1, #1
 8000d6a:	200a      	movs	r0, #10
 8000d6c:	f003 f9f8 	bl	8004160 <xQueueGenericCreate>
 8000d70:	6060      	str	r0, [r4, #4]
	cfg.kff=0.4;
 8000d72:	4b26      	ldr	r3, [pc, #152]	; (8000e0c <Controler_Init+0xd8>)
 8000d74:	9305      	str	r3, [sp, #20]
	cfg.kp=5.;
 8000d76:	4b26      	ldr	r3, [pc, #152]	; (8000e10 <Controler_Init+0xdc>)
 8000d78:	9303      	str	r3, [sp, #12]
	cfg.ki=10.;
 8000d7a:	4b26      	ldr	r3, [pc, #152]	; (8000e14 <Controler_Init+0xe0>)
 8000d7c:	9304      	str	r3, [sp, #16]
	cfg.kv=21.67;//rpm/V
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <Controler_Init+0xe4>)
 8000d80:	9306      	str	r3, [sp, #24]
	cfg.revers=0;
 8000d82:	2500      	movs	r5, #0
 8000d84:	9509      	str	r5, [sp, #36]	; 0x24
	cfg.tp=0.01;
 8000d86:	4b25      	ldr	r3, [pc, #148]	; (8000e1c <Controler_Init+0xe8>)
 8000d88:	930a      	str	r3, [sp, #40]	; 0x28
	cfg.u=7.3;
 8000d8a:	4b25      	ldr	r3, [pc, #148]	; (8000e20 <Controler_Init+0xec>)
 8000d8c:	9307      	str	r3, [sp, #28]
	cfg.u_max=6;
 8000d8e:	4b25      	ldr	r3, [pc, #148]	; (8000e24 <Controler_Init+0xf0>)
 8000d90:	9308      	str	r3, [sp, #32]
	cfg.rpm_max=130;
 8000d92:	4b25      	ldr	r3, [pc, #148]	; (8000e28 <Controler_Init+0xf4>)
 8000d94:	930b      	str	r3, [sp, #44]	; 0x2c
	Controler_RPMcontrolerInit(&controler.aPID,&cfg);
 8000d96:	a903      	add	r1, sp, #12
 8000d98:	f104 000c 	add.w	r0, r4, #12
 8000d9c:	f7ff ffae 	bl	8000cfc <Controler_RPMcontrolerInit>
	cfg.revers=1;
 8000da0:	2601      	movs	r6, #1
 8000da2:	9609      	str	r6, [sp, #36]	; 0x24
	Controler_RPMcontrolerInit(&controler.bPID,&cfg);
 8000da4:	a903      	add	r1, sp, #12
 8000da6:	f104 0044 	add.w	r0, r4, #68	; 0x44
 8000daa:	f7ff ffa7 	bl	8000cfc <Controler_RPMcontrolerInit>
	controler.flags.rpm_pid_ctrl_enable=1;
 8000dae:	f894 3094 	ldrb.w	r3, [r4, #148]	; 0x94
 8000db2:	4333      	orrs	r3, r6
 8000db4:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
	controler.sp_rpm_a=0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	67e3      	str	r3, [r4, #124]	; 0x7c
	controler.sp_rpm_b=0;
 8000dbc:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	controler.sp_pwm_a=0;
 8000dc0:	f8a4 508c 	strh.w	r5, [r4, #140]	; 0x8c
	controler.sp_pwm_b=0;
 8000dc4:	f8a4 508e 	strh.w	r5, [r4, #142]	; 0x8e
	L6206_enable(1,1);
 8000dc8:	4631      	mov	r1, r6
 8000dca:	4630      	mov	r0, r6
 8000dcc:	f000 f8a2 	bl	8000f14 <L6206_enable>
	xTaskCreate(ControlerTask,"controler",500,0,5,0);
 8000dd0:	9501      	str	r5, [sp, #4]
 8000dd2:	2305      	movs	r3, #5
 8000dd4:	9300      	str	r3, [sp, #0]
 8000dd6:	462b      	mov	r3, r5
 8000dd8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000ddc:	4913      	ldr	r1, [pc, #76]	; (8000e2c <Controler_Init+0xf8>)
 8000dde:	4814      	ldr	r0, [pc, #80]	; (8000e30 <Controler_Init+0xfc>)
 8000de0:	f003 fdc5 	bl	800496e <xTaskCreate>
	xTaskCreate(ControlerSpervisorTask,"ctrl_sup",250,0,2,0);
 8000de4:	9501      	str	r5, [sp, #4]
 8000de6:	2302      	movs	r3, #2
 8000de8:	9300      	str	r3, [sp, #0]
 8000dea:	462b      	mov	r3, r5
 8000dec:	22fa      	movs	r2, #250	; 0xfa
 8000dee:	4911      	ldr	r1, [pc, #68]	; (8000e34 <Controler_Init+0x100>)
 8000df0:	4811      	ldr	r0, [pc, #68]	; (8000e38 <Controler_Init+0x104>)
 8000df2:	f003 fdbc 	bl	800496e <xTaskCreate>
	HAL_TIM_Base_Start_IT(&htim7);
 8000df6:	4811      	ldr	r0, [pc, #68]	; (8000e3c <Controler_Init+0x108>)
 8000df8:	f001 fdde 	bl	80029b8 <HAL_TIM_Base_Start_IT>
}
 8000dfc:	b00c      	add	sp, #48	; 0x30
 8000dfe:	bd70      	pop	{r4, r5, r6, pc}
 8000e00:	20004bac 	.word	0x20004bac
 8000e04:	20004b2c 	.word	0x20004b2c
 8000e08:	20004908 	.word	0x20004908
 8000e0c:	3ecccccd 	.word	0x3ecccccd
 8000e10:	40a00000 	.word	0x40a00000
 8000e14:	41200000 	.word	0x41200000
 8000e18:	41ad5c29 	.word	0x41ad5c29
 8000e1c:	3c23d70a 	.word	0x3c23d70a
 8000e20:	40e9999a 	.word	0x40e9999a
 8000e24:	40c00000 	.word	0x40c00000
 8000e28:	43020000 	.word	0x43020000
 8000e2c:	080060c4 	.word	0x080060c4
 8000e30:	08000b69 	.word	0x08000b69
 8000e34:	080060d0 	.word	0x080060d0
 8000e38:	08000a3d 	.word	0x08000a3d
 8000e3c:	20004c6c 	.word	0x20004c6c

08000e40 <TIM7_IRQHandler>:
  * @brief Przerwanie od licznika synchronizuj¹cego
  * @param[in]  None
  * @retval None
  */
void TIM7_IRQHandler(void)
{
 8000e40:	b500      	push	{lr}
 8000e42:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWokenByPost=pdFALSE;
 8000e44:	2300      	movs	r3, #0
 8000e46:	9301      	str	r3, [sp, #4]
	__HAL_TIM_CLEAR_IT(&htim7, TIM_IT_UPDATE);
 8000e48:	4a0f      	ldr	r2, [pc, #60]	; (8000e88 <TIM7_IRQHandler+0x48>)
 8000e4a:	6812      	ldr	r2, [r2, #0]
 8000e4c:	f06f 0101 	mvn.w	r1, #1
 8000e50:	6111      	str	r1, [r2, #16]
	unsigned int encoder = TIM1->CNT | ((unsigned int)TIM4->CNT<<16)&0xFFFF0000;
 8000e52:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <TIM7_IRQHandler+0x4c>)
 8000e54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000e56:	490e      	ldr	r1, [pc, #56]	; (8000e90 <TIM7_IRQHandler+0x50>)
 8000e58:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000e5a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e5e:	9200      	str	r2, [sp, #0]
	xQueueSendFromISR(controler.motorqueue,&encoder,&xHigherPriorityTaskWokenByPost);
 8000e60:	aa01      	add	r2, sp, #4
 8000e62:	4669      	mov	r1, sp
 8000e64:	480b      	ldr	r0, [pc, #44]	; (8000e94 <TIM7_IRQHandler+0x54>)
 8000e66:	6880      	ldr	r0, [r0, #8]
 8000e68:	f003 fa66 	bl	8004338 <xQueueGenericSendFromISR>
	if( xHigherPriorityTaskWokenByPost ){
 8000e6c:	9b01      	ldr	r3, [sp, #4]
 8000e6e:	b13b      	cbz	r3, 8000e80 <TIM7_IRQHandler+0x40>
		taskYIELD();
 8000e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e74:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <TIM7_IRQHandler+0x58>)
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	f3bf 8f4f 	dsb	sy
 8000e7c:	f3bf 8f6f 	isb	sy
	}

}
 8000e80:	b003      	add	sp, #12
 8000e82:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e86:	bf00      	nop
 8000e88:	20004c6c 	.word	0x20004c6c
 8000e8c:	40012c00 	.word	0x40012c00
 8000e90:	40000800 	.word	0x40000800
 8000e94:	20004908 	.word	0x20004908
 8000e98:	e000ed04 	.word	0xe000ed04

08000e9c <L6206_init>:
/**
  * @brief  Funkcja aktywuje niezbêdne peryferia
  * @param[in]  None
  * @retval None
  */
void L6206_init(void){
 8000e9c:	b570      	push	{r4, r5, r6, lr}
	//deaktywuje modu³
	RESET_EN_A();
 8000e9e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ea2:	6953      	ldr	r3, [r2, #20]
 8000ea4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ea8:	6153      	str	r3, [r2, #20]
	RESET_EN_B();
 8000eaa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000eae:	6953      	ldr	r3, [r2, #20]
 8000eb0:	f023 0302 	bic.w	r3, r3, #2
 8000eb4:	6153      	str	r3, [r2, #20]
	//aktywuje liniczki i kana³y
	HAL_TIM_Base_Start(&htim2);
 8000eb6:	4c13      	ldr	r4, [pc, #76]	; (8000f04 <L6206_init+0x68>)
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f001 fd65 	bl	8002988 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim16);
 8000ebe:	4e12      	ldr	r6, [pc, #72]	; (8000f08 <L6206_init+0x6c>)
 8000ec0:	4630      	mov	r0, r6
 8000ec2:	f001 fd61 	bl	8002988 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim17);
 8000ec6:	4d11      	ldr	r5, [pc, #68]	; (8000f0c <L6206_init+0x70>)
 8000ec8:	4628      	mov	r0, r5
 8000eca:	f001 fd5d 	bl	8002988 <HAL_TIM_Base_Start>

	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	f002 f8a3 	bl	800301c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8000ed6:	2104      	movs	r1, #4
 8000ed8:	4620      	mov	r0, r4
 8000eda:	f002 f89f 	bl	800301c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16,TIM_CHANNEL_1);
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	f002 f89b 	bl	800301c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim17,TIM_CHANNEL_1);
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4628      	mov	r0, r5
 8000eea:	f002 f897 	bl	800301c <HAL_TIM_PWM_Start>

	TIMA_CHP_PWM=0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	4a07      	ldr	r2, [pc, #28]	; (8000f10 <L6206_init+0x74>)
 8000ef2:	6353      	str	r3, [r2, #52]	; 0x34
	TIMA_CHN_PWM=0;
 8000ef4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ef8:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHP_PWM=0;
 8000efa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000efe:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHN_PWM=0;
 8000f00:	6393      	str	r3, [r2, #56]	; 0x38
 8000f02:	bd70      	pop	{r4, r5, r6, pc}
 8000f04:	20004bec 	.word	0x20004bec
 8000f08:	20004c2c 	.word	0x20004c2c
 8000f0c:	20004b6c 	.word	0x20004b6c
 8000f10:	40014400 	.word	0x40014400

08000f14 <L6206_enable>:
  * @brief  Funkcja aktywuje lub deaktywuje mostek nie modyfikuj¹c wysterowania PWM
  * @param[in]  None
  * @retval None
  */
void L6206_enable(int ch_A, int ch_B){
	if(ch_B){
 8000f14:	b161      	cbz	r1, 8000f30 <L6206_enable+0x1c>
		SET_EN_B();
 8000f16:	4a0d      	ldr	r2, [pc, #52]	; (8000f4c <L6206_enable+0x38>)
 8000f18:	6953      	ldr	r3, [r2, #20]
 8000f1a:	f043 0302 	orr.w	r3, r3, #2
 8000f1e:	6153      	str	r3, [r2, #20]
	}else{
		RESET_EN_B();
	}
	if(ch_A){
 8000f20:	b960      	cbnz	r0, 8000f3c <L6206_enable+0x28>
		SET_EN_A();
	}else{
		RESET_EN_A();
 8000f22:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f26:	6953      	ldr	r3, [r2, #20]
 8000f28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f2c:	6153      	str	r3, [r2, #20]
 8000f2e:	4770      	bx	lr
		RESET_EN_B();
 8000f30:	4a06      	ldr	r2, [pc, #24]	; (8000f4c <L6206_enable+0x38>)
 8000f32:	6953      	ldr	r3, [r2, #20]
 8000f34:	f023 0302 	bic.w	r3, r3, #2
 8000f38:	6153      	str	r3, [r2, #20]
 8000f3a:	e7f1      	b.n	8000f20 <L6206_enable+0xc>
		SET_EN_A();
 8000f3c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f40:	6953      	ldr	r3, [r2, #20]
 8000f42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f46:	6153      	str	r3, [r2, #20]
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	48000800 	.word	0x48000800

08000f50 <L6206_setDuty>:
  * @brief  Funkcja ustawia wype³enie na kana³ach PWM w zakresie -1000 do 1000
  * @param[in]  None
  * @retval None
  */
void L6206_setDuty(signed int duty_A,signed int duty_B){
	if(duty_A>=0){
 8000f50:	2800      	cmp	r0, #0
 8000f52:	db0d      	blt.n	8000f70 <L6206_setDuty+0x20>
		TIMA_CHP_PWM=duty_A;
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <L6206_setDuty+0x40>)
 8000f56:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHN_PWM=0;
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000f5e:	635a      	str	r2, [r3, #52]	; 0x34
	}else{
		TIMA_CHN_PWM=-duty_A;
		TIMA_CHP_PWM=0;
	}
	if(duty_B>=0){
 8000f60:	2900      	cmp	r1, #0
 8000f62:	db0d      	blt.n	8000f80 <L6206_setDuty+0x30>
		TIMB_CHP_PWM=duty_B;
 8000f64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f68:	6359      	str	r1, [r3, #52]	; 0x34
		TIMB_CHN_PWM=0;
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	639a      	str	r2, [r3, #56]	; 0x38
 8000f6e:	4770      	bx	lr
		TIMA_CHN_PWM=-duty_A;
 8000f70:	4240      	negs	r0, r0
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <L6206_setDuty+0x44>)
 8000f74:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHP_PWM=0;
 8000f76:	2200      	movs	r2, #0
 8000f78:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8000f7c:	635a      	str	r2, [r3, #52]	; 0x34
 8000f7e:	e7ef      	b.n	8000f60 <L6206_setDuty+0x10>
	}else{
		TIMB_CHN_PWM=-duty_B;
 8000f80:	4249      	negs	r1, r1
 8000f82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f86:	6399      	str	r1, [r3, #56]	; 0x38
		TIMB_CHP_PWM=0;
 8000f88:	2200      	movs	r2, #0
 8000f8a:	635a      	str	r2, [r3, #52]	; 0x34
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40014400 	.word	0x40014400
 8000f94:	40014800 	.word	0x40014800

08000f98 <Integrator_SetTime>:
 * wewnetrzny stan urzadzenia
 * \param integrator wskaznik do struktury obiektu calkujacego
 * \param time czas
 */
void Integrator_SetTime(tIntegrator* integrator,float tp){
  integrator->wspA = 2.0f/tp;
 8000f98:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8000f9c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8000fa0:	ed80 0a03 	vstr	s0, [r0, #12]
  integrator->preOutput = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	6043      	str	r3, [r0, #4]
  integrator->x = 0;  
 8000fa8:	6003      	str	r3, [r0, #0]
 8000faa:	4770      	bx	lr

08000fac <Integrator_Execute>:
 * \param feedBack flaga informujaca o sprzezeniu zwrotnym
 * \param in wartosc wejsciowa
 * \return wartosc po obliczeniach
 */
float Integrator_Execute(tIntegrator* integrator, signed char feedBack, float in){
  if(feedBack==1){
 8000fac:	2901      	cmp	r1, #1
 8000fae:	d015      	beq.n	8000fdc <Integrator_Execute+0x30>
    if(in>0){
      return integrator->output;  
    }
  }
  if(feedBack==-1){
 8000fb0:	f1b1 3fff 	cmp.w	r1, #4294967295
 8000fb4:	d01a      	beq.n	8000fec <Integrator_Execute+0x40>
    if(in<0){
      return integrator->output; 
    }
  }
  integrator->output += ((in+integrator->x)/integrator->wspA);
 8000fb6:	ed90 7a00 	vldr	s14, [r0]
 8000fba:	ee30 7a07 	vadd.f32	s14, s0, s14
 8000fbe:	edd0 6a03 	vldr	s13, [r0, #12]
 8000fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc6:	ed90 7a02 	vldr	s14, [r0, #8]
 8000fca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fce:	edc0 7a02 	vstr	s15, [r0, #8]
  integrator->x = in;
 8000fd2:	ed80 0a00 	vstr	s0, [r0]
  return  integrator->output;
}
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	4770      	bx	lr
    if(in>0){
 8000fdc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe4:	dde4      	ble.n	8000fb0 <Integrator_Execute+0x4>
      return integrator->output;  
 8000fe6:	edd0 7a02 	vldr	s15, [r0, #8]
 8000fea:	e7f4      	b.n	8000fd6 <Integrator_Execute+0x2a>
    if(in<0){
 8000fec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	d5df      	bpl.n	8000fb6 <Integrator_Execute+0xa>
      return integrator->output; 
 8000ff6:	edd0 7a02 	vldr	s15, [r0, #8]
 8000ffa:	e7ec      	b.n	8000fd6 <Integrator_Execute+0x2a>

08000ffc <UartCommunication_Send>:
  * @brief Modu³ odpowiedzialny za wysy³anie danych w ramce
  * @param[in]  None
  * @retval None
  */
void UartCommunication_Send(unsigned char id,void*data, int size){
	if(size<(UART_TX_BUFF_SIZE-(2+1+1+1))){
 8000ffc:	2a1a      	cmp	r2, #26
 8000ffe:	dd00      	ble.n	8001002 <UartCommunication_Send+0x6>
 8001000:	4770      	bx	lr
void UartCommunication_Send(unsigned char id,void*data, int size){
 8001002:	b538      	push	{r3, r4, r5, lr}
 8001004:	4615      	mov	r5, r2
		uart.txBuf[0]=0x12;
 8001006:	4c0e      	ldr	r4, [pc, #56]	; (8001040 <UartCommunication_Send+0x44>)
 8001008:	2312      	movs	r3, #18
 800100a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		uart.txBuf[1]=0x34;
 800100e:	2334      	movs	r3, #52	; 0x34
 8001010:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		uart.txBuf[2]=size+1;
 8001014:	1c53      	adds	r3, r2, #1
 8001016:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		uart.txBuf[3]=id;
 800101a:	f884 0047 	strb.w	r0, [r4, #71]	; 0x47
		memcpy(&uart.txBuf[4],data,size);
 800101e:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8001022:	f005 f821 	bl	8006068 <memcpy>
		uart.txBuf[4+size]=0xAA;
 8001026:	1d2b      	adds	r3, r5, #4
 8001028:	4423      	add	r3, r4
 800102a:	22aa      	movs	r2, #170	; 0xaa
 800102c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		HAL_UART_Transmit_IT(&HUART,uart.txBuf,size+5);
 8001030:	1d6a      	adds	r2, r5, #5
 8001032:	b292      	uxth	r2, r2
 8001034:	f104 0144 	add.w	r1, r4, #68	; 0x44
 8001038:	4802      	ldr	r0, [pc, #8]	; (8001044 <UartCommunication_Send+0x48>)
 800103a:	f002 f937 	bl	80032ac <HAL_UART_Transmit_IT>
 800103e:	bd38      	pop	{r3, r4, r5, pc}
 8001040:	200049ac 	.word	0x200049ac
 8001044:	20004cf0 	.word	0x20004cf0

08001048 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104a:	4a07      	ldr	r2, [pc, #28]	; (8001068 <HAL_Init+0x20>)
 800104c:	6813      	ldr	r3, [r2, #0]
 800104e:	f043 0310 	orr.w	r3, r3, #16
 8001052:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001054:	2003      	movs	r0, #3
 8001056:	f000 fb91 	bl	800177c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800105a:	2000      	movs	r0, #0
 800105c:	f004 fbd4 	bl	8005808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001060:	f004 fbb2 	bl	80057c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001064:	2000      	movs	r0, #0
 8001066:	bd08      	pop	{r3, pc}
 8001068:	40022000 	.word	0x40022000

0800106c <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800106c:	4a03      	ldr	r2, [pc, #12]	; (800107c <HAL_IncTick+0x10>)
 800106e:	6811      	ldr	r1, [r2, #0]
 8001070:	4b03      	ldr	r3, [pc, #12]	; (8001080 <HAL_IncTick+0x14>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	440b      	add	r3, r1
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20004a10 	.word	0x20004a10
 8001080:	20000000 	.word	0x20000000

08001084 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001084:	4b01      	ldr	r3, [pc, #4]	; (800108c <HAL_GetTick+0x8>)
 8001086:	6818      	ldr	r0, [r3, #0]
}
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20004a10 	.word	0x20004a10

08001090 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001090:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001092:	6802      	ldr	r2, [r0, #0]
 8001094:	6893      	ldr	r3, [r2, #8]
 8001096:	f003 0303 	and.w	r3, r3, #3
 800109a:	2b01      	cmp	r3, #1
 800109c:	d011      	beq.n	80010c2 <ADC_Disable+0x32>
 800109e:	2300      	movs	r3, #0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d037      	beq.n	8001114 <ADC_Disable+0x84>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80010a4:	6893      	ldr	r3, [r2, #8]
 80010a6:	f003 030d 	and.w	r3, r3, #13
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d011      	beq.n	80010d2 <ADC_Disable+0x42>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	6403      	str	r3, [r0, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6443      	str	r3, [r0, #68]	; 0x44
      
      return HAL_ERROR;
 80010be:	2001      	movs	r0, #1
 80010c0:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 80010c2:	6813      	ldr	r3, [r2, #0]
 80010c4:	f013 0f01 	tst.w	r3, #1
 80010c8:	d101      	bne.n	80010ce <ADC_Disable+0x3e>
 80010ca:	2300      	movs	r3, #0
 80010cc:	e7e8      	b.n	80010a0 <ADC_Disable+0x10>
 80010ce:	2301      	movs	r3, #1
 80010d0:	e7e6      	b.n	80010a0 <ADC_Disable+0x10>
 80010d2:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 80010d4:	6893      	ldr	r3, [r2, #8]
 80010d6:	f043 0302 	orr.w	r3, r3, #2
 80010da:	6093      	str	r3, [r2, #8]
 80010dc:	6803      	ldr	r3, [r0, #0]
 80010de:	2203      	movs	r2, #3
 80010e0:	601a      	str	r2, [r3, #0]
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80010e2:	f7ff ffcf 	bl	8001084 <HAL_GetTick>
 80010e6:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80010e8:	6823      	ldr	r3, [r4, #0]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f013 0f01 	tst.w	r3, #1
 80010f0:	d00e      	beq.n	8001110 <ADC_Disable+0x80>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80010f2:	f7ff ffc7 	bl	8001084 <HAL_GetTick>
 80010f6:	1b40      	subs	r0, r0, r5
 80010f8:	2802      	cmp	r0, #2
 80010fa:	d9f5      	bls.n	80010e8 <ADC_Disable+0x58>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	f043 0310 	orr.w	r3, r3, #16
 8001102:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001104:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001106:	f043 0301 	orr.w	r3, r3, #1
 800110a:	6463      	str	r3, [r4, #68]	; 0x44
        
        return HAL_ERROR;
 800110c:	2001      	movs	r0, #1
 800110e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001110:	2000      	movs	r0, #0
 8001112:	bd38      	pop	{r3, r4, r5, pc}
 8001114:	2000      	movs	r0, #0
}
 8001116:	bd38      	pop	{r3, r4, r5, pc}

08001118 <HAL_ADC_Init>:
{
 8001118:	b570      	push	{r4, r5, r6, lr}
 800111a:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 800111c:	2300      	movs	r3, #0
 800111e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8001120:	2800      	cmp	r0, #0
 8001122:	f000 8135 	beq.w	8001390 <HAL_ADC_Init+0x278>
 8001126:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001128:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800112a:	f013 0f10 	tst.w	r3, #16
 800112e:	d151      	bne.n	80011d4 <HAL_ADC_Init+0xbc>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001130:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001132:	b1ab      	cbz	r3, 8001160 <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001134:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001136:	6823      	ldr	r3, [r4, #0]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800113e:	d003      	beq.n	8001148 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001140:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001142:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001146:	d046      	beq.n	80011d6 <HAL_ADC_Init+0xbe>
      ADC_STATE_CLR_SET(hadc->State,
 8001148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800114a:	f023 0312 	bic.w	r3, r3, #18
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001154:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 800115c:	2001      	movs	r0, #1
 800115e:	e03a      	b.n	80011d6 <HAL_ADC_Init+0xbe>
      ADC_CLEAR_ERRORCODE(hadc);
 8001160:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->InjectionConfig.ChannelCount = 0U;
 8001162:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001164:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->Lock = HAL_UNLOCKED;
 8001166:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 800116a:	f004 f999 	bl	80054a0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800116e:	6823      	ldr	r3, [r4, #0]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001176:	d001      	beq.n	800117c <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001178:	2000      	movs	r0, #0
 800117a:	e7dc      	b.n	8001136 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 800117c:	4620      	mov	r0, r4
 800117e:	f7ff ff87 	bl	8001090 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001182:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001184:	f013 0f10 	tst.w	r3, #16
 8001188:	d1d5      	bne.n	8001136 <HAL_ADC_Init+0x1e>
 800118a:	2800      	cmp	r0, #0
 800118c:	d1d3      	bne.n	8001136 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 800118e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001190:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001194:	f023 0302 	bic.w	r3, r3, #2
 8001198:	f043 0302 	orr.w	r3, r3, #2
 800119c:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800119e:	6822      	ldr	r2, [r4, #0]
 80011a0:	6893      	ldr	r3, [r2, #8]
 80011a2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80011a6:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80011a8:	6822      	ldr	r2, [r4, #0]
 80011aa:	6893      	ldr	r3, [r2, #8]
 80011ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b0:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011b2:	4b78      	ldr	r3, [pc, #480]	; (8001394 <HAL_ADC_Init+0x27c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a78      	ldr	r2, [pc, #480]	; (8001398 <HAL_ADC_Init+0x280>)
 80011b8:	fba2 2303 	umull	r2, r3, r2, r3
 80011bc:	0c9b      	lsrs	r3, r3, #18
 80011be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80011c2:	005a      	lsls	r2, r3, #1
 80011c4:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80011c6:	9b01      	ldr	r3, [sp, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d0b4      	beq.n	8001136 <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 80011cc:	9b01      	ldr	r3, [sp, #4]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	e7f8      	b.n	80011c6 <HAL_ADC_Init+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011d4:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80011d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011d8:	f013 0f10 	tst.w	r3, #16
 80011dc:	f040 80cf 	bne.w	800137e <HAL_ADC_Init+0x266>
 80011e0:	2800      	cmp	r0, #0
 80011e2:	f040 80cc 	bne.w	800137e <HAL_ADC_Init+0x266>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80011e6:	6823      	ldr	r3, [r4, #0]
 80011e8:	6899      	ldr	r1, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 80011ea:	f011 0104 	ands.w	r1, r1, #4
 80011ee:	f040 80c6 	bne.w	800137e <HAL_ADC_Init+0x266>
    ADC_STATE_CLR_SET(hadc->State,
 80011f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80011f4:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 80011f8:	f042 0202 	orr.w	r2, r2, #2
 80011fc:	6422      	str	r2, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001202:	d070      	beq.n	80012e6 <HAL_ADC_Init+0x1ce>
 8001204:	4a65      	ldr	r2, [pc, #404]	; (800139c <HAL_ADC_Init+0x284>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d06b      	beq.n	80012e2 <HAL_ADC_Init+0x1ca>
 800120a:	4d65      	ldr	r5, [pc, #404]	; (80013a0 <HAL_ADC_Init+0x288>)
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800120c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001210:	d06b      	beq.n	80012ea <HAL_ADC_Init+0x1d2>
 8001212:	4a62      	ldr	r2, [pc, #392]	; (800139c <HAL_ADC_Init+0x284>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d06c      	beq.n	80012f2 <HAL_ADC_Init+0x1da>
 8001218:	4a62      	ldr	r2, [pc, #392]	; (80013a4 <HAL_ADC_Init+0x28c>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d06d      	beq.n	80012fa <HAL_ADC_Init+0x1e2>
 800121e:	4a62      	ldr	r2, [pc, #392]	; (80013a8 <HAL_ADC_Init+0x290>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d06d      	beq.n	8001300 <HAL_ADC_Init+0x1e8>
 8001224:	2300      	movs	r3, #0
 8001226:	9302      	str	r3, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001228:	6822      	ldr	r2, [r4, #0]
 800122a:	6893      	ldr	r3, [r2, #8]
 800122c:	f003 0303 	and.w	r3, r3, #3
 8001230:	2b01      	cmp	r3, #1
 8001232:	d068      	beq.n	8001306 <HAL_ADC_Init+0x1ee>
 8001234:	2300      	movs	r3, #0
 8001236:	b96b      	cbnz	r3, 8001254 <HAL_ADC_Init+0x13c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001238:	9e02      	ldr	r6, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800123a:	b12e      	cbz	r6, 8001248 <HAL_ADC_Init+0x130>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800123c:	68b2      	ldr	r2, [r6, #8]
 800123e:	f002 0203 	and.w	r2, r2, #3
 8001242:	2a01      	cmp	r2, #1
 8001244:	d067      	beq.n	8001316 <HAL_ADC_Init+0x1fe>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001246:	b92b      	cbnz	r3, 8001254 <HAL_ADC_Init+0x13c>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001248:	68ab      	ldr	r3, [r5, #8]
 800124a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800124e:	6862      	ldr	r2, [r4, #4]
 8001250:	4313      	orrs	r3, r2
 8001252:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001254:	7e62      	ldrb	r2, [r4, #25]
 8001256:	0353      	lsls	r3, r2, #13
 8001258:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800125a:	2d01      	cmp	r5, #1
 800125c:	d001      	beq.n	8001262 <HAL_ADC_Init+0x14a>
 800125e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001262:	430b      	orrs	r3, r1
 8001264:	68e1      	ldr	r1, [r4, #12]
 8001266:	430b      	orrs	r3, r1
 8001268:	68a1      	ldr	r1, [r4, #8]
 800126a:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800126c:	f894 1020 	ldrb.w	r1, [r4, #32]
 8001270:	2901      	cmp	r1, #1
 8001272:	d056      	beq.n	8001322 <HAL_ADC_Init+0x20a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001274:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001276:	2a01      	cmp	r2, #1
 8001278:	d00a      	beq.n	8001290 <HAL_ADC_Init+0x178>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800127a:	6821      	ldr	r1, [r4, #0]
 800127c:	4d49      	ldr	r5, [pc, #292]	; (80013a4 <HAL_ADC_Init+0x28c>)
 800127e:	42a9      	cmp	r1, r5
 8001280:	d062      	beq.n	8001348 <HAL_ADC_Init+0x230>
 8001282:	f505 7580 	add.w	r5, r5, #256	; 0x100
 8001286:	42a9      	cmp	r1, r5
 8001288:	d05e      	beq.n	8001348 <HAL_ADC_Init+0x230>
 800128a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800128c:	430a      	orrs	r2, r1
 800128e:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001290:	6822      	ldr	r2, [r4, #0]
 8001292:	6891      	ldr	r1, [r2, #8]
 8001294:	f011 0f0c 	tst.w	r1, #12
 8001298:	d10c      	bne.n	80012b4 <HAL_ADC_Init+0x19c>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800129a:	68d1      	ldr	r1, [r2, #12]
 800129c:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80012a0:	f021 0102 	bic.w	r1, r1, #2
 80012a4:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80012a6:	7e21      	ldrb	r1, [r4, #24]
 80012a8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80012ac:	0052      	lsls	r2, r2, #1
 80012ae:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80012b2:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 80012b4:	6821      	ldr	r1, [r4, #0]
 80012b6:	68cd      	ldr	r5, [r1, #12]
 80012b8:	4a3c      	ldr	r2, [pc, #240]	; (80013ac <HAL_ADC_Init+0x294>)
 80012ba:	402a      	ands	r2, r5
 80012bc:	4313      	orrs	r3, r2
 80012be:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80012c0:	6923      	ldr	r3, [r4, #16]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d052      	beq.n	800136c <HAL_ADC_Init+0x254>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80012c6:	6822      	ldr	r2, [r4, #0]
 80012c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80012ca:	f023 030f 	bic.w	r3, r3, #15
 80012ce:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	2300      	movs	r3, #0
 80012d2:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80012d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012d6:	f023 0303 	bic.w	r3, r3, #3
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	6423      	str	r3, [r4, #64]	; 0x40
 80012e0:	e054      	b.n	800138c <HAL_ADC_Init+0x274>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012e2:	4d33      	ldr	r5, [pc, #204]	; (80013b0 <HAL_ADC_Init+0x298>)
 80012e4:	e792      	b.n	800120c <HAL_ADC_Init+0xf4>
 80012e6:	4d32      	ldr	r5, [pc, #200]	; (80013b0 <HAL_ADC_Init+0x298>)
 80012e8:	e790      	b.n	800120c <HAL_ADC_Init+0xf4>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80012ea:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80012ee:	9302      	str	r3, [sp, #8]
 80012f0:	e79a      	b.n	8001228 <HAL_ADC_Init+0x110>
 80012f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	e796      	b.n	8001228 <HAL_ADC_Init+0x110>
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <HAL_ADC_Init+0x290>)
 80012fc:	9302      	str	r3, [sp, #8]
 80012fe:	e793      	b.n	8001228 <HAL_ADC_Init+0x110>
 8001300:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <HAL_ADC_Init+0x28c>)
 8001302:	9302      	str	r3, [sp, #8]
 8001304:	e790      	b.n	8001228 <HAL_ADC_Init+0x110>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001306:	6813      	ldr	r3, [r2, #0]
 8001308:	f013 0f01 	tst.w	r3, #1
 800130c:	d101      	bne.n	8001312 <HAL_ADC_Init+0x1fa>
 800130e:	2300      	movs	r3, #0
 8001310:	e791      	b.n	8001236 <HAL_ADC_Init+0x11e>
 8001312:	2301      	movs	r3, #1
 8001314:	e78f      	b.n	8001236 <HAL_ADC_Init+0x11e>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001316:	6832      	ldr	r2, [r6, #0]
 8001318:	f012 0f01 	tst.w	r2, #1
 800131c:	d093      	beq.n	8001246 <HAL_ADC_Init+0x12e>
 800131e:	2301      	movs	r3, #1
 8001320:	e791      	b.n	8001246 <HAL_ADC_Init+0x12e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001322:	b932      	cbnz	r2, 8001332 <HAL_ADC_Init+0x21a>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001324:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001326:	3a01      	subs	r2, #1
 8001328:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800132c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001330:	e7a0      	b.n	8001274 <HAL_ADC_Init+0x15c>
        ADC_STATE_CLR_SET(hadc->State,
 8001332:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001334:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8001338:	f042 0220 	orr.w	r2, r2, #32
 800133c:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800133e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001340:	f042 0201 	orr.w	r2, r2, #1
 8001344:	6462      	str	r2, [r4, #68]	; 0x44
 8001346:	e795      	b.n	8001274 <HAL_ADC_Init+0x15c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001348:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 800134c:	d008      	beq.n	8001360 <HAL_ADC_Init+0x248>
 800134e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001352:	d008      	beq.n	8001366 <HAL_ADC_Init+0x24e>
 8001354:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 8001358:	d197      	bne.n	800128a <HAL_ADC_Init+0x172>
 800135a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800135e:	e794      	b.n	800128a <HAL_ADC_Init+0x172>
 8001360:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 8001364:	e791      	b.n	800128a <HAL_ADC_Init+0x172>
 8001366:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 800136a:	e78e      	b.n	800128a <HAL_ADC_Init+0x172>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800136c:	6821      	ldr	r1, [r4, #0]
 800136e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001370:	f023 030f 	bic.w	r3, r3, #15
 8001374:	69e2      	ldr	r2, [r4, #28]
 8001376:	3a01      	subs	r2, #1
 8001378:	4313      	orrs	r3, r2
 800137a:	630b      	str	r3, [r1, #48]	; 0x30
 800137c:	e7a8      	b.n	80012d0 <HAL_ADC_Init+0x1b8>
    ADC_STATE_CLR_SET(hadc->State,
 800137e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001380:	f023 0312 	bic.w	r3, r3, #18
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	6423      	str	r3, [r4, #64]	; 0x40
    tmp_hal_status = HAL_ERROR; 
 800138a:	2001      	movs	r0, #1
}
 800138c:	b016      	add	sp, #88	; 0x58
 800138e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001390:	2001      	movs	r0, #1
 8001392:	e7fb      	b.n	800138c <HAL_ADC_Init+0x274>
 8001394:	2000000c 	.word	0x2000000c
 8001398:	431bde83 	.word	0x431bde83
 800139c:	50000100 	.word	0x50000100
 80013a0:	50000700 	.word	0x50000700
 80013a4:	50000400 	.word	0x50000400
 80013a8:	50000500 	.word	0x50000500
 80013ac:	fff0c007 	.word	0xfff0c007
 80013b0:	50000300 	.word	0x50000300

080013b4 <HAL_ADC_ConfigChannel>:
{
 80013b4:	b470      	push	{r4, r5, r6}
 80013b6:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 80013b8:	2200      	movs	r2, #0
 80013ba:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80013bc:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80013c0:	2a01      	cmp	r2, #1
 80013c2:	f000 81c9 	beq.w	8001758 <HAL_ADC_ConfigChannel+0x3a4>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2201      	movs	r2, #1
 80013ca:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013ce:	6800      	ldr	r0, [r0, #0]
 80013d0:	6882      	ldr	r2, [r0, #8]
 80013d2:	f012 0f04 	tst.w	r2, #4
 80013d6:	f040 81b2 	bne.w	800173e <HAL_ADC_ConfigChannel+0x38a>
    if (sConfig->Rank < 5U)
 80013da:	684a      	ldr	r2, [r1, #4]
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d831      	bhi.n	8001444 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 80013e0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80013e2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80013e6:	0055      	lsls	r5, r2, #1
 80013e8:	221f      	movs	r2, #31
 80013ea:	40aa      	lsls	r2, r5
 80013ec:	ea24 0202 	bic.w	r2, r4, r2
 80013f0:	680c      	ldr	r4, [r1, #0]
 80013f2:	40ac      	lsls	r4, r5
 80013f4:	4322      	orrs	r2, r4
 80013f6:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	6882      	ldr	r2, [r0, #8]
 80013fc:	f012 0f0c 	tst.w	r2, #12
 8001400:	d168      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001402:	680a      	ldr	r2, [r1, #0]
 8001404:	2a09      	cmp	r2, #9
 8001406:	d94e      	bls.n	80014a6 <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001408:	6984      	ldr	r4, [r0, #24]
 800140a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800140e:	3a1e      	subs	r2, #30
 8001410:	2507      	movs	r5, #7
 8001412:	4095      	lsls	r5, r2
 8001414:	ea24 0405 	bic.w	r4, r4, r5
 8001418:	688d      	ldr	r5, [r1, #8]
 800141a:	fa05 f202 	lsl.w	r2, r5, r2
 800141e:	4322      	orrs	r2, r4
 8001420:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001422:	6948      	ldr	r0, [r1, #20]
 8001424:	681c      	ldr	r4, [r3, #0]
 8001426:	68e2      	ldr	r2, [r4, #12]
 8001428:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800142c:	0052      	lsls	r2, r2, #1
 800142e:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 8001432:	6908      	ldr	r0, [r1, #16]
 8001434:	3801      	subs	r0, #1
 8001436:	2803      	cmp	r0, #3
 8001438:	f200 8099 	bhi.w	800156e <HAL_ADC_ConfigChannel+0x1ba>
 800143c:	e8df f000 	tbb	[pc, r0]
 8001440:	8c817640 	.word	0x8c817640
    else if (sConfig->Rank < 10U)
 8001444:	2a09      	cmp	r2, #9
 8001446:	d80e      	bhi.n	8001466 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8001448:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800144a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800144e:	0055      	lsls	r5, r2, #1
 8001450:	3d1e      	subs	r5, #30
 8001452:	221f      	movs	r2, #31
 8001454:	40aa      	lsls	r2, r5
 8001456:	ea24 0202 	bic.w	r2, r4, r2
 800145a:	680c      	ldr	r4, [r1, #0]
 800145c:	fa04 f505 	lsl.w	r5, r4, r5
 8001460:	432a      	orrs	r2, r5
 8001462:	6342      	str	r2, [r0, #52]	; 0x34
 8001464:	e7c8      	b.n	80013f8 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 8001466:	2a0e      	cmp	r2, #14
 8001468:	d80e      	bhi.n	8001488 <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800146a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800146c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001470:	0055      	lsls	r5, r2, #1
 8001472:	3d3c      	subs	r5, #60	; 0x3c
 8001474:	221f      	movs	r2, #31
 8001476:	40aa      	lsls	r2, r5
 8001478:	ea24 0202 	bic.w	r2, r4, r2
 800147c:	680c      	ldr	r4, [r1, #0]
 800147e:	fa04 f505 	lsl.w	r5, r4, r5
 8001482:	432a      	orrs	r2, r5
 8001484:	6382      	str	r2, [r0, #56]	; 0x38
 8001486:	e7b7      	b.n	80013f8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001488:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800148a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800148e:	0055      	lsls	r5, r2, #1
 8001490:	3d5a      	subs	r5, #90	; 0x5a
 8001492:	221f      	movs	r2, #31
 8001494:	40aa      	lsls	r2, r5
 8001496:	ea24 0202 	bic.w	r2, r4, r2
 800149a:	680c      	ldr	r4, [r1, #0]
 800149c:	fa04 f505 	lsl.w	r5, r4, r5
 80014a0:	432a      	orrs	r2, r5
 80014a2:	63c2      	str	r2, [r0, #60]	; 0x3c
 80014a4:	e7a8      	b.n	80013f8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80014a6:	6944      	ldr	r4, [r0, #20]
 80014a8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80014ac:	2507      	movs	r5, #7
 80014ae:	4095      	lsls	r5, r2
 80014b0:	ea24 0405 	bic.w	r4, r4, r5
 80014b4:	688d      	ldr	r5, [r1, #8]
 80014b6:	fa05 f202 	lsl.w	r2, r5, r2
 80014ba:	4322      	orrs	r2, r4
 80014bc:	6142      	str	r2, [r0, #20]
 80014be:	e7b0      	b.n	8001422 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80014c0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80014c2:	4da6      	ldr	r5, [pc, #664]	; (800175c <HAL_ADC_ConfigChannel+0x3a8>)
 80014c4:	4005      	ands	r5, r0
 80014c6:	6808      	ldr	r0, [r1, #0]
 80014c8:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 80014cc:	4315      	orrs	r5, r2
 80014ce:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80014d2:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014d4:	6818      	ldr	r0, [r3, #0]
 80014d6:	6882      	ldr	r2, [r0, #8]
 80014d8:	f002 0203 	and.w	r2, r2, #3
 80014dc:	2a01      	cmp	r2, #1
 80014de:	d079      	beq.n	80015d4 <HAL_ADC_ConfigChannel+0x220>
 80014e0:	2200      	movs	r2, #0
 80014e2:	2a00      	cmp	r2, #0
 80014e4:	f040 8136 	bne.w	8001754 <HAL_ADC_ConfigChannel+0x3a0>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014e8:	68cc      	ldr	r4, [r1, #12]
 80014ea:	2c01      	cmp	r4, #1
 80014ec:	d07a      	beq.n	80015e4 <HAL_ADC_ConfigChannel+0x230>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014ee:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 80014f2:	680e      	ldr	r6, [r1, #0]
 80014f4:	2501      	movs	r5, #1
 80014f6:	40b5      	lsls	r5, r6
 80014f8:	ea24 0405 	bic.w	r4, r4, r5
 80014fc:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001506:	f000 8098 	beq.w	800163a <HAL_ADC_ConfigChannel+0x286>
 800150a:	4c95      	ldr	r4, [pc, #596]	; (8001760 <HAL_ADC_ConfigChannel+0x3ac>)
 800150c:	42a0      	cmp	r0, r4
 800150e:	f000 8092 	beq.w	8001636 <HAL_ADC_ConfigChannel+0x282>
 8001512:	4d94      	ldr	r5, [pc, #592]	; (8001764 <HAL_ADC_ConfigChannel+0x3b0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001514:	680c      	ldr	r4, [r1, #0]
 8001516:	2c10      	cmp	r4, #16
 8001518:	f000 8091 	beq.w	800163e <HAL_ADC_ConfigChannel+0x28a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800151c:	2c11      	cmp	r4, #17
 800151e:	f000 80bb 	beq.w	8001698 <HAL_ADC_ConfigChannel+0x2e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001522:	2c12      	cmp	r4, #18
 8001524:	f000 80bd 	beq.w	80016a2 <HAL_ADC_ConfigChannel+0x2ee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001528:	2000      	movs	r0, #0
 800152a:	e10d      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800152c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800152e:	4d8b      	ldr	r5, [pc, #556]	; (800175c <HAL_ADC_ConfigChannel+0x3a8>)
 8001530:	4005      	ands	r5, r0
 8001532:	6808      	ldr	r0, [r1, #0]
 8001534:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8001538:	4315      	orrs	r5, r2
 800153a:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800153e:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 8001540:	e7c8      	b.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001542:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001544:	4d85      	ldr	r5, [pc, #532]	; (800175c <HAL_ADC_ConfigChannel+0x3a8>)
 8001546:	4005      	ands	r5, r0
 8001548:	6808      	ldr	r0, [r1, #0]
 800154a:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800154e:	4315      	orrs	r5, r2
 8001550:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001554:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 8001556:	e7bd      	b.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001558:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800155a:	4880      	ldr	r0, [pc, #512]	; (800175c <HAL_ADC_ConfigChannel+0x3a8>)
 800155c:	4028      	ands	r0, r5
 800155e:	680d      	ldr	r5, [r1, #0]
 8001560:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8001564:	4302      	orrs	r2, r0
 8001566:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800156a:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 800156c:	e7b2      	b.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800156e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001570:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001574:	6808      	ldr	r0, [r1, #0]
 8001576:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 800157a:	d01c      	beq.n	80015b6 <HAL_ADC_ConfigChannel+0x202>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800157c:	6818      	ldr	r0, [r3, #0]
 800157e:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001580:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001584:	680c      	ldr	r4, [r1, #0]
 8001586:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800158a:	d019      	beq.n	80015c0 <HAL_ADC_ConfigChannel+0x20c>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800158c:	6818      	ldr	r0, [r3, #0]
 800158e:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001590:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001594:	680c      	ldr	r4, [r1, #0]
 8001596:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800159a:	d016      	beq.n	80015ca <HAL_ADC_ConfigChannel+0x216>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800159c:	6818      	ldr	r0, [r3, #0]
 800159e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80015a0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80015a4:	680c      	ldr	r4, [r1, #0]
 80015a6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80015aa:	d193      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80015ac:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80015ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80015b2:	66c2      	str	r2, [r0, #108]	; 0x6c
 80015b4:	e78e      	b.n	80014d4 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80015b6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80015b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80015bc:	6622      	str	r2, [r4, #96]	; 0x60
 80015be:	e7dd      	b.n	800157c <HAL_ADC_ConfigChannel+0x1c8>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80015c0:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80015c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80015c6:	6642      	str	r2, [r0, #100]	; 0x64
 80015c8:	e7e0      	b.n	800158c <HAL_ADC_ConfigChannel+0x1d8>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80015ca:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80015cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80015d0:	6682      	str	r2, [r0, #104]	; 0x68
 80015d2:	e7e3      	b.n	800159c <HAL_ADC_ConfigChannel+0x1e8>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015d4:	6802      	ldr	r2, [r0, #0]
 80015d6:	f012 0f01 	tst.w	r2, #1
 80015da:	d101      	bne.n	80015e0 <HAL_ADC_ConfigChannel+0x22c>
 80015dc:	2200      	movs	r2, #0
 80015de:	e780      	b.n	80014e2 <HAL_ADC_ConfigChannel+0x12e>
 80015e0:	2201      	movs	r2, #1
 80015e2:	e77e      	b.n	80014e2 <HAL_ADC_ConfigChannel+0x12e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80015e4:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 80015e8:	680e      	ldr	r6, [r1, #0]
 80015ea:	2501      	movs	r5, #1
 80015ec:	40b5      	lsls	r5, r6
 80015ee:	432c      	orrs	r4, r5
 80015f0:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80015f4:	6808      	ldr	r0, [r1, #0]
 80015f6:	2809      	cmp	r0, #9
 80015f8:	d90e      	bls.n	8001618 <HAL_ADC_ConfigChannel+0x264>
        MODIFY_REG(hadc->Instance->SMPR2,
 80015fa:	681e      	ldr	r6, [r3, #0]
 80015fc:	69b4      	ldr	r4, [r6, #24]
 80015fe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001602:	381b      	subs	r0, #27
 8001604:	2507      	movs	r5, #7
 8001606:	4085      	lsls	r5, r0
 8001608:	ea24 0405 	bic.w	r4, r4, r5
 800160c:	688d      	ldr	r5, [r1, #8]
 800160e:	fa05 f000 	lsl.w	r0, r5, r0
 8001612:	4320      	orrs	r0, r4
 8001614:	61b0      	str	r0, [r6, #24]
 8001616:	e773      	b.n	8001500 <HAL_ADC_ConfigChannel+0x14c>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001618:	681e      	ldr	r6, [r3, #0]
 800161a:	6974      	ldr	r4, [r6, #20]
 800161c:	3001      	adds	r0, #1
 800161e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001622:	2507      	movs	r5, #7
 8001624:	4085      	lsls	r5, r0
 8001626:	ea24 0405 	bic.w	r4, r4, r5
 800162a:	688d      	ldr	r5, [r1, #8]
 800162c:	fa05 f000 	lsl.w	r0, r5, r0
 8001630:	4320      	orrs	r0, r4
 8001632:	6170      	str	r0, [r6, #20]
 8001634:	e764      	b.n	8001500 <HAL_ADC_ConfigChannel+0x14c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001636:	4d4c      	ldr	r5, [pc, #304]	; (8001768 <HAL_ADC_ConfigChannel+0x3b4>)
 8001638:	e76c      	b.n	8001514 <HAL_ADC_ConfigChannel+0x160>
 800163a:	4d4b      	ldr	r5, [pc, #300]	; (8001768 <HAL_ADC_ConfigChannel+0x3b4>)
 800163c:	e76a      	b.n	8001514 <HAL_ADC_ConfigChannel+0x160>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800163e:	68ae      	ldr	r6, [r5, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001640:	f416 0f00 	tst.w	r6, #8388608	; 0x800000
 8001644:	f47f af6a 	bne.w	800151c <HAL_ADC_ConfigChannel+0x168>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001648:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800164c:	d02f      	beq.n	80016ae <HAL_ADC_ConfigChannel+0x2fa>
 800164e:	4c44      	ldr	r4, [pc, #272]	; (8001760 <HAL_ADC_ConfigChannel+0x3ac>)
 8001650:	42a0      	cmp	r0, r4
 8001652:	d030      	beq.n	80016b6 <HAL_ADC_ConfigChannel+0x302>
 8001654:	4c45      	ldr	r4, [pc, #276]	; (800176c <HAL_ADC_ConfigChannel+0x3b8>)
 8001656:	42a0      	cmp	r0, r4
 8001658:	d031      	beq.n	80016be <HAL_ADC_ConfigChannel+0x30a>
 800165a:	4c45      	ldr	r4, [pc, #276]	; (8001770 <HAL_ADC_ConfigChannel+0x3bc>)
 800165c:	42a0      	cmp	r0, r4
 800165e:	d031      	beq.n	80016c4 <HAL_ADC_ConfigChannel+0x310>
 8001660:	2000      	movs	r0, #0
 8001662:	9002      	str	r0, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001664:	681c      	ldr	r4, [r3, #0]
 8001666:	68a0      	ldr	r0, [r4, #8]
 8001668:	f000 0003 	and.w	r0, r0, #3
 800166c:	2801      	cmp	r0, #1
 800166e:	d02c      	beq.n	80016ca <HAL_ADC_ConfigChannel+0x316>
 8001670:	2a00      	cmp	r2, #0
 8001672:	d15e      	bne.n	8001732 <HAL_ADC_ConfigChannel+0x37e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001674:	9e02      	ldr	r6, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001676:	b136      	cbz	r6, 8001686 <HAL_ADC_ConfigChannel+0x2d2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001678:	68b0      	ldr	r0, [r6, #8]
 800167a:	f000 0003 	and.w	r0, r0, #3
 800167e:	2801      	cmp	r0, #1
 8001680:	d029      	beq.n	80016d6 <HAL_ADC_ConfigChannel+0x322>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001682:	2a00      	cmp	r2, #0
 8001684:	d155      	bne.n	8001732 <HAL_ADC_ConfigChannel+0x37e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001686:	680a      	ldr	r2, [r1, #0]
 8001688:	2a10      	cmp	r2, #16
 800168a:	d02a      	beq.n	80016e2 <HAL_ADC_ConfigChannel+0x32e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800168c:	2a11      	cmp	r2, #17
 800168e:	d041      	beq.n	8001714 <HAL_ADC_ConfigChannel+0x360>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001690:	2a12      	cmp	r2, #18
 8001692:	d048      	beq.n	8001726 <HAL_ADC_ConfigChannel+0x372>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001694:	2000      	movs	r0, #0
 8001696:	e057      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001698:	68ae      	ldr	r6, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800169a:	f016 7f80 	tst.w	r6, #16777216	; 0x1000000
 800169e:	d0d3      	beq.n	8001648 <HAL_ADC_ConfigChannel+0x294>
 80016a0:	e73f      	b.n	8001522 <HAL_ADC_ConfigChannel+0x16e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80016a2:	68ac      	ldr	r4, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80016a4:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 80016a8:	d0ce      	beq.n	8001648 <HAL_ADC_ConfigChannel+0x294>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016aa:	2000      	movs	r0, #0
 80016ac:	e04c      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016ae:	f500 7080 	add.w	r0, r0, #256	; 0x100
 80016b2:	9002      	str	r0, [sp, #8]
 80016b4:	e7d6      	b.n	8001664 <HAL_ADC_ConfigChannel+0x2b0>
 80016b6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016ba:	9002      	str	r0, [sp, #8]
 80016bc:	e7d2      	b.n	8001664 <HAL_ADC_ConfigChannel+0x2b0>
 80016be:	482c      	ldr	r0, [pc, #176]	; (8001770 <HAL_ADC_ConfigChannel+0x3bc>)
 80016c0:	9002      	str	r0, [sp, #8]
 80016c2:	e7cf      	b.n	8001664 <HAL_ADC_ConfigChannel+0x2b0>
 80016c4:	4829      	ldr	r0, [pc, #164]	; (800176c <HAL_ADC_ConfigChannel+0x3b8>)
 80016c6:	9002      	str	r0, [sp, #8]
 80016c8:	e7cc      	b.n	8001664 <HAL_ADC_ConfigChannel+0x2b0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80016ca:	6820      	ldr	r0, [r4, #0]
 80016cc:	f010 0f01 	tst.w	r0, #1
 80016d0:	d0ce      	beq.n	8001670 <HAL_ADC_ConfigChannel+0x2bc>
 80016d2:	2201      	movs	r2, #1
 80016d4:	e7cc      	b.n	8001670 <HAL_ADC_ConfigChannel+0x2bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016d6:	6830      	ldr	r0, [r6, #0]
 80016d8:	f010 0f01 	tst.w	r0, #1
 80016dc:	d0d1      	beq.n	8001682 <HAL_ADC_ConfigChannel+0x2ce>
 80016de:	2201      	movs	r2, #1
 80016e0:	e7cf      	b.n	8001682 <HAL_ADC_ConfigChannel+0x2ce>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016e2:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 80016e6:	d1d1      	bne.n	800168c <HAL_ADC_ConfigChannel+0x2d8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80016e8:	68aa      	ldr	r2, [r5, #8]
 80016ea:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80016ee:	60aa      	str	r2, [r5, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016f0:	4a20      	ldr	r2, [pc, #128]	; (8001774 <HAL_ADC_ConfigChannel+0x3c0>)
 80016f2:	6812      	ldr	r2, [r2, #0]
 80016f4:	4920      	ldr	r1, [pc, #128]	; (8001778 <HAL_ADC_ConfigChannel+0x3c4>)
 80016f6:	fbb2 f1f1 	udiv	r1, r2, r1
 80016fa:	220a      	movs	r2, #10
 80016fc:	fb02 f201 	mul.w	r2, r2, r1
 8001700:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001702:	e002      	b.n	800170a <HAL_ADC_ConfigChannel+0x356>
            wait_loop_index--;
 8001704:	9a01      	ldr	r2, [sp, #4]
 8001706:	3a01      	subs	r2, #1
 8001708:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800170a:	9a01      	ldr	r2, [sp, #4]
 800170c:	2a00      	cmp	r2, #0
 800170e:	d1f9      	bne.n	8001704 <HAL_ADC_ConfigChannel+0x350>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001710:	2000      	movs	r0, #0
 8001712:	e019      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001714:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8001718:	d1ba      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x2dc>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800171a:	68aa      	ldr	r2, [r5, #8]
 800171c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001720:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001722:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001724:	e010      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001726:	68aa      	ldr	r2, [r5, #8]
 8001728:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800172c:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800172e:	2000      	movs	r0, #0
 8001730:	e00a      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001732:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001734:	f042 0220 	orr.w	r2, r2, #32
 8001738:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 800173a:	2001      	movs	r0, #1
 800173c:	e004      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800173e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001740:	f042 0220 	orr.w	r2, r2, #32
 8001744:	641a      	str	r2, [r3, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001746:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001748:	2200      	movs	r2, #0
 800174a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800174e:	b017      	add	sp, #92	; 0x5c
 8001750:	bc70      	pop	{r4, r5, r6}
 8001752:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001754:	2000      	movs	r0, #0
 8001756:	e7f7      	b.n	8001748 <HAL_ADC_ConfigChannel+0x394>
  __HAL_LOCK(hadc);
 8001758:	2002      	movs	r0, #2
 800175a:	e7f8      	b.n	800174e <HAL_ADC_ConfigChannel+0x39a>
 800175c:	83fff000 	.word	0x83fff000
 8001760:	50000100 	.word	0x50000100
 8001764:	50000700 	.word	0x50000700
 8001768:	50000300 	.word	0x50000300
 800176c:	50000400 	.word	0x50000400
 8001770:	50000500 	.word	0x50000500
 8001774:	2000000c 	.word	0x2000000c
 8001778:	000f4240 	.word	0x000f4240

0800177c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800177c:	4a07      	ldr	r2, [pc, #28]	; (800179c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800177e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001780:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001784:	041b      	lsls	r3, r3, #16
 8001786:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001788:	0200      	lsls	r0, r0, #8
 800178a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800178e:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001790:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001794:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001798:	60d0      	str	r0, [r2, #12]
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a0:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <HAL_NVIC_SetPriority+0x5c>)
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017aa:	f1c3 0407 	rsb	r4, r3, #7
 80017ae:	2c04      	cmp	r4, #4
 80017b0:	bf28      	it	cs
 80017b2:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b4:	1d1d      	adds	r5, r3, #4
 80017b6:	2d06      	cmp	r5, #6
 80017b8:	d917      	bls.n	80017ea <HAL_NVIC_SetPriority+0x4a>
 80017ba:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017bc:	2501      	movs	r5, #1
 80017be:	fa05 f404 	lsl.w	r4, r5, r4
 80017c2:	3c01      	subs	r4, #1
 80017c4:	4021      	ands	r1, r4
 80017c6:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c8:	fa05 f303 	lsl.w	r3, r5, r3
 80017cc:	3b01      	subs	r3, #1
 80017ce:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80017d2:	2800      	cmp	r0, #0
 80017d4:	db0b      	blt.n	80017ee <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d6:	0109      	lsls	r1, r1, #4
 80017d8:	b2c9      	uxtb	r1, r1
 80017da:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80017de:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80017e2:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80017e6:	bc30      	pop	{r4, r5}
 80017e8:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	2300      	movs	r3, #0
 80017ec:	e7e6      	b.n	80017bc <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ee:	f000 000f 	and.w	r0, r0, #15
 80017f2:	0109      	lsls	r1, r1, #4
 80017f4:	b2c9      	uxtb	r1, r1
 80017f6:	4b02      	ldr	r3, [pc, #8]	; (8001800 <HAL_NVIC_SetPriority+0x60>)
 80017f8:	5419      	strb	r1, [r3, r0]
 80017fa:	e7f4      	b.n	80017e6 <HAL_NVIC_SetPriority+0x46>
 80017fc:	e000ed00 	.word	0xe000ed00
 8001800:	e000ed14 	.word	0xe000ed14

08001804 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001804:	2800      	cmp	r0, #0
 8001806:	db08      	blt.n	800181a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001808:	0942      	lsrs	r2, r0, #5
 800180a:	f000 001f 	and.w	r0, r0, #31
 800180e:	2301      	movs	r3, #1
 8001810:	fa03 f000 	lsl.w	r0, r3, r0
 8001814:	4b01      	ldr	r3, [pc, #4]	; (800181c <HAL_NVIC_EnableIRQ+0x18>)
 8001816:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800181a:	4770      	bx	lr
 800181c:	e000e100 	.word	0xe000e100

08001820 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001820:	6802      	ldr	r2, [r0, #0]
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <DMA_CalcBaseAndBitshift+0x34>)
 8001824:	429a      	cmp	r2, r3
 8001826:	d90a      	bls.n	800183e <DMA_CalcBaseAndBitshift+0x1e>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001828:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <DMA_CalcBaseAndBitshift+0x38>)
 800182a:	4413      	add	r3, r2
 800182c:	4a0b      	ldr	r2, [pc, #44]	; (800185c <DMA_CalcBaseAndBitshift+0x3c>)
 800182e:	fba2 2303 	umull	r2, r3, r2, r3
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001838:	4b09      	ldr	r3, [pc, #36]	; (8001860 <DMA_CalcBaseAndBitshift+0x40>)
 800183a:	63c3      	str	r3, [r0, #60]	; 0x3c
 800183c:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <DMA_CalcBaseAndBitshift+0x44>)
 8001840:	4413      	add	r3, r2
 8001842:	4a06      	ldr	r2, [pc, #24]	; (800185c <DMA_CalcBaseAndBitshift+0x3c>)
 8001844:	fba2 2303 	umull	r2, r3, r2, r3
 8001848:	091b      	lsrs	r3, r3, #4
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <DMA_CalcBaseAndBitshift+0x48>)
 8001850:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001852:	4770      	bx	lr
 8001854:	40020407 	.word	0x40020407
 8001858:	bffdfbf8 	.word	0xbffdfbf8
 800185c:	cccccccd 	.word	0xcccccccd
 8001860:	40020400 	.word	0x40020400
 8001864:	bffdfff8 	.word	0xbffdfff8
 8001868:	40020000 	.word	0x40020000

0800186c <HAL_DMA_Init>:
  if(NULL == hdma)
 800186c:	b320      	cbz	r0, 80018b8 <HAL_DMA_Init+0x4c>
{ 
 800186e:	b510      	push	{r4, lr}
 8001870:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001872:	2302      	movs	r3, #2
 8001874:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001878:	6801      	ldr	r1, [r0, #0]
 800187a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800187c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001880:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001884:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001886:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001888:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188a:	68e0      	ldr	r0, [r4, #12]
 800188c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188e:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001890:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001892:	6960      	ldr	r0, [r4, #20]
 8001894:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001896:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001898:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800189a:	69e0      	ldr	r0, [r4, #28]
 800189c:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 800189e:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 80018a0:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 80018a2:	4620      	mov	r0, r4
 80018a4:	f7ff ffbc 	bl	8001820 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018a8:	2000      	movs	r0, #0
 80018aa:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80018ac:	2301      	movs	r3, #1
 80018ae:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 80018b2:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 80018b6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80018b8:	2001      	movs	r0, #1
 80018ba:	4770      	bx	lr

080018bc <HAL_DMA_Abort_IT>:
{  
 80018bc:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018be:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d003      	beq.n	80018ce <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018c6:	2304      	movs	r3, #4
 80018c8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80018ca:	2001      	movs	r0, #1
 80018cc:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80018ce:	6802      	ldr	r2, [r0, #0]
 80018d0:	6813      	ldr	r3, [r2, #0]
 80018d2:	f023 030e 	bic.w	r3, r3, #14
 80018d6:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018d8:	6802      	ldr	r2, [r0, #0]
 80018da:	6813      	ldr	r3, [r2, #0]
 80018dc:	f023 0301 	bic.w	r3, r3, #1
 80018e0:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80018e2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80018e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80018e6:	2201      	movs	r2, #1
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80018ee:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80018f2:	2300      	movs	r3, #0
 80018f4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80018f8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018fa:	b113      	cbz	r3, 8001902 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 80018fc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80018fe:	2000      	movs	r0, #0
 8001900:	bd08      	pop	{r3, pc}
 8001902:	2000      	movs	r0, #0
}
 8001904:	bd08      	pop	{r3, pc}

08001906 <HAL_DMA_IRQHandler>:
{
 8001906:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001908:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800190a:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800190c:	6804      	ldr	r4, [r0, #0]
 800190e:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001910:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001912:	2304      	movs	r3, #4
 8001914:	408b      	lsls	r3, r1
 8001916:	421a      	tst	r2, r3
 8001918:	d014      	beq.n	8001944 <HAL_DMA_IRQHandler+0x3e>
 800191a:	f015 0f04 	tst.w	r5, #4
 800191e:	d011      	beq.n	8001944 <HAL_DMA_IRQHandler+0x3e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001920:	6823      	ldr	r3, [r4, #0]
 8001922:	f013 0f20 	tst.w	r3, #32
 8001926:	d103      	bne.n	8001930 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	f023 0304 	bic.w	r3, r3, #4
 800192e:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001930:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001932:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001934:	2304      	movs	r3, #4
 8001936:	408b      	lsls	r3, r1
 8001938:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800193a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800193c:	2b00      	cmp	r3, #0
 800193e:	d03a      	beq.n	80019b6 <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferHalfCpltCallback(hdma);
 8001940:	4798      	blx	r3
 8001942:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001944:	2302      	movs	r3, #2
 8001946:	408b      	lsls	r3, r1
 8001948:	421a      	tst	r2, r3
 800194a:	d019      	beq.n	8001980 <HAL_DMA_IRQHandler+0x7a>
 800194c:	f015 0f02 	tst.w	r5, #2
 8001950:	d016      	beq.n	8001980 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001952:	6823      	ldr	r3, [r4, #0]
 8001954:	f013 0f20 	tst.w	r3, #32
 8001958:	d106      	bne.n	8001968 <HAL_DMA_IRQHandler+0x62>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800195a:	6823      	ldr	r3, [r4, #0]
 800195c:	f023 030a 	bic.w	r3, r3, #10
 8001960:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001962:	2301      	movs	r3, #1
 8001964:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001968:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800196a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800196c:	2302      	movs	r3, #2
 800196e:	408b      	lsls	r3, r1
 8001970:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001972:	2300      	movs	r3, #0
 8001974:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001978:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800197a:	b1e3      	cbz	r3, 80019b6 <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferCpltCallback(hdma);
 800197c:	4798      	blx	r3
 800197e:	bd38      	pop	{r3, r4, r5, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001980:	2308      	movs	r3, #8
 8001982:	fa03 f101 	lsl.w	r1, r3, r1
 8001986:	420a      	tst	r2, r1
 8001988:	d015      	beq.n	80019b6 <HAL_DMA_IRQHandler+0xb0>
 800198a:	f015 0f08 	tst.w	r5, #8
 800198e:	d012      	beq.n	80019b6 <HAL_DMA_IRQHandler+0xb0>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001990:	6823      	ldr	r3, [r4, #0]
 8001992:	f023 030e 	bic.w	r3, r3, #14
 8001996:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001998:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800199a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800199c:	2301      	movs	r3, #1
 800199e:	fa03 f202 	lsl.w	r2, r3, r2
 80019a2:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019a4:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 80019a6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 80019aa:	2300      	movs	r3, #0
 80019ac:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 80019b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80019b2:	b103      	cbz	r3, 80019b6 <HAL_DMA_IRQHandler+0xb0>
    	hdma->XferErrorCallback(hdma);
 80019b4:	4798      	blx	r3
 80019b6:	bd38      	pop	{r3, r4, r5, pc}

080019b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ba:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 80019bc:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019be:	e08c      	b.n	8001ada <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019c0:	08de      	lsrs	r6, r3, #3
 80019c2:	3608      	adds	r6, #8
 80019c4:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019c8:	f003 0e07 	and.w	lr, r3, #7
 80019cc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80019d0:	270f      	movs	r7, #15
 80019d2:	fa07 f70e 	lsl.w	r7, r7, lr
 80019d6:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019da:	690f      	ldr	r7, [r1, #16]
 80019dc:	fa07 f70e 	lsl.w	r7, r7, lr
 80019e0:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3u] = temp;
 80019e2:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 80019e6:	e087      	b.n	8001af8 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019e8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019ea:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019ec:	68cf      	ldr	r7, [r1, #12]
 80019ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80019f2:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80019f4:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019f6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f8:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80019fc:	684e      	ldr	r6, [r1, #4]
 80019fe:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001a02:	409e      	lsls	r6, r3
 8001a04:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001a06:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a08:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a0a:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a0c:	688d      	ldr	r5, [r1, #8]
 8001a0e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001a12:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001a14:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a16:	684c      	ldr	r4, [r1, #4]
 8001a18:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001a1c:	d05c      	beq.n	8001ad8 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1e:	4c4a      	ldr	r4, [pc, #296]	; (8001b48 <HAL_GPIO_Init+0x190>)
 8001a20:	69a5      	ldr	r5, [r4, #24]
 8001a22:	f045 0501 	orr.w	r5, r5, #1
 8001a26:	61a5      	str	r5, [r4, #24]
 8001a28:	69a4      	ldr	r4, [r4, #24]
 8001a2a:	f004 0401 	and.w	r4, r4, #1
 8001a2e:	9401      	str	r4, [sp, #4]
 8001a30:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a32:	089d      	lsrs	r5, r3, #2
 8001a34:	1cae      	adds	r6, r5, #2
 8001a36:	4c45      	ldr	r4, [pc, #276]	; (8001b4c <HAL_GPIO_Init+0x194>)
 8001a38:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a3c:	f003 0603 	and.w	r6, r3, #3
 8001a40:	00b6      	lsls	r6, r6, #2
 8001a42:	270f      	movs	r7, #15
 8001a44:	40b7      	lsls	r7, r6
 8001a46:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a4a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001a4e:	d070      	beq.n	8001b32 <HAL_GPIO_Init+0x17a>
 8001a50:	4f3f      	ldr	r7, [pc, #252]	; (8001b50 <HAL_GPIO_Init+0x198>)
 8001a52:	42b8      	cmp	r0, r7
 8001a54:	d06f      	beq.n	8001b36 <HAL_GPIO_Init+0x17e>
 8001a56:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001a5a:	42b8      	cmp	r0, r7
 8001a5c:	d06d      	beq.n	8001b3a <HAL_GPIO_Init+0x182>
 8001a5e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001a62:	42b8      	cmp	r0, r7
 8001a64:	d06b      	beq.n	8001b3e <HAL_GPIO_Init+0x186>
 8001a66:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001a6a:	42b8      	cmp	r0, r7
 8001a6c:	d05f      	beq.n	8001b2e <HAL_GPIO_Init+0x176>
 8001a6e:	2705      	movs	r7, #5
 8001a70:	fa07 f606 	lsl.w	r6, r7, r6
 8001a74:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a76:	3502      	adds	r5, #2
 8001a78:	4e34      	ldr	r6, [pc, #208]	; (8001b4c <HAL_GPIO_Init+0x194>)
 8001a7a:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a7e:	4c35      	ldr	r4, [pc, #212]	; (8001b54 <HAL_GPIO_Init+0x19c>)
 8001a80:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001a82:	43d4      	mvns	r4, r2
 8001a84:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a88:	684f      	ldr	r7, [r1, #4]
 8001a8a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001a8e:	d001      	beq.n	8001a94 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 8001a90:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001a94:	4d2f      	ldr	r5, [pc, #188]	; (8001b54 <HAL_GPIO_Init+0x19c>)
 8001a96:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001a98:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001a9a:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a9e:	684f      	ldr	r7, [r1, #4]
 8001aa0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001aa4:	d001      	beq.n	8001aaa <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 8001aa6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001aaa:	4d2a      	ldr	r5, [pc, #168]	; (8001b54 <HAL_GPIO_Init+0x19c>)
 8001aac:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aae:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001ab0:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ab4:	684f      	ldr	r7, [r1, #4]
 8001ab6:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001aba:	d001      	beq.n	8001ac0 <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 8001abc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001ac0:	4d24      	ldr	r5, [pc, #144]	; (8001b54 <HAL_GPIO_Init+0x19c>)
 8001ac2:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001ac4:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001ac6:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ac8:	684e      	ldr	r6, [r1, #4]
 8001aca:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001ace:	d001      	beq.n	8001ad4 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 8001ad0:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001ad4:	4a1f      	ldr	r2, [pc, #124]	; (8001b54 <HAL_GPIO_Init+0x19c>)
 8001ad6:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001ad8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ada:	680a      	ldr	r2, [r1, #0]
 8001adc:	fa32 f403 	lsrs.w	r4, r2, r3
 8001ae0:	d02f      	beq.n	8001b42 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ae2:	2501      	movs	r5, #1
 8001ae4:	409d      	lsls	r5, r3
    if (iocurrent != 0x00u)
 8001ae6:	402a      	ands	r2, r5
 8001ae8:	d0f6      	beq.n	8001ad8 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001aea:	684c      	ldr	r4, [r1, #4]
 8001aec:	2c02      	cmp	r4, #2
 8001aee:	f43f af67 	beq.w	80019c0 <HAL_GPIO_Init+0x8>
 8001af2:	2c12      	cmp	r4, #18
 8001af4:	f43f af64 	beq.w	80019c0 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001af8:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001afa:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001afe:	2403      	movs	r4, #3
 8001b00:	fa04 f40e 	lsl.w	r4, r4, lr
 8001b04:	43e4      	mvns	r4, r4
 8001b06:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b08:	684f      	ldr	r7, [r1, #4]
 8001b0a:	f007 0703 	and.w	r7, r7, #3
 8001b0e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001b12:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001b14:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b16:	684e      	ldr	r6, [r1, #4]
 8001b18:	1e77      	subs	r7, r6, #1
 8001b1a:	2f01      	cmp	r7, #1
 8001b1c:	f67f af64 	bls.w	80019e8 <HAL_GPIO_Init+0x30>
 8001b20:	2e11      	cmp	r6, #17
 8001b22:	f43f af61 	beq.w	80019e8 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b26:	2e12      	cmp	r6, #18
 8001b28:	f47f af6e 	bne.w	8001a08 <HAL_GPIO_Init+0x50>
 8001b2c:	e75c      	b.n	80019e8 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b2e:	2704      	movs	r7, #4
 8001b30:	e79e      	b.n	8001a70 <HAL_GPIO_Init+0xb8>
 8001b32:	2700      	movs	r7, #0
 8001b34:	e79c      	b.n	8001a70 <HAL_GPIO_Init+0xb8>
 8001b36:	2701      	movs	r7, #1
 8001b38:	e79a      	b.n	8001a70 <HAL_GPIO_Init+0xb8>
 8001b3a:	2702      	movs	r7, #2
 8001b3c:	e798      	b.n	8001a70 <HAL_GPIO_Init+0xb8>
 8001b3e:	2703      	movs	r7, #3
 8001b40:	e796      	b.n	8001a70 <HAL_GPIO_Init+0xb8>
  }
}
 8001b42:	b003      	add	sp, #12
 8001b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	40010000 	.word	0x40010000
 8001b50:	48000400 	.word	0x48000400
 8001b54:	40010400 	.word	0x40010400

08001b58 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b58:	b90a      	cbnz	r2, 8001b5e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b5a:	6281      	str	r1, [r0, #40]	; 0x28
 8001b5c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b5e:	6181      	str	r1, [r0, #24]
 8001b60:	4770      	bx	lr
	...

08001b64 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b64:	2800      	cmp	r0, #0
 8001b66:	f000 830b 	beq.w	8002180 <HAL_RCC_OscConfig+0x61c>
{
 8001b6a:	b570      	push	{r4, r5, r6, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b70:	6803      	ldr	r3, [r0, #0]
 8001b72:	f013 0f01 	tst.w	r3, #1
 8001b76:	d063      	beq.n	8001c40 <HAL_RCC_OscConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001b78:	4bb4      	ldr	r3, [pc, #720]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 030c 	and.w	r3, r3, #12
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d046      	beq.n	8001c12 <HAL_RCC_OscConfig+0xae>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b84:	4bb1      	ldr	r3, [pc, #708]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 030c 	and.w	r3, r3, #12
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d03b      	beq.n	8001c08 <HAL_RCC_OscConfig+0xa4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b90:	6863      	ldr	r3, [r4, #4]
 8001b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b96:	f000 808e 	beq.w	8001cb6 <HAL_RCC_OscConfig+0x152>
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f040 8091 	bne.w	8001cc2 <HAL_RCC_OscConfig+0x15e>
 8001ba0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ba4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bb6:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bb8:	4aa4      	ldr	r2, [pc, #656]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001bba:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bbc:	f023 030f 	bic.w	r3, r3, #15
 8001bc0:	68a1      	ldr	r1, [r4, #8]
 8001bc2:	430b      	orrs	r3, r1
 8001bc4:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bc6:	6863      	ldr	r3, [r4, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 8094 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x192>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bce:	f7ff fa59 	bl	8001084 <HAL_GetTick>
 8001bd2:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bd8:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bdc:	4b9b      	ldr	r3, [pc, #620]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001bde:	6819      	ldr	r1, [r3, #0]
 8001be0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001be4:	fa93 f3a3 	rbit	r3, r3
 8001be8:	fab3 f383 	clz	r3, r3
 8001bec:	f003 031f 	and.w	r3, r3, #31
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	4219      	tst	r1, r3
 8001bf8:	d122      	bne.n	8001c40 <HAL_RCC_OscConfig+0xdc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bfa:	f7ff fa43 	bl	8001084 <HAL_GetTick>
 8001bfe:	1b40      	subs	r0, r0, r5
 8001c00:	2864      	cmp	r0, #100	; 0x64
 8001c02:	d9e7      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x70>
          {
            return HAL_TIMEOUT;
 8001c04:	2003      	movs	r0, #3
 8001c06:	e2c4      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c08:	4b90      	ldr	r3, [pc, #576]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001c10:	d0be      	beq.n	8001b90 <HAL_RCC_OscConfig+0x2c>
 8001c12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c16:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c1a:	4b8c      	ldr	r3, [pc, #560]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001c1c:	6819      	ldr	r1, [r3, #0]
 8001c1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	fab3 f383 	clz	r3, r3
 8001c2a:	f003 031f 	and.w	r3, r3, #31
 8001c2e:	2201      	movs	r2, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	4219      	tst	r1, r3
 8001c36:	d003      	beq.n	8001c40 <HAL_RCC_OscConfig+0xdc>
 8001c38:	6863      	ldr	r3, [r4, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 82a2 	beq.w	8002184 <HAL_RCC_OscConfig+0x620>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	f013 0f02 	tst.w	r3, #2
 8001c46:	f000 809c 	beq.w	8001d82 <HAL_RCC_OscConfig+0x21e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001c4a:	4b80      	ldr	r3, [pc, #512]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f013 0f0c 	tst.w	r3, #12
 8001c52:	d072      	beq.n	8001d3a <HAL_RCC_OscConfig+0x1d6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001c54:	4b7d      	ldr	r3, [pc, #500]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	f003 030c 	and.w	r3, r3, #12
 8001c5c:	2b08      	cmp	r3, #8
 8001c5e:	d067      	beq.n	8001d30 <HAL_RCC_OscConfig+0x1cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c60:	6923      	ldr	r3, [r4, #16]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 80cb 	beq.w	8001dfe <HAL_RCC_OscConfig+0x29a>
 8001c68:	2201      	movs	r2, #1
 8001c6a:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6e:	fab3 f383 	clz	r3, r3
 8001c72:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c76:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c7e:	f7ff fa01 	bl	8001084 <HAL_GetTick>
 8001c82:	4605      	mov	r5, r0
 8001c84:	2302      	movs	r3, #2
 8001c86:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8a:	4b70      	ldr	r3, [pc, #448]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001c8c:	6819      	ldr	r1, [r3, #0]
 8001c8e:	2302      	movs	r3, #2
 8001c90:	fa93 f3a3 	rbit	r3, r3
 8001c94:	fab3 f383 	clz	r3, r3
 8001c98:	f003 031f 	and.w	r3, r3, #31
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	4219      	tst	r1, r3
 8001ca4:	f040 809c 	bne.w	8001de0 <HAL_RCC_OscConfig+0x27c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ca8:	f7ff f9ec 	bl	8001084 <HAL_GetTick>
 8001cac:	1b40      	subs	r0, r0, r5
 8001cae:	2802      	cmp	r0, #2
 8001cb0:	d9e8      	bls.n	8001c84 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001cb2:	2003      	movs	r0, #3
 8001cb4:	e26d      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cb6:	4a65      	ldr	r2, [pc, #404]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001cb8:	6813      	ldr	r3, [r2, #0]
 8001cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	e77a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x54>
 8001cc2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cc6:	d009      	beq.n	8001cdc <HAL_RCC_OscConfig+0x178>
 8001cc8:	4b60      	ldr	r3, [pc, #384]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001cd8:	601a      	str	r2, [r3, #0]
 8001cda:	e76d      	b.n	8001bb8 <HAL_RCC_OscConfig+0x54>
 8001cdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ce0:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	e760      	b.n	8001bb8 <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 8001cf6:	f7ff f9c5 	bl	8001084 <HAL_GetTick>
 8001cfa:	4605      	mov	r5, r0
 8001cfc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d00:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d04:	4b51      	ldr	r3, [pc, #324]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001d06:	6819      	ldr	r1, [r3, #0]
 8001d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d0c:	fa93 f3a3 	rbit	r3, r3
 8001d10:	fab3 f383 	clz	r3, r3
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	2201      	movs	r2, #1
 8001d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1e:	4219      	tst	r1, r3
 8001d20:	d08e      	beq.n	8001c40 <HAL_RCC_OscConfig+0xdc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d22:	f7ff f9af 	bl	8001084 <HAL_GetTick>
 8001d26:	1b40      	subs	r0, r0, r5
 8001d28:	2864      	cmp	r0, #100	; 0x64
 8001d2a:	d9e7      	bls.n	8001cfc <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	e230      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d30:	4b46      	ldr	r3, [pc, #280]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001d38:	d192      	bne.n	8001c60 <HAL_RCC_OscConfig+0xfc>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d40:	4b42      	ldr	r3, [pc, #264]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001d42:	6819      	ldr	r1, [r3, #0]
 8001d44:	2302      	movs	r3, #2
 8001d46:	fa93 f3a3 	rbit	r3, r3
 8001d4a:	fab3 f383 	clz	r3, r3
 8001d4e:	f003 031f 	and.w	r3, r3, #31
 8001d52:	2201      	movs	r2, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	4219      	tst	r1, r3
 8001d5a:	d004      	beq.n	8001d66 <HAL_RCC_OscConfig+0x202>
 8001d5c:	6923      	ldr	r3, [r4, #16]
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d001      	beq.n	8001d66 <HAL_RCC_OscConfig+0x202>
        return HAL_ERROR;
 8001d62:	2001      	movs	r0, #1
 8001d64:	e215      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d66:	4839      	ldr	r0, [pc, #228]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001d68:	6803      	ldr	r3, [r0, #0]
 8001d6a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001d6e:	6961      	ldr	r1, [r4, #20]
 8001d70:	22f8      	movs	r2, #248	; 0xf8
 8001d72:	fa92 f2a2 	rbit	r2, r2
 8001d76:	fab2 f282 	clz	r2, r2
 8001d7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	f013 0f08 	tst.w	r3, #8
 8001d88:	f000 808c 	beq.w	8001ea4 <HAL_RCC_OscConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d8c:	69a3      	ldr	r3, [r4, #24]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d060      	beq.n	8001e54 <HAL_RCC_OscConfig+0x2f0>
 8001d92:	2101      	movs	r1, #1
 8001d94:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d98:	fab2 f282 	clz	r2, r2
 8001d9c:	4b2c      	ldr	r3, [pc, #176]	; (8001e50 <HAL_RCC_OscConfig+0x2ec>)
 8001d9e:	4413      	add	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da4:	f7ff f96e 	bl	8001084 <HAL_GetTick>
 8001da8:	4605      	mov	r5, r0
 8001daa:	2302      	movs	r3, #2
 8001dac:	fa93 f2a3 	rbit	r2, r3
 8001db0:	fa93 f2a3 	rbit	r2, r3
 8001db4:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db8:	4a24      	ldr	r2, [pc, #144]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001dba:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001dbc:	fa93 f3a3 	rbit	r3, r3
 8001dc0:	fab3 f383 	clz	r3, r3
 8001dc4:	f003 031f 	and.w	r3, r3, #31
 8001dc8:	2201      	movs	r2, #1
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	4219      	tst	r1, r3
 8001dd0:	d168      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dd2:	f7ff f957 	bl	8001084 <HAL_GetTick>
 8001dd6:	1b40      	subs	r0, r0, r5
 8001dd8:	2802      	cmp	r0, #2
 8001dda:	d9e6      	bls.n	8001daa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001ddc:	2003      	movs	r0, #3
 8001dde:	e1d8      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de0:	481a      	ldr	r0, [pc, #104]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001de2:	6803      	ldr	r3, [r0, #0]
 8001de4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001de8:	6961      	ldr	r1, [r4, #20]
 8001dea:	22f8      	movs	r2, #248	; 0xf8
 8001dec:	fa92 f2a2 	rbit	r2, r2
 8001df0:	fab2 f282 	clz	r2, r2
 8001df4:	fa01 f202 	lsl.w	r2, r1, r2
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	6003      	str	r3, [r0, #0]
 8001dfc:	e7c1      	b.n	8001d82 <HAL_RCC_OscConfig+0x21e>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001e16:	f7ff f935 	bl	8001084 <HAL_GetTick>
 8001e1a:	4605      	mov	r5, r0
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_RCC_OscConfig+0x2e8>)
 8001e24:	6819      	ldr	r1, [r3, #0]
 8001e26:	2302      	movs	r3, #2
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	f003 031f 	and.w	r3, r3, #31
 8001e34:	2201      	movs	r2, #1
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	4219      	tst	r1, r3
 8001e3c:	d0a1      	beq.n	8001d82 <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e3e:	f7ff f921 	bl	8001084 <HAL_GetTick>
 8001e42:	1b40      	subs	r0, r0, r5
 8001e44:	2802      	cmp	r0, #2
 8001e46:	d9e9      	bls.n	8001e1c <HAL_RCC_OscConfig+0x2b8>
            return HAL_TIMEOUT;
 8001e48:	2003      	movs	r0, #3
 8001e4a:	e1a2      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	10908120 	.word	0x10908120
 8001e54:	2201      	movs	r2, #1
 8001e56:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5a:	fab2 f282 	clz	r2, r2
 8001e5e:	4bbc      	ldr	r3, [pc, #752]	; (8002150 <HAL_RCC_OscConfig+0x5ec>)
 8001e60:	4413      	add	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e68:	f7ff f90c 	bl	8001084 <HAL_GetTick>
 8001e6c:	4605      	mov	r5, r0
 8001e6e:	2302      	movs	r3, #2
 8001e70:	fa93 f2a3 	rbit	r2, r3
 8001e74:	fa93 f2a3 	rbit	r2, r3
 8001e78:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e7c:	4ab5      	ldr	r2, [pc, #724]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001e7e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	fab3 f383 	clz	r3, r3
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	4219      	tst	r1, r3
 8001e94:	d006      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e96:	f7ff f8f5 	bl	8001084 <HAL_GetTick>
 8001e9a:	1b40      	subs	r0, r0, r5
 8001e9c:	2802      	cmp	r0, #2
 8001e9e:	d9e6      	bls.n	8001e6e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	e176      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	f013 0f04 	tst.w	r3, #4
 8001eaa:	f000 80b3 	beq.w	8002014 <HAL_RCC_OscConfig+0x4b0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eae:	4ba9      	ldr	r3, [pc, #676]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001eb0:	69db      	ldr	r3, [r3, #28]
 8001eb2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001eb6:	d126      	bne.n	8001f06 <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb8:	4ba6      	ldr	r3, [pc, #664]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001eba:	69da      	ldr	r2, [r3, #28]
 8001ebc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ec0:	61da      	str	r2, [r3, #28]
 8001ec2:	69db      	ldr	r3, [r3, #28]
 8001ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001ecc:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ece:	4ba2      	ldr	r3, [pc, #648]	; (8002158 <HAL_RCC_OscConfig+0x5f4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001ed6:	d018      	beq.n	8001f0a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ed8:	68e3      	ldr	r3, [r4, #12]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d029      	beq.n	8001f32 <HAL_RCC_OscConfig+0x3ce>
 8001ede:	bb73      	cbnz	r3, 8001f3e <HAL_RCC_OscConfig+0x3da>
 8001ee0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ee4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001ee8:	6a1a      	ldr	r2, [r3, #32]
 8001eea:	f022 0201 	bic.w	r2, r2, #1
 8001eee:	621a      	str	r2, [r3, #32]
 8001ef0:	6a1a      	ldr	r2, [r3, #32]
 8001ef2:	f022 0204 	bic.w	r2, r2, #4
 8001ef6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ef8:	68e3      	ldr	r3, [r4, #12]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d05d      	beq.n	8001fba <HAL_RCC_OscConfig+0x456>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001efe:	f7ff f8c1 	bl	8001084 <HAL_GetTick>
 8001f02:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f04:	e047      	b.n	8001f96 <HAL_RCC_OscConfig+0x432>
    FlagStatus       pwrclkchanged = RESET;
 8001f06:	2500      	movs	r5, #0
 8001f08:	e7e1      	b.n	8001ece <HAL_RCC_OscConfig+0x36a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f0a:	4a93      	ldr	r2, [pc, #588]	; (8002158 <HAL_RCC_OscConfig+0x5f4>)
 8001f0c:	6813      	ldr	r3, [r2, #0]
 8001f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f12:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001f14:	f7ff f8b6 	bl	8001084 <HAL_GetTick>
 8001f18:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1a:	4b8f      	ldr	r3, [pc, #572]	; (8002158 <HAL_RCC_OscConfig+0x5f4>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f22:	d1d9      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f24:	f7ff f8ae 	bl	8001084 <HAL_GetTick>
 8001f28:	1b80      	subs	r0, r0, r6
 8001f2a:	2864      	cmp	r0, #100	; 0x64
 8001f2c:	d9f5      	bls.n	8001f1a <HAL_RCC_OscConfig+0x3b6>
          return HAL_TIMEOUT;
 8001f2e:	2003      	movs	r0, #3
 8001f30:	e12f      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f32:	4a88      	ldr	r2, [pc, #544]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001f34:	6a13      	ldr	r3, [r2, #32]
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6213      	str	r3, [r2, #32]
 8001f3c:	e7dc      	b.n	8001ef8 <HAL_RCC_OscConfig+0x394>
 8001f3e:	2b05      	cmp	r3, #5
 8001f40:	d009      	beq.n	8001f56 <HAL_RCC_OscConfig+0x3f2>
 8001f42:	4b84      	ldr	r3, [pc, #528]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001f44:	6a1a      	ldr	r2, [r3, #32]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	621a      	str	r2, [r3, #32]
 8001f4c:	6a1a      	ldr	r2, [r3, #32]
 8001f4e:	f022 0204 	bic.w	r2, r2, #4
 8001f52:	621a      	str	r2, [r3, #32]
 8001f54:	e7d0      	b.n	8001ef8 <HAL_RCC_OscConfig+0x394>
 8001f56:	4b7f      	ldr	r3, [pc, #508]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001f58:	6a1a      	ldr	r2, [r3, #32]
 8001f5a:	f042 0204 	orr.w	r2, r2, #4
 8001f5e:	621a      	str	r2, [r3, #32]
 8001f60:	6a1a      	ldr	r2, [r3, #32]
 8001f62:	f042 0201 	orr.w	r2, r2, #1
 8001f66:	621a      	str	r2, [r3, #32]
 8001f68:	e7c6      	b.n	8001ef8 <HAL_RCC_OscConfig+0x394>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f6a:	4b7a      	ldr	r3, [pc, #488]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001f6c:	6a19      	ldr	r1, [r3, #32]
 8001f6e:	2302      	movs	r3, #2
 8001f70:	fa93 f3a3 	rbit	r3, r3
 8001f74:	fab3 f383 	clz	r3, r3
 8001f78:	f003 031f 	and.w	r3, r3, #31
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	4219      	tst	r1, r3
 8001f84:	d145      	bne.n	8002012 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f86:	f7ff f87d 	bl	8001084 <HAL_GetTick>
 8001f8a:	1b80      	subs	r0, r0, r6
 8001f8c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f90:	4298      	cmp	r0, r3
 8001f92:	f200 80f9 	bhi.w	8002188 <HAL_RCC_OscConfig+0x624>
 8001f96:	2302      	movs	r3, #2
 8001f98:	fa93 f2a3 	rbit	r2, r3
 8001f9c:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fa0:	fab3 f383 	clz	r3, r3
 8001fa4:	095b      	lsrs	r3, r3, #5
 8001fa6:	f043 0302 	orr.w	r3, r3, #2
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d0dd      	beq.n	8001f6a <HAL_RCC_OscConfig+0x406>
 8001fae:	2302      	movs	r3, #2
 8001fb0:	fa93 f3a3 	rbit	r3, r3
 8001fb4:	4b67      	ldr	r3, [pc, #412]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001fb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001fb8:	e7d9      	b.n	8001f6e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fba:	f7ff f863 	bl	8001084 <HAL_GetTick>
 8001fbe:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fc0:	e015      	b.n	8001fee <HAL_RCC_OscConfig+0x48a>
 8001fc2:	4b64      	ldr	r3, [pc, #400]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8001fc4:	6a19      	ldr	r1, [r3, #32]
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	fa93 f3a3 	rbit	r3, r3
 8001fcc:	fab3 f383 	clz	r3, r3
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	4219      	tst	r1, r3
 8001fdc:	d019      	beq.n	8002012 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fde:	f7ff f851 	bl	8001084 <HAL_GetTick>
 8001fe2:	1b80      	subs	r0, r0, r6
 8001fe4:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fe8:	4298      	cmp	r0, r3
 8001fea:	f200 80cf 	bhi.w	800218c <HAL_RCC_OscConfig+0x628>
 8001fee:	2302      	movs	r3, #2
 8001ff0:	fa93 f2a3 	rbit	r2, r3
 8001ff4:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ff8:	fab3 f383 	clz	r3, r3
 8001ffc:	095b      	lsrs	r3, r3, #5
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	2b02      	cmp	r3, #2
 8002004:	d0dd      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x45e>
 8002006:	2302      	movs	r3, #2
 8002008:	fa93 f3a3 	rbit	r3, r3
 800200c:	4b51      	ldr	r3, [pc, #324]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 800200e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002010:	e7d9      	b.n	8001fc6 <HAL_RCC_OscConfig+0x462>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002012:	bbb5      	cbnz	r5, 8002082 <HAL_RCC_OscConfig+0x51e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002014:	69e3      	ldr	r3, [r4, #28]
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80ba 	beq.w	8002190 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800201c:	4a4d      	ldr	r2, [pc, #308]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 800201e:	6852      	ldr	r2, [r2, #4]
 8002020:	f002 020c 	and.w	r2, r2, #12
 8002024:	2a08      	cmp	r2, #8
 8002026:	f000 8099 	beq.w	800215c <HAL_RCC_OscConfig+0x5f8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800202a:	2b02      	cmp	r3, #2
 800202c:	d02f      	beq.n	800208e <HAL_RCC_OscConfig+0x52a>
 800202e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002032:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002036:	fab3 f383 	clz	r3, r3
 800203a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800203e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002048:	f7ff f81c 	bl	8001084 <HAL_GetTick>
 800204c:	4604      	mov	r4, r0
 800204e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002052:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002056:	4b3f      	ldr	r3, [pc, #252]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8002058:	6819      	ldr	r1, [r3, #0]
 800205a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800205e:	fa93 f3a3 	rbit	r3, r3
 8002062:	fab3 f383 	clz	r3, r3
 8002066:	f003 031f 	and.w	r3, r3, #31
 800206a:	2201      	movs	r2, #1
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	4219      	tst	r1, r3
 8002072:	d06b      	beq.n	800214c <HAL_RCC_OscConfig+0x5e8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002074:	f7ff f806 	bl	8001084 <HAL_GetTick>
 8002078:	1b00      	subs	r0, r0, r4
 800207a:	2802      	cmp	r0, #2
 800207c:	d9e7      	bls.n	800204e <HAL_RCC_OscConfig+0x4ea>
          {
            return HAL_TIMEOUT;
 800207e:	2003      	movs	r0, #3
 8002080:	e087      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002082:	4a34      	ldr	r2, [pc, #208]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 8002084:	69d3      	ldr	r3, [r2, #28]
 8002086:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800208a:	61d3      	str	r3, [r2, #28]
 800208c:	e7c2      	b.n	8002014 <HAL_RCC_OscConfig+0x4b0>
 800208e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002092:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002096:	fab3 f383 	clz	r3, r3
 800209a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800209e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020a8:	f7fe ffec 	bl	8001084 <HAL_GetTick>
 80020ac:	4605      	mov	r5, r0
 80020ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020b2:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b6:	4b27      	ldr	r3, [pc, #156]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 80020b8:	6819      	ldr	r1, [r3, #0]
 80020ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	f003 031f 	and.w	r3, r3, #31
 80020ca:	2201      	movs	r2, #1
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	4219      	tst	r1, r3
 80020d2:	d006      	beq.n	80020e2 <HAL_RCC_OscConfig+0x57e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d4:	f7fe ffd6 	bl	8001084 <HAL_GetTick>
 80020d8:	1b40      	subs	r0, r0, r5
 80020da:	2802      	cmp	r0, #2
 80020dc:	d9e7      	bls.n	80020ae <HAL_RCC_OscConfig+0x54a>
            return HAL_TIMEOUT;
 80020de:	2003      	movs	r0, #3
 80020e0:	e057      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e2:	491c      	ldr	r1, [pc, #112]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 80020e4:	684b      	ldr	r3, [r1, #4]
 80020e6:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80020ea:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80020ec:	6a20      	ldr	r0, [r4, #32]
 80020ee:	4302      	orrs	r2, r0
 80020f0:	4313      	orrs	r3, r2
 80020f2:	604b      	str	r3, [r1, #4]
 80020f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020f8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80020fc:	fab3 f383 	clz	r3, r3
 8002100:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002104:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	2201      	movs	r2, #1
 800210c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800210e:	f7fe ffb9 	bl	8001084 <HAL_GetTick>
 8002112:	4604      	mov	r4, r0
 8002114:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002118:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800211c:	4b0d      	ldr	r3, [pc, #52]	; (8002154 <HAL_RCC_OscConfig+0x5f0>)
 800211e:	6819      	ldr	r1, [r3, #0]
 8002120:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002124:	fa93 f3a3 	rbit	r3, r3
 8002128:	fab3 f383 	clz	r3, r3
 800212c:	f003 031f 	and.w	r3, r3, #31
 8002130:	2201      	movs	r2, #1
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	4219      	tst	r1, r3
 8002138:	d106      	bne.n	8002148 <HAL_RCC_OscConfig+0x5e4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800213a:	f7fe ffa3 	bl	8001084 <HAL_GetTick>
 800213e:	1b00      	subs	r0, r0, r4
 8002140:	2802      	cmp	r0, #2
 8002142:	d9e7      	bls.n	8002114 <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
 8002144:	2003      	movs	r0, #3
 8002146:	e024      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }

  return HAL_OK;
 8002148:	2000      	movs	r0, #0
 800214a:	e022      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
 800214c:	2000      	movs	r0, #0
 800214e:	e020      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
 8002150:	10908120 	.word	0x10908120
 8002154:	40021000 	.word	0x40021000
 8002158:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800215c:	2b01      	cmp	r3, #1
 800215e:	d01a      	beq.n	8002196 <HAL_RCC_OscConfig+0x632>
        pll_config = RCC->CFGR;
 8002160:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <HAL_RCC_OscConfig+0x63c>)
 8002162:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002164:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002168:	6a22      	ldr	r2, [r4, #32]
 800216a:	4291      	cmp	r1, r2
 800216c:	d001      	beq.n	8002172 <HAL_RCC_OscConfig+0x60e>
          return HAL_ERROR;
 800216e:	2001      	movs	r0, #1
 8002170:	e00f      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002172:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002176:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002178:	4293      	cmp	r3, r2
 800217a:	d00e      	beq.n	800219a <HAL_RCC_OscConfig+0x636>
          return HAL_ERROR;
 800217c:	2001      	movs	r0, #1
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
    return HAL_ERROR;
 8002180:	2001      	movs	r0, #1
 8002182:	4770      	bx	lr
        return HAL_ERROR;
 8002184:	2001      	movs	r0, #1
 8002186:	e004      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 8002188:	2003      	movs	r0, #3
 800218a:	e002      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 800218c:	2003      	movs	r0, #3
 800218e:	e000      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 8002190:	2000      	movs	r0, #0
}
 8002192:	b002      	add	sp, #8
 8002194:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002196:	2001      	movs	r0, #1
 8002198:	e7fb      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 800219a:	2000      	movs	r0, #0
 800219c:	e7f9      	b.n	8002192 <HAL_RCC_OscConfig+0x62e>
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000

080021a4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <HAL_RCC_GetSysClockFreq+0x5c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021a8:	f003 020c 	and.w	r2, r3, #12
 80021ac:	2a08      	cmp	r2, #8
 80021ae:	d124      	bne.n	80021fa <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021b0:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 80021b4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021b8:	fa92 f2a2 	rbit	r2, r2
 80021bc:	fab2 f282 	clz	r2, r2
 80021c0:	fa21 f202 	lsr.w	r2, r1, r2
 80021c4:	490f      	ldr	r1, [pc, #60]	; (8002204 <HAL_RCC_GetSysClockFreq+0x60>)
 80021c6:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80021c8:	4a0d      	ldr	r2, [pc, #52]	; (8002200 <HAL_RCC_GetSysClockFreq+0x5c>)
 80021ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80021cc:	f002 020f 	and.w	r2, r2, #15
 80021d0:	210f      	movs	r1, #15
 80021d2:	fa91 f1a1 	rbit	r1, r1
 80021d6:	fab1 f181 	clz	r1, r1
 80021da:	40ca      	lsrs	r2, r1
 80021dc:	490a      	ldr	r1, [pc, #40]	; (8002208 <HAL_RCC_GetSysClockFreq+0x64>)
 80021de:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80021e0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80021e4:	d103      	bne.n	80021ee <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021e6:	4b09      	ldr	r3, [pc, #36]	; (800220c <HAL_RCC_GetSysClockFreq+0x68>)
 80021e8:	fb03 f000 	mul.w	r0, r3, r0
 80021ec:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021ee:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_RCC_GetSysClockFreq+0x6c>)
 80021f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80021f4:	fb03 f000 	mul.w	r0, r3, r0
 80021f8:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80021fa:	4805      	ldr	r0, [pc, #20]	; (8002210 <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40021000 	.word	0x40021000
 8002204:	080060dc 	.word	0x080060dc
 8002208:	080060ec 	.word	0x080060ec
 800220c:	003d0900 	.word	0x003d0900
 8002210:	007a1200 	.word	0x007a1200

08002214 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002214:	2800      	cmp	r0, #0
 8002216:	f000 80c1 	beq.w	800239c <HAL_RCC_ClockConfig+0x188>
{
 800221a:	b570      	push	{r4, r5, r6, lr}
 800221c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800221e:	4b61      	ldr	r3, [pc, #388]	; (80023a4 <HAL_RCC_ClockConfig+0x190>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	428b      	cmp	r3, r1
 8002228:	d20c      	bcs.n	8002244 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4a5e      	ldr	r2, [pc, #376]	; (80023a4 <HAL_RCC_ClockConfig+0x190>)
 800222c:	6813      	ldr	r3, [r2, #0]
 800222e:	f023 0307 	bic.w	r3, r3, #7
 8002232:	430b      	orrs	r3, r1
 8002234:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002236:	6813      	ldr	r3, [r2, #0]
 8002238:	f003 0307 	and.w	r3, r3, #7
 800223c:	4299      	cmp	r1, r3
 800223e:	d001      	beq.n	8002244 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8002240:	2001      	movs	r0, #1
 8002242:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002244:	6823      	ldr	r3, [r4, #0]
 8002246:	f013 0f02 	tst.w	r3, #2
 800224a:	d006      	beq.n	800225a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800224c:	4a56      	ldr	r2, [pc, #344]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 800224e:	6853      	ldr	r3, [r2, #4]
 8002250:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002254:	68a0      	ldr	r0, [r4, #8]
 8002256:	4303      	orrs	r3, r0
 8002258:	6053      	str	r3, [r2, #4]
 800225a:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	f013 0f01 	tst.w	r3, #1
 8002262:	d05a      	beq.n	800231a <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002264:	6863      	ldr	r3, [r4, #4]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d02d      	beq.n	80022c6 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800226a:	2b02      	cmp	r3, #2
 800226c:	d040      	beq.n	80022f0 <HAL_RCC_ClockConfig+0xdc>
 800226e:	2202      	movs	r2, #2
 8002270:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002274:	4a4c      	ldr	r2, [pc, #304]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 8002276:	6810      	ldr	r0, [r2, #0]
 8002278:	2202      	movs	r2, #2
 800227a:	fa92 f2a2 	rbit	r2, r2
 800227e:	fab2 f282 	clz	r2, r2
 8002282:	f002 021f 	and.w	r2, r2, #31
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f202 	lsl.w	r2, r1, r2
 800228c:	4210      	tst	r0, r2
 800228e:	f000 8087 	beq.w	80023a0 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002292:	4945      	ldr	r1, [pc, #276]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 8002294:	684a      	ldr	r2, [r1, #4]
 8002296:	f022 0203 	bic.w	r2, r2, #3
 800229a:	4313      	orrs	r3, r2
 800229c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800229e:	f7fe fef1 	bl	8001084 <HAL_GetTick>
 80022a2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022a4:	4b40      	ldr	r3, [pc, #256]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	6862      	ldr	r2, [r4, #4]
 80022ae:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80022b2:	d032      	beq.n	800231a <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b4:	f7fe fee6 	bl	8001084 <HAL_GetTick>
 80022b8:	1b80      	subs	r0, r0, r6
 80022ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80022be:	4298      	cmp	r0, r3
 80022c0:	d9f0      	bls.n	80022a4 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 80022c2:	2003      	movs	r0, #3
 80022c4:	bd70      	pop	{r4, r5, r6, pc}
 80022c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022ca:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	4a36      	ldr	r2, [pc, #216]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 80022d0:	6810      	ldr	r0, [r2, #0]
 80022d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022d6:	fa92 f2a2 	rbit	r2, r2
 80022da:	fab2 f282 	clz	r2, r2
 80022de:	f002 021f 	and.w	r2, r2, #31
 80022e2:	2101      	movs	r1, #1
 80022e4:	fa01 f202 	lsl.w	r2, r1, r2
 80022e8:	4210      	tst	r0, r2
 80022ea:	d1d2      	bne.n	8002292 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80022ec:	2001      	movs	r0, #1
 80022ee:	bd70      	pop	{r4, r5, r6, pc}
 80022f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022f4:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f8:	4a2b      	ldr	r2, [pc, #172]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 80022fa:	6810      	ldr	r0, [r2, #0]
 80022fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002300:	fa92 f2a2 	rbit	r2, r2
 8002304:	fab2 f282 	clz	r2, r2
 8002308:	f002 021f 	and.w	r2, r2, #31
 800230c:	2101      	movs	r1, #1
 800230e:	fa01 f202 	lsl.w	r2, r1, r2
 8002312:	4210      	tst	r0, r2
 8002314:	d1bd      	bne.n	8002292 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8002316:	2001      	movs	r0, #1
 8002318:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800231a:	4b22      	ldr	r3, [pc, #136]	; (80023a4 <HAL_RCC_ClockConfig+0x190>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	429d      	cmp	r5, r3
 8002324:	d20c      	bcs.n	8002340 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4a1f      	ldr	r2, [pc, #124]	; (80023a4 <HAL_RCC_ClockConfig+0x190>)
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f023 0307 	bic.w	r3, r3, #7
 800232e:	432b      	orrs	r3, r5
 8002330:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002332:	6813      	ldr	r3, [r2, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	429d      	cmp	r5, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 800233c:	2001      	movs	r0, #1
}
 800233e:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002340:	6823      	ldr	r3, [r4, #0]
 8002342:	f013 0f04 	tst.w	r3, #4
 8002346:	d006      	beq.n	8002356 <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002348:	4a17      	ldr	r2, [pc, #92]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 800234a:	6853      	ldr	r3, [r2, #4]
 800234c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002350:	68e1      	ldr	r1, [r4, #12]
 8002352:	430b      	orrs	r3, r1
 8002354:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002356:	6823      	ldr	r3, [r4, #0]
 8002358:	f013 0f08 	tst.w	r3, #8
 800235c:	d007      	beq.n	800236e <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 8002360:	6853      	ldr	r3, [r2, #4]
 8002362:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002366:	6921      	ldr	r1, [r4, #16]
 8002368:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800236c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800236e:	f7ff ff19 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <HAL_RCC_ClockConfig+0x194>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800237a:	22f0      	movs	r2, #240	; 0xf0
 800237c:	fa92 f2a2 	rbit	r2, r2
 8002380:	fab2 f282 	clz	r2, r2
 8002384:	40d3      	lsrs	r3, r2
 8002386:	4a09      	ldr	r2, [pc, #36]	; (80023ac <HAL_RCC_ClockConfig+0x198>)
 8002388:	5cd3      	ldrb	r3, [r2, r3]
 800238a:	40d8      	lsrs	r0, r3
 800238c:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <HAL_RCC_ClockConfig+0x19c>)
 800238e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002390:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <HAL_RCC_ClockConfig+0x1a0>)
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	f003 fa38 	bl	8005808 <HAL_InitTick>
  return HAL_OK;
 8002398:	2000      	movs	r0, #0
 800239a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800239c:	2001      	movs	r0, #1
 800239e:	4770      	bx	lr
        return HAL_ERROR;
 80023a0:	2001      	movs	r0, #1
 80023a2:	bd70      	pop	{r4, r5, r6, pc}
 80023a4:	40022000 	.word	0x40022000
 80023a8:	40021000 	.word	0x40021000
 80023ac:	08006120 	.word	0x08006120
 80023b0:	2000000c 	.word	0x2000000c
 80023b4:	20000004 	.word	0x20000004

080023b8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80023b8:	4b01      	ldr	r3, [pc, #4]	; (80023c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023c4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80023c6:	f7ff fff7 	bl	80023b8 <HAL_RCC_GetHCLKFreq>
 80023ca:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023d6:	fa92 f2a2 	rbit	r2, r2
 80023da:	fab2 f282 	clz	r2, r2
 80023de:	40d3      	lsrs	r3, r2
 80023e0:	4a02      	ldr	r2, [pc, #8]	; (80023ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80023e2:	5cd3      	ldrb	r3, [r2, r3]
}    
 80023e4:	40d8      	lsrs	r0, r3
 80023e6:	bd08      	pop	{r3, pc}
 80023e8:	40021000 	.word	0x40021000
 80023ec:	08006130 	.word	0x08006130

080023f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023f0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80023f2:	f7ff ffe1 	bl	80023b8 <HAL_RCC_GetHCLKFreq>
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80023fe:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002402:	fa92 f2a2 	rbit	r2, r2
 8002406:	fab2 f282 	clz	r2, r2
 800240a:	40d3      	lsrs	r3, r2
 800240c:	4a02      	ldr	r2, [pc, #8]	; (8002418 <HAL_RCC_GetPCLK2Freq+0x28>)
 800240e:	5cd3      	ldrb	r3, [r2, r3]
} 
 8002410:	40d8      	lsrs	r0, r3
 8002412:	bd08      	pop	{r3, pc}
 8002414:	40021000 	.word	0x40021000
 8002418:	08006130 	.word	0x08006130

0800241c <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800241c:	230f      	movs	r3, #15
 800241e:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <HAL_RCC_GetClockConfig+0x34>)
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	f002 0203 	and.w	r2, r2, #3
 8002428:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002430:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002438:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	08db      	lsrs	r3, r3, #3
 800243e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002442:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002444:	4b03      	ldr	r3, [pc, #12]	; (8002454 <HAL_RCC_GetClockConfig+0x38>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	600b      	str	r3, [r1, #0]
 800244e:	4770      	bx	lr
 8002450:	40021000 	.word	0x40021000
 8002454:	40022000 	.word	0x40022000

08002458 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245a:	b083      	sub	sp, #12
 800245c:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800245e:	6803      	ldr	r3, [r0, #0]
 8002460:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002464:	d048      	beq.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002466:	4b93      	ldr	r3, [pc, #588]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800246e:	f040 80d5 	bne.w	800261c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	4b90      	ldr	r3, [pc, #576]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002474:	69da      	ldr	r2, [r3, #28]
 8002476:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800247a:	61da      	str	r2, [r3, #28]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002486:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002488:	4b8b      	ldr	r3, [pc, #556]	; (80026b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002490:	f000 80c6 	beq.w	8002620 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002494:	4b87      	ldr	r3, [pc, #540]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002498:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800249c:	d022      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 800249e:	6862      	ldr	r2, [r4, #4]
 80024a0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d01d      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80024a8:	4882      	ldr	r0, [pc, #520]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024aa:	6a01      	ldr	r1, [r0, #32]
 80024ac:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 80024b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024b4:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024b8:	fab2 f282 	clz	r2, r2
 80024bc:	4f7f      	ldr	r7, [pc, #508]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80024be:	443a      	add	r2, r7
 80024c0:	0092      	lsls	r2, r2, #2
 80024c2:	f04f 0e01 	mov.w	lr, #1
 80024c6:	f8c2 e000 	str.w	lr, [r2]
 80024ca:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024ce:	fab3 f383 	clz	r3, r3
 80024d2:	443b      	add	r3, r7
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80024da:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80024dc:	f011 0f01 	tst.w	r1, #1
 80024e0:	f040 80b3 	bne.w	800264a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024e4:	4a73      	ldr	r2, [pc, #460]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024e6:	6a13      	ldr	r3, [r2, #32]
 80024e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024ec:	6861      	ldr	r1, [r4, #4]
 80024ee:	430b      	orrs	r3, r1
 80024f0:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024f2:	2d00      	cmp	r5, #0
 80024f4:	f040 80d5 	bne.w	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	f013 0f01 	tst.w	r3, #1
 80024fe:	d006      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002500:	4a6c      	ldr	r2, [pc, #432]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002502:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002504:	f023 0303 	bic.w	r3, r3, #3
 8002508:	68a1      	ldr	r1, [r4, #8]
 800250a:	430b      	orrs	r3, r1
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	f013 0f02 	tst.w	r3, #2
 8002514:	d006      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002516:	4a67      	ldr	r2, [pc, #412]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002518:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800251a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800251e:	68e1      	ldr	r1, [r4, #12]
 8002520:	430b      	orrs	r3, r1
 8002522:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002524:	6823      	ldr	r3, [r4, #0]
 8002526:	f013 0f04 	tst.w	r3, #4
 800252a:	d006      	beq.n	800253a <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800252c:	4a61      	ldr	r2, [pc, #388]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800252e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002530:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002534:	6921      	ldr	r1, [r4, #16]
 8002536:	430b      	orrs	r3, r1
 8002538:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800253a:	6823      	ldr	r3, [r4, #0]
 800253c:	f013 0f20 	tst.w	r3, #32
 8002540:	d006      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002542:	4a5c      	ldr	r2, [pc, #368]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002544:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002546:	f023 0310 	bic.w	r3, r3, #16
 800254a:	69e1      	ldr	r1, [r4, #28]
 800254c:	430b      	orrs	r3, r1
 800254e:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002550:	6823      	ldr	r3, [r4, #0]
 8002552:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002556:	d006      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002558:	4a56      	ldr	r2, [pc, #344]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800255a:	6853      	ldr	r3, [r2, #4]
 800255c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002560:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002562:	430b      	orrs	r3, r1
 8002564:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002566:	6823      	ldr	r3, [r4, #0]
 8002568:	f013 0f40 	tst.w	r3, #64	; 0x40
 800256c:	d006      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800256e:	4a51      	ldr	r2, [pc, #324]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002570:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002572:	f023 0320 	bic.w	r3, r3, #32
 8002576:	6a21      	ldr	r1, [r4, #32]
 8002578:	430b      	orrs	r3, r1
 800257a:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800257c:	6823      	ldr	r3, [r4, #0]
 800257e:	f013 0f08 	tst.w	r3, #8
 8002582:	d006      	beq.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002584:	4a4b      	ldr	r2, [pc, #300]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002586:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002588:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800258c:	6961      	ldr	r1, [r4, #20]
 800258e:	430b      	orrs	r3, r1
 8002590:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	f013 0f10 	tst.w	r3, #16
 8002598:	d006      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800259a:	4a46      	ldr	r2, [pc, #280]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800259c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800259e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80025a2:	69a1      	ldr	r1, [r4, #24]
 80025a4:	430b      	orrs	r3, r1
 80025a6:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80025ae:	d006      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80025b0:	4a40      	ldr	r2, [pc, #256]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025b2:	6853      	ldr	r3, [r2, #4]
 80025b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80025b8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80025ba:	430b      	orrs	r3, r1
 80025bc:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80025be:	6823      	ldr	r3, [r4, #0]
 80025c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80025c4:	d006      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80025c6:	4a3b      	ldr	r2, [pc, #236]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025c8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80025ca:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80025ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80025d0:	430b      	orrs	r3, r1
 80025d2:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80025da:	d006      	beq.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80025dc:	4a35      	ldr	r2, [pc, #212]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025de:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80025e0:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 80025e4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80025e6:	430b      	orrs	r3, r1
 80025e8:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80025ea:	6823      	ldr	r3, [r4, #0]
 80025ec:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80025f0:	d006      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025f2:	4a30      	ldr	r2, [pc, #192]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80025f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80025fc:	430b      	orrs	r3, r1
 80025fe:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002606:	d053      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002608:	4a2a      	ldr	r2, [pc, #168]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800260a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800260c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002612:	430b      	orrs	r3, r1
 8002614:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002616:	2000      	movs	r0, #0
}
 8002618:	b003      	add	sp, #12
 800261a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 800261c:	2500      	movs	r5, #0
 800261e:	e733      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002620:	4a25      	ldr	r2, [pc, #148]	; (80026b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002622:	6813      	ldr	r3, [r2, #0]
 8002624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002628:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800262a:	f7fe fd2b 	bl	8001084 <HAL_GetTick>
 800262e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002630:	4b21      	ldr	r3, [pc, #132]	; (80026b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002638:	f47f af2c 	bne.w	8002494 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263c:	f7fe fd22 	bl	8001084 <HAL_GetTick>
 8002640:	1b80      	subs	r0, r0, r6
 8002642:	2864      	cmp	r0, #100	; 0x64
 8002644:	d9f4      	bls.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          return HAL_TIMEOUT;
 8002646:	2003      	movs	r0, #3
 8002648:	e7e6      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        tickstart = HAL_GetTick();
 800264a:	f7fe fd1b 	bl	8001084 <HAL_GetTick>
 800264e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002650:	e015      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x226>
 8002652:	4b18      	ldr	r3, [pc, #96]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002654:	6a19      	ldr	r1, [r3, #32]
 8002656:	2302      	movs	r3, #2
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	fab3 f383 	clz	r3, r3
 8002660:	f003 031f 	and.w	r3, r3, #31
 8002664:	2201      	movs	r2, #1
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	4219      	tst	r1, r3
 800266c:	f47f af3a 	bne.w	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002670:	f7fe fd08 	bl	8001084 <HAL_GetTick>
 8002674:	1b80      	subs	r0, r0, r6
 8002676:	f241 3388 	movw	r3, #5000	; 0x1388
 800267a:	4298      	cmp	r0, r3
 800267c:	d816      	bhi.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x254>
 800267e:	2302      	movs	r3, #2
 8002680:	fa93 f2a3 	rbit	r2, r3
 8002684:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	fab3 f383 	clz	r3, r3
 800268c:	095b      	lsrs	r3, r3, #5
 800268e:	f043 0302 	orr.w	r3, r3, #2
 8002692:	2b02      	cmp	r3, #2
 8002694:	d0dd      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002696:	2302      	movs	r3, #2
 8002698:	fa93 f3a3 	rbit	r3, r3
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800269e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80026a0:	e7d9      	b.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a2:	69d3      	ldr	r3, [r2, #28]
 80026a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026a8:	61d3      	str	r3, [r2, #28]
 80026aa:	e725      	b.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 80026ac:	2003      	movs	r0, #3
 80026ae:	e7b3      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  return HAL_OK;
 80026b0:	2000      	movs	r0, #0
 80026b2:	e7b1      	b.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80026b4:	40021000 	.word	0x40021000
 80026b8:	40007000 	.word	0x40007000
 80026bc:	10908100 	.word	0x10908100

080026c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026c0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026c2:	6a03      	ldr	r3, [r0, #32]
 80026c4:	f023 0301 	bic.w	r3, r3, #1
 80026c8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026cc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026ce:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026d4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026d8:	680d      	ldr	r5, [r1, #0]
 80026da:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80026dc:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80026e0:	688d      	ldr	r5, [r1, #8]
 80026e2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026e4:	4d1c      	ldr	r5, [pc, #112]	; (8002758 <TIM_OC1_SetConfig+0x98>)
 80026e6:	42a8      	cmp	r0, r5
 80026e8:	d00f      	beq.n	800270a <TIM_OC1_SetConfig+0x4a>
 80026ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80026ee:	42a8      	cmp	r0, r5
 80026f0:	d00b      	beq.n	800270a <TIM_OC1_SetConfig+0x4a>
 80026f2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80026f6:	42a8      	cmp	r0, r5
 80026f8:	d007      	beq.n	800270a <TIM_OC1_SetConfig+0x4a>
 80026fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80026fe:	42a8      	cmp	r0, r5
 8002700:	d003      	beq.n	800270a <TIM_OC1_SetConfig+0x4a>
 8002702:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002706:	42a8      	cmp	r0, r5
 8002708:	d105      	bne.n	8002716 <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800270a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800270e:	68cd      	ldr	r5, [r1, #12]
 8002710:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002712:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002716:	4d10      	ldr	r5, [pc, #64]	; (8002758 <TIM_OC1_SetConfig+0x98>)
 8002718:	42a8      	cmp	r0, r5
 800271a:	d00f      	beq.n	800273c <TIM_OC1_SetConfig+0x7c>
 800271c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002720:	42a8      	cmp	r0, r5
 8002722:	d00b      	beq.n	800273c <TIM_OC1_SetConfig+0x7c>
 8002724:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002728:	42a8      	cmp	r0, r5
 800272a:	d007      	beq.n	800273c <TIM_OC1_SetConfig+0x7c>
 800272c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002730:	42a8      	cmp	r0, r5
 8002732:	d003      	beq.n	800273c <TIM_OC1_SetConfig+0x7c>
 8002734:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002738:	42a8      	cmp	r0, r5
 800273a:	d105      	bne.n	8002748 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800273c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002740:	694d      	ldr	r5, [r1, #20]
 8002742:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002744:	698d      	ldr	r5, [r1, #24]
 8002746:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002748:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800274a:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800274c:	684a      	ldr	r2, [r1, #4]
 800274e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002750:	6203      	str	r3, [r0, #32]
}
 8002752:	bc30      	pop	{r4, r5}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40012c00 	.word	0x40012c00

0800275c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800275c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800275e:	6a03      	ldr	r3, [r0, #32]
 8002760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002764:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002766:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002768:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800276a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800276c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002770:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002774:	680d      	ldr	r5, [r1, #0]
 8002776:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002778:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800277c:	688d      	ldr	r5, [r1, #8]
 800277e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002782:	4d18      	ldr	r5, [pc, #96]	; (80027e4 <TIM_OC3_SetConfig+0x88>)
 8002784:	42a8      	cmp	r0, r5
 8002786:	d025      	beq.n	80027d4 <TIM_OC3_SetConfig+0x78>
 8002788:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800278c:	42a8      	cmp	r0, r5
 800278e:	d021      	beq.n	80027d4 <TIM_OC3_SetConfig+0x78>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002790:	4d14      	ldr	r5, [pc, #80]	; (80027e4 <TIM_OC3_SetConfig+0x88>)
 8002792:	42a8      	cmp	r0, r5
 8002794:	d00f      	beq.n	80027b6 <TIM_OC3_SetConfig+0x5a>
 8002796:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800279a:	42a8      	cmp	r0, r5
 800279c:	d00b      	beq.n	80027b6 <TIM_OC3_SetConfig+0x5a>
 800279e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80027a2:	42a8      	cmp	r0, r5
 80027a4:	d007      	beq.n	80027b6 <TIM_OC3_SetConfig+0x5a>
 80027a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027aa:	42a8      	cmp	r0, r5
 80027ac:	d003      	beq.n	80027b6 <TIM_OC3_SetConfig+0x5a>
 80027ae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027b2:	42a8      	cmp	r0, r5
 80027b4:	d107      	bne.n	80027c6 <TIM_OC3_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027b6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80027ba:	694d      	ldr	r5, [r1, #20]
 80027bc:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027c0:	698d      	ldr	r5, [r1, #24]
 80027c2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027c6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027c8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80027ca:	684a      	ldr	r2, [r1, #4]
 80027cc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027ce:	6203      	str	r3, [r0, #32]
}
 80027d0:	bc30      	pop	{r4, r5}
 80027d2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80027d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80027d8:	68cd      	ldr	r5, [r1, #12]
 80027da:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80027de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027e2:	e7d5      	b.n	8002790 <TIM_OC3_SetConfig+0x34>
 80027e4:	40012c00 	.word	0x40012c00

080027e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027e8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027ea:	6a03      	ldr	r3, [r0, #32]
 80027ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027f0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027f2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027f4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027f6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027f8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80027fc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002800:	680d      	ldr	r5, [r1, #0]
 8002802:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002806:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800280a:	688d      	ldr	r5, [r1, #8]
 800280c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002810:	4d0f      	ldr	r5, [pc, #60]	; (8002850 <TIM_OC4_SetConfig+0x68>)
 8002812:	42a8      	cmp	r0, r5
 8002814:	d00f      	beq.n	8002836 <TIM_OC4_SetConfig+0x4e>
 8002816:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800281a:	42a8      	cmp	r0, r5
 800281c:	d00b      	beq.n	8002836 <TIM_OC4_SetConfig+0x4e>
 800281e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002822:	42a8      	cmp	r0, r5
 8002824:	d007      	beq.n	8002836 <TIM_OC4_SetConfig+0x4e>
 8002826:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800282a:	42a8      	cmp	r0, r5
 800282c:	d003      	beq.n	8002836 <TIM_OC4_SetConfig+0x4e>
 800282e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002832:	42a8      	cmp	r0, r5
 8002834:	d104      	bne.n	8002840 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002836:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800283a:	694d      	ldr	r5, [r1, #20]
 800283c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002840:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002842:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002844:	684a      	ldr	r2, [r1, #4]
 8002846:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002848:	6203      	str	r3, [r0, #32]
}
 800284a:	bc30      	pop	{r4, r5}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40012c00 	.word	0x40012c00

08002854 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002854:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002856:	6a03      	ldr	r3, [r0, #32]
 8002858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800285e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002860:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002862:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002864:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002868:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800286c:	680d      	ldr	r5, [r1, #0]
 800286e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002870:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002874:	688d      	ldr	r5, [r1, #8]
 8002876:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800287a:	4d0f      	ldr	r5, [pc, #60]	; (80028b8 <TIM_OC5_SetConfig+0x64>)
 800287c:	42a8      	cmp	r0, r5
 800287e:	d00f      	beq.n	80028a0 <TIM_OC5_SetConfig+0x4c>
 8002880:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002884:	42a8      	cmp	r0, r5
 8002886:	d00b      	beq.n	80028a0 <TIM_OC5_SetConfig+0x4c>
 8002888:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800288c:	42a8      	cmp	r0, r5
 800288e:	d007      	beq.n	80028a0 <TIM_OC5_SetConfig+0x4c>
 8002890:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002894:	42a8      	cmp	r0, r5
 8002896:	d003      	beq.n	80028a0 <TIM_OC5_SetConfig+0x4c>
 8002898:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800289c:	42a8      	cmp	r0, r5
 800289e:	d104      	bne.n	80028aa <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80028a0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80028a4:	694d      	ldr	r5, [r1, #20]
 80028a6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028aa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028ac:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80028ae:	684a      	ldr	r2, [r1, #4]
 80028b0:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028b2:	6203      	str	r3, [r0, #32]
}
 80028b4:	bc30      	pop	{r4, r5}
 80028b6:	4770      	bx	lr
 80028b8:	40012c00 	.word	0x40012c00

080028bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80028bc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028be:	6a03      	ldr	r3, [r0, #32]
 80028c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028c4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028c6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028c8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80028ca:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80028cc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80028d0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028d4:	680d      	ldr	r5, [r1, #0]
 80028d6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80028da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80028de:	688d      	ldr	r5, [r1, #8]
 80028e0:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028e4:	4d0f      	ldr	r5, [pc, #60]	; (8002924 <TIM_OC6_SetConfig+0x68>)
 80028e6:	42a8      	cmp	r0, r5
 80028e8:	d00f      	beq.n	800290a <TIM_OC6_SetConfig+0x4e>
 80028ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80028ee:	42a8      	cmp	r0, r5
 80028f0:	d00b      	beq.n	800290a <TIM_OC6_SetConfig+0x4e>
 80028f2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80028f6:	42a8      	cmp	r0, r5
 80028f8:	d007      	beq.n	800290a <TIM_OC6_SetConfig+0x4e>
 80028fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028fe:	42a8      	cmp	r0, r5
 8002900:	d003      	beq.n	800290a <TIM_OC6_SetConfig+0x4e>
 8002902:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002906:	42a8      	cmp	r0, r5
 8002908:	d104      	bne.n	8002914 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800290a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800290e:	694d      	ldr	r5, [r1, #20]
 8002910:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002914:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002916:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002918:	684a      	ldr	r2, [r1, #4]
 800291a:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800291c:	6203      	str	r3, [r0, #32]
}
 800291e:	bc30      	pop	{r4, r5}
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40012c00 	.word	0x40012c00

08002928 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002928:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800292a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800292c:	6a04      	ldr	r4, [r0, #32]
 800292e:	f024 0401 	bic.w	r4, r4, #1
 8002932:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002934:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002936:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800293a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800293e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002942:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002944:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002946:	6203      	str	r3, [r0, #32]
}
 8002948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800294c:	4770      	bx	lr

0800294e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800294e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002950:	6a03      	ldr	r3, [r0, #32]
 8002952:	f023 0310 	bic.w	r3, r3, #16
 8002956:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002958:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800295a:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800295c:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002960:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002964:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002968:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800296c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800296e:	6203      	str	r3, [r0, #32]
}
 8002970:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002974:	4770      	bx	lr

08002976 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002976:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002978:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800297c:	4319      	orrs	r1, r3
 800297e:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002982:	6081      	str	r1, [r0, #8]
 8002984:	4770      	bx	lr
	...

08002988 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8002988:	2302      	movs	r3, #2
 800298a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800298e:	6802      	ldr	r2, [r0, #0]
 8002990:	6891      	ldr	r1, [r2, #8]
 8002992:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <HAL_TIM_Base_Start+0x2c>)
 8002994:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002996:	2b06      	cmp	r3, #6
 8002998:	d006      	beq.n	80029a8 <HAL_TIM_Base_Start+0x20>
 800299a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800299e:	d003      	beq.n	80029a8 <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 80029a0:	6813      	ldr	r3, [r2, #0]
 80029a2:	f043 0301 	orr.w	r3, r3, #1
 80029a6:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80029a8:	2301      	movs	r3, #1
 80029aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80029ae:	2000      	movs	r0, #0
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	00010007 	.word	0x00010007

080029b8 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029b8:	6802      	ldr	r2, [r0, #0]
 80029ba:	68d3      	ldr	r3, [r2, #12]
 80029bc:	f043 0301 	orr.w	r3, r3, #1
 80029c0:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029c2:	6802      	ldr	r2, [r0, #0]
 80029c4:	6891      	ldr	r1, [r2, #8]
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_TIM_Base_Start_IT+0x28>)
 80029c8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ca:	2b06      	cmp	r3, #6
 80029cc:	d006      	beq.n	80029dc <HAL_TIM_Base_Start_IT+0x24>
 80029ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029d2:	d003      	beq.n	80029dc <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 80029d4:	6813      	ldr	r3, [r2, #0]
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	6013      	str	r3, [r2, #0]
}
 80029dc:	2000      	movs	r0, #0
 80029de:	4770      	bx	lr
 80029e0:	00010007 	.word	0x00010007

080029e4 <HAL_TIM_PWM_MspInit>:
{
 80029e4:	4770      	bx	lr

080029e6 <HAL_TIM_OC_DelayElapsedCallback>:
{
 80029e6:	4770      	bx	lr

080029e8 <HAL_TIM_IC_CaptureCallback>:
{
 80029e8:	4770      	bx	lr

080029ea <HAL_TIM_PWM_PulseFinishedCallback>:
{
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_TriggerCallback>:
{
 80029ec:	4770      	bx	lr

080029ee <HAL_TIM_IRQHandler>:
{
 80029ee:	b510      	push	{r4, lr}
 80029f0:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029f2:	6803      	ldr	r3, [r0, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	f012 0f02 	tst.w	r2, #2
 80029fa:	d011      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	f012 0f02 	tst.w	r2, #2
 8002a02:	d00d      	beq.n	8002a20 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a04:	f06f 0202 	mvn.w	r2, #2
 8002a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a0e:	6803      	ldr	r3, [r0, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	f013 0f03 	tst.w	r3, #3
 8002a16:	d079      	beq.n	8002b0c <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002a18:	f7ff ffe6 	bl	80029e8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a20:	6823      	ldr	r3, [r4, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	f012 0f04 	tst.w	r2, #4
 8002a28:	d012      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	f012 0f04 	tst.w	r2, #4
 8002a30:	d00e      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a32:	f06f 0204 	mvn.w	r2, #4
 8002a36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002a44:	d068      	beq.n	8002b18 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a46:	4620      	mov	r0, r4
 8002a48:	f7ff ffce 	bl	80029e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	691a      	ldr	r2, [r3, #16]
 8002a54:	f012 0f08 	tst.w	r2, #8
 8002a58:	d012      	beq.n	8002a80 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	f012 0f08 	tst.w	r2, #8
 8002a60:	d00e      	beq.n	8002a80 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a62:	f06f 0208 	mvn.w	r2, #8
 8002a66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a68:	2304      	movs	r3, #4
 8002a6a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a6c:	6823      	ldr	r3, [r4, #0]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	f013 0f03 	tst.w	r3, #3
 8002a74:	d057      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a76:	4620      	mov	r0, r4
 8002a78:	f7ff ffb6 	bl	80029e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a80:	6823      	ldr	r3, [r4, #0]
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	f012 0f10 	tst.w	r2, #16
 8002a88:	d012      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	f012 0f10 	tst.w	r2, #16
 8002a90:	d00e      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a92:	f06f 0210 	mvn.w	r2, #16
 8002a96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a98:	2308      	movs	r3, #8
 8002a9a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a9c:	6823      	ldr	r3, [r4, #0]
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002aa4:	d046      	beq.n	8002b34 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7ff ff9e 	bl	80029e8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aac:	2300      	movs	r3, #0
 8002aae:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	691a      	ldr	r2, [r3, #16]
 8002ab4:	f012 0f01 	tst.w	r2, #1
 8002ab8:	d003      	beq.n	8002ac2 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	f012 0f01 	tst.w	r2, #1
 8002ac0:	d13f      	bne.n	8002b42 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ac2:	6823      	ldr	r3, [r4, #0]
 8002ac4:	691a      	ldr	r2, [r3, #16]
 8002ac6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002aca:	d003      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002acc:	68da      	ldr	r2, [r3, #12]
 8002ace:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002ad2:	d13d      	bne.n	8002b50 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002adc:	d003      	beq.n	8002ae6 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002ae4:	d13b      	bne.n	8002b5e <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ae6:	6823      	ldr	r3, [r4, #0]
 8002ae8:	691a      	ldr	r2, [r3, #16]
 8002aea:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002aee:	d003      	beq.n	8002af8 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002af6:	d139      	bne.n	8002b6c <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002af8:	6823      	ldr	r3, [r4, #0]
 8002afa:	691a      	ldr	r2, [r3, #16]
 8002afc:	f012 0f20 	tst.w	r2, #32
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	f012 0f20 	tst.w	r2, #32
 8002b08:	d137      	bne.n	8002b7a <HAL_TIM_IRQHandler+0x18c>
 8002b0a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0c:	f7ff ff6b 	bl	80029e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	4620      	mov	r0, r4
 8002b12:	f7ff ff6a 	bl	80029ea <HAL_TIM_PWM_PulseFinishedCallback>
 8002b16:	e781      	b.n	8002a1c <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b18:	4620      	mov	r0, r4
 8002b1a:	f7ff ff64 	bl	80029e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f7ff ff63 	bl	80029ea <HAL_TIM_PWM_PulseFinishedCallback>
 8002b24:	e792      	b.n	8002a4c <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b26:	4620      	mov	r0, r4
 8002b28:	f7ff ff5d 	bl	80029e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7ff ff5c 	bl	80029ea <HAL_TIM_PWM_PulseFinishedCallback>
 8002b32:	e7a3      	b.n	8002a7c <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b34:	4620      	mov	r0, r4
 8002b36:	f7ff ff56 	bl	80029e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	f7ff ff55 	bl	80029ea <HAL_TIM_PWM_PulseFinishedCallback>
 8002b40:	e7b4      	b.n	8002aac <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b42:	f06f 0201 	mvn.w	r2, #1
 8002b46:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b48:	4620      	mov	r0, r4
 8002b4a:	f002 fe2f 	bl	80057ac <HAL_TIM_PeriodElapsedCallback>
 8002b4e:	e7b8      	b.n	8002ac2 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b54:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002b56:	4620      	mov	r0, r4
 8002b58:	f000 fb51 	bl	80031fe <HAL_TIMEx_BreakCallback>
 8002b5c:	e7ba      	b.n	8002ad4 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b5e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002b62:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002b64:	4620      	mov	r0, r4
 8002b66:	f000 fb4b 	bl	8003200 <HAL_TIMEx_Break2Callback>
 8002b6a:	e7bc      	b.n	8002ae6 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b70:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002b72:	4620      	mov	r0, r4
 8002b74:	f7ff ff3a 	bl	80029ec <HAL_TIM_TriggerCallback>
 8002b78:	e7be      	b.n	8002af8 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b7a:	f06f 0220 	mvn.w	r2, #32
 8002b7e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002b80:	4620      	mov	r0, r4
 8002b82:	f000 fb3b 	bl	80031fc <HAL_TIMEx_CommutCallback>
}
 8002b86:	e7c0      	b.n	8002b0a <HAL_TIM_IRQHandler+0x11c>

08002b88 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002b88:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b8a:	4a2c      	ldr	r2, [pc, #176]	; (8002c3c <TIM_Base_SetConfig+0xb4>)
 8002b8c:	4290      	cmp	r0, r2
 8002b8e:	d00e      	beq.n	8002bae <TIM_Base_SetConfig+0x26>
 8002b90:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b94:	d00b      	beq.n	8002bae <TIM_Base_SetConfig+0x26>
 8002b96:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002b9a:	4290      	cmp	r0, r2
 8002b9c:	d007      	beq.n	8002bae <TIM_Base_SetConfig+0x26>
 8002b9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ba2:	4290      	cmp	r0, r2
 8002ba4:	d003      	beq.n	8002bae <TIM_Base_SetConfig+0x26>
 8002ba6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002baa:	4290      	cmp	r0, r2
 8002bac:	d103      	bne.n	8002bb6 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002bb2:	684a      	ldr	r2, [r1, #4]
 8002bb4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bb6:	4a21      	ldr	r2, [pc, #132]	; (8002c3c <TIM_Base_SetConfig+0xb4>)
 8002bb8:	4290      	cmp	r0, r2
 8002bba:	d01a      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bbc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002bc0:	d017      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bc2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002bc6:	4290      	cmp	r0, r2
 8002bc8:	d013      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bce:	4290      	cmp	r0, r2
 8002bd0:	d00f      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bd2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002bd6:	4290      	cmp	r0, r2
 8002bd8:	d00b      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bda:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002bde:	4290      	cmp	r0, r2
 8002be0:	d007      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002be2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002be6:	4290      	cmp	r0, r2
 8002be8:	d003      	beq.n	8002bf2 <TIM_Base_SetConfig+0x6a>
 8002bea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bee:	4290      	cmp	r0, r2
 8002bf0:	d103      	bne.n	8002bfa <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf6:	68ca      	ldr	r2, [r1, #12]
 8002bf8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bfe:	694a      	ldr	r2, [r1, #20]
 8002c00:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002c02:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c04:	688b      	ldr	r3, [r1, #8]
 8002c06:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002c08:	680b      	ldr	r3, [r1, #0]
 8002c0a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <TIM_Base_SetConfig+0xb4>)
 8002c0e:	4298      	cmp	r0, r3
 8002c10:	d00f      	beq.n	8002c32 <TIM_Base_SetConfig+0xaa>
 8002c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c16:	4298      	cmp	r0, r3
 8002c18:	d00b      	beq.n	8002c32 <TIM_Base_SetConfig+0xaa>
 8002c1a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002c1e:	4298      	cmp	r0, r3
 8002c20:	d007      	beq.n	8002c32 <TIM_Base_SetConfig+0xaa>
 8002c22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c26:	4298      	cmp	r0, r3
 8002c28:	d003      	beq.n	8002c32 <TIM_Base_SetConfig+0xaa>
 8002c2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c2e:	4298      	cmp	r0, r3
 8002c30:	d101      	bne.n	8002c36 <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8002c32:	690b      	ldr	r3, [r1, #16]
 8002c34:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002c36:	2301      	movs	r3, #1
 8002c38:	6143      	str	r3, [r0, #20]
 8002c3a:	4770      	bx	lr
 8002c3c:	40012c00 	.word	0x40012c00

08002c40 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002c40:	b1a8      	cbz	r0, 8002c6e <HAL_TIM_Base_Init+0x2e>
{
 8002c42:	b510      	push	{r4, lr}
 8002c44:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c46:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c4a:	b15b      	cbz	r3, 8002c64 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c52:	1d21      	adds	r1, r4, #4
 8002c54:	6820      	ldr	r0, [r4, #0]
 8002c56:	f7ff ff97 	bl	8002b88 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002c60:	2000      	movs	r0, #0
 8002c62:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002c64:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002c68:	f002 ff36 	bl	8005ad8 <HAL_TIM_Base_MspInit>
 8002c6c:	e7ee      	b.n	8002c4c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002c6e:	2001      	movs	r0, #1
 8002c70:	4770      	bx	lr

08002c72 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002c72:	b1a8      	cbz	r0, 8002ca0 <HAL_TIM_PWM_Init+0x2e>
{
 8002c74:	b510      	push	{r4, lr}
 8002c76:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c78:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c7c:	b15b      	cbz	r3, 8002c96 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c7e:	2302      	movs	r3, #2
 8002c80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c84:	1d21      	adds	r1, r4, #4
 8002c86:	6820      	ldr	r0, [r4, #0]
 8002c88:	f7ff ff7e 	bl	8002b88 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002c92:	2000      	movs	r0, #0
 8002c94:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002c96:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002c9a:	f7ff fea3 	bl	80029e4 <HAL_TIM_PWM_MspInit>
 8002c9e:	e7ee      	b.n	8002c7e <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8002ca4:	2800      	cmp	r0, #0
 8002ca6:	d049      	beq.n	8002d3c <HAL_TIM_Encoder_Init+0x98>
{
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	4605      	mov	r5, r0
 8002cac:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 8002cae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d03d      	beq.n	8002d32 <HAL_TIM_Encoder_Init+0x8e>
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002cbc:	4629      	mov	r1, r5
 8002cbe:	f851 2b04 	ldr.w	r2, [r1], #4
 8002cc2:	6893      	ldr	r3, [r2, #8]
 8002cc4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8002cc8:	f023 0307 	bic.w	r3, r3, #7
 8002ccc:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cce:	6828      	ldr	r0, [r5, #0]
 8002cd0:	f7ff ff5a 	bl	8002b88 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002cd4:	6828      	ldr	r0, [r5, #0]
 8002cd6:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002cd8:	6983      	ldr	r3, [r0, #24]
  tmpccer = htim->Instance->CCER;
 8002cda:	6a02      	ldr	r2, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8002cdc:	6821      	ldr	r1, [r4, #0]
 8002cde:	430e      	orrs	r6, r1
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ce4:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ce8:	68a1      	ldr	r1, [r4, #8]
 8002cea:	69a7      	ldr	r7, [r4, #24]
 8002cec:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002cf0:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002cf2:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8002cf6:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002cfa:	68e1      	ldr	r1, [r4, #12]
 8002cfc:	69e7      	ldr	r7, [r4, #28]
 8002cfe:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002d02:	430b      	orrs	r3, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002d04:	6927      	ldr	r7, [r4, #16]
 8002d06:	6a21      	ldr	r1, [r4, #32]
 8002d08:	0309      	lsls	r1, r1, #12
 8002d0a:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8002d0e:	430b      	orrs	r3, r1
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002d10:	f022 02aa 	bic.w	r2, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002d14:	6861      	ldr	r1, [r4, #4]
 8002d16:	6964      	ldr	r4, [r4, #20]
 8002d18:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 8002d1c:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 8002d1e:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002d20:	6829      	ldr	r1, [r5, #0]
 8002d22:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8002d24:	682b      	ldr	r3, [r5, #0]
 8002d26:	621a      	str	r2, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8002d2e:	2000      	movs	r0, #0
 8002d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8002d32:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002d36:	f002 fe77 	bl	8005a28 <HAL_TIM_Encoder_MspInit>
 8002d3a:	e7bc      	b.n	8002cb6 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8002d3c:	2001      	movs	r0, #1
 8002d3e:	4770      	bx	lr

08002d40 <TIM_OC2_SetConfig>:
{
 8002d40:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d42:	6a03      	ldr	r3, [r0, #32]
 8002d44:	f023 0310 	bic.w	r3, r3, #16
 8002d48:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002d4a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002d4c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002d4e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002d50:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002d54:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d58:	680d      	ldr	r5, [r1, #0]
 8002d5a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8002d5e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002d62:	688d      	ldr	r5, [r1, #8]
 8002d64:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002d68:	4d18      	ldr	r5, [pc, #96]	; (8002dcc <TIM_OC2_SetConfig+0x8c>)
 8002d6a:	42a8      	cmp	r0, r5
 8002d6c:	d025      	beq.n	8002dba <TIM_OC2_SetConfig+0x7a>
 8002d6e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002d72:	42a8      	cmp	r0, r5
 8002d74:	d021      	beq.n	8002dba <TIM_OC2_SetConfig+0x7a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d76:	4d15      	ldr	r5, [pc, #84]	; (8002dcc <TIM_OC2_SetConfig+0x8c>)
 8002d78:	42a8      	cmp	r0, r5
 8002d7a:	d00f      	beq.n	8002d9c <TIM_OC2_SetConfig+0x5c>
 8002d7c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002d80:	42a8      	cmp	r0, r5
 8002d82:	d00b      	beq.n	8002d9c <TIM_OC2_SetConfig+0x5c>
 8002d84:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002d88:	42a8      	cmp	r0, r5
 8002d8a:	d007      	beq.n	8002d9c <TIM_OC2_SetConfig+0x5c>
 8002d8c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d90:	42a8      	cmp	r0, r5
 8002d92:	d003      	beq.n	8002d9c <TIM_OC2_SetConfig+0x5c>
 8002d94:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d98:	42a8      	cmp	r0, r5
 8002d9a:	d107      	bne.n	8002dac <TIM_OC2_SetConfig+0x6c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d9c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002da0:	694d      	ldr	r5, [r1, #20]
 8002da2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002da6:	698d      	ldr	r5, [r1, #24]
 8002da8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002dac:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002dae:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002db0:	684a      	ldr	r2, [r1, #4]
 8002db2:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002db4:	6203      	str	r3, [r0, #32]
}
 8002db6:	bc30      	pop	{r4, r5}
 8002db8:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002dba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002dbe:	68cd      	ldr	r5, [r1, #12]
 8002dc0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8002dc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dc8:	e7d5      	b.n	8002d76 <TIM_OC2_SetConfig+0x36>
 8002dca:	bf00      	nop
 8002dcc:	40012c00 	.word	0x40012c00

08002dd0 <HAL_TIM_PWM_ConfigChannel>:
{
 8002dd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002dd2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	f000 8092 	beq.w	8002f00 <HAL_TIM_PWM_ConfigChannel+0x130>
 8002ddc:	460d      	mov	r5, r1
 8002dde:	4604      	mov	r4, r0
 8002de0:	2301      	movs	r3, #1
 8002de2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002de6:	2302      	movs	r3, #2
 8002de8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8002dec:	2a14      	cmp	r2, #20
 8002dee:	d81e      	bhi.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
 8002df0:	e8df f002 	tbb	[pc, r2]
 8002df4:	1d1d1d0b 	.word	0x1d1d1d0b
 8002df8:	1d1d1d24 	.word	0x1d1d1d24
 8002dfc:	1d1d1d38 	.word	0x1d1d1d38
 8002e00:	1d1d1d4b 	.word	0x1d1d1d4b
 8002e04:	1d1d1d5f 	.word	0x1d1d1d5f
 8002e08:	72          	.byte	0x72
 8002e09:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e0a:	6800      	ldr	r0, [r0, #0]
 8002e0c:	f7ff fc58 	bl	80026c0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e10:	6822      	ldr	r2, [r4, #0]
 8002e12:	6993      	ldr	r3, [r2, #24]
 8002e14:	f043 0308 	orr.w	r3, r3, #8
 8002e18:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e1a:	6822      	ldr	r2, [r4, #0]
 8002e1c:	6993      	ldr	r3, [r2, #24]
 8002e1e:	f023 0304 	bic.w	r3, r3, #4
 8002e22:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e24:	6822      	ldr	r2, [r4, #0]
 8002e26:	6993      	ldr	r3, [r2, #24]
 8002e28:	6929      	ldr	r1, [r5, #16]
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002e34:	2000      	movs	r0, #0
 8002e36:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002e3a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e3c:	6800      	ldr	r0, [r0, #0]
 8002e3e:	f7ff ff7f 	bl	8002d40 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e42:	6822      	ldr	r2, [r4, #0]
 8002e44:	6993      	ldr	r3, [r2, #24]
 8002e46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e4a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e4c:	6822      	ldr	r2, [r4, #0]
 8002e4e:	6993      	ldr	r3, [r2, #24]
 8002e50:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e54:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e56:	6822      	ldr	r2, [r4, #0]
 8002e58:	6993      	ldr	r3, [r2, #24]
 8002e5a:	6929      	ldr	r1, [r5, #16]
 8002e5c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002e60:	6193      	str	r3, [r2, #24]
      break;
 8002e62:	e7e4      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e64:	6800      	ldr	r0, [r0, #0]
 8002e66:	f7ff fc79 	bl	800275c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e6a:	6822      	ldr	r2, [r4, #0]
 8002e6c:	69d3      	ldr	r3, [r2, #28]
 8002e6e:	f043 0308 	orr.w	r3, r3, #8
 8002e72:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e74:	6822      	ldr	r2, [r4, #0]
 8002e76:	69d3      	ldr	r3, [r2, #28]
 8002e78:	f023 0304 	bic.w	r3, r3, #4
 8002e7c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e7e:	6822      	ldr	r2, [r4, #0]
 8002e80:	69d3      	ldr	r3, [r2, #28]
 8002e82:	6929      	ldr	r1, [r5, #16]
 8002e84:	430b      	orrs	r3, r1
 8002e86:	61d3      	str	r3, [r2, #28]
      break;
 8002e88:	e7d1      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e8a:	6800      	ldr	r0, [r0, #0]
 8002e8c:	f7ff fcac 	bl	80027e8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e90:	6822      	ldr	r2, [r4, #0]
 8002e92:	69d3      	ldr	r3, [r2, #28]
 8002e94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e98:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e9a:	6822      	ldr	r2, [r4, #0]
 8002e9c:	69d3      	ldr	r3, [r2, #28]
 8002e9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ea2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ea4:	6822      	ldr	r2, [r4, #0]
 8002ea6:	69d3      	ldr	r3, [r2, #28]
 8002ea8:	6929      	ldr	r1, [r5, #16]
 8002eaa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002eae:	61d3      	str	r3, [r2, #28]
      break;
 8002eb0:	e7bd      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002eb2:	6800      	ldr	r0, [r0, #0]
 8002eb4:	f7ff fcce 	bl	8002854 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002eb8:	6822      	ldr	r2, [r4, #0]
 8002eba:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ebc:	f043 0308 	orr.w	r3, r3, #8
 8002ec0:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ec2:	6822      	ldr	r2, [r4, #0]
 8002ec4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ec6:	f023 0304 	bic.w	r3, r3, #4
 8002eca:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002ecc:	6822      	ldr	r2, [r4, #0]
 8002ece:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ed0:	6929      	ldr	r1, [r5, #16]
 8002ed2:	430b      	orrs	r3, r1
 8002ed4:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8002ed6:	e7aa      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002ed8:	6800      	ldr	r0, [r0, #0]
 8002eda:	f7ff fcef 	bl	80028bc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ede:	6822      	ldr	r2, [r4, #0]
 8002ee0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ee2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ee6:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002ee8:	6822      	ldr	r2, [r4, #0]
 8002eea:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002eec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ef0:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002ef2:	6822      	ldr	r2, [r4, #0]
 8002ef4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002ef6:	6929      	ldr	r1, [r5, #16]
 8002ef8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002efc:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8002efe:	e796      	b.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8002f00:	2002      	movs	r0, #2
}
 8002f02:	bd38      	pop	{r3, r4, r5, pc}

08002f04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f04:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f06:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f08:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f0c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002f10:	4319      	orrs	r1, r3
 8002f12:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f14:	6084      	str	r4, [r0, #8]
}
 8002f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002f1c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d064      	beq.n	8002fee <HAL_TIM_ConfigClockSource+0xd2>
{
 8002f24:	b510      	push	{r4, lr}
 8002f26:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002f28:	2301      	movs	r3, #1
 8002f2a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002f34:	6802      	ldr	r2, [r0, #0]
 8002f36:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f38:	4b2e      	ldr	r3, [pc, #184]	; (8002ff4 <HAL_TIM_ConfigClockSource+0xd8>)
 8002f3a:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002f3c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002f3e:	680b      	ldr	r3, [r1, #0]
 8002f40:	2b40      	cmp	r3, #64	; 0x40
 8002f42:	d04a      	beq.n	8002fda <HAL_TIM_ConfigClockSource+0xbe>
 8002f44:	d913      	bls.n	8002f6e <HAL_TIM_ConfigClockSource+0x52>
 8002f46:	2b60      	cmp	r3, #96	; 0x60
 8002f48:	d03d      	beq.n	8002fc6 <HAL_TIM_ConfigClockSource+0xaa>
 8002f4a:	d91e      	bls.n	8002f8a <HAL_TIM_ConfigClockSource+0x6e>
 8002f4c:	2b70      	cmp	r3, #112	; 0x70
 8002f4e:	d028      	beq.n	8002fa2 <HAL_TIM_ConfigClockSource+0x86>
 8002f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f54:	d130      	bne.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8002f56:	68cb      	ldr	r3, [r1, #12]
 8002f58:	684a      	ldr	r2, [r1, #4]
 8002f5a:	6889      	ldr	r1, [r1, #8]
 8002f5c:	6820      	ldr	r0, [r4, #0]
 8002f5e:	f7ff ffd1 	bl	8002f04 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	6893      	ldr	r3, [r2, #8]
 8002f66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f6a:	6093      	str	r3, [r2, #8]
      break;
 8002f6c:	e024      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8002f6e:	2b10      	cmp	r3, #16
 8002f70:	d006      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x64>
 8002f72:	d904      	bls.n	8002f7e <HAL_TIM_ConfigClockSource+0x62>
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	d003      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x64>
 8002f78:	2b30      	cmp	r3, #48	; 0x30
 8002f7a:	d001      	beq.n	8002f80 <HAL_TIM_ConfigClockSource+0x64>
 8002f7c:	e01c      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
 8002f7e:	b9db      	cbnz	r3, 8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f80:	4619      	mov	r1, r3
 8002f82:	6820      	ldr	r0, [r4, #0]
 8002f84:	f7ff fcf7 	bl	8002976 <TIM_ITRx_SetConfig>
      break;
 8002f88:	e016      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8002f8a:	2b50      	cmp	r3, #80	; 0x50
 8002f8c:	d114      	bne.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f8e:	68ca      	ldr	r2, [r1, #12]
 8002f90:	6849      	ldr	r1, [r1, #4]
 8002f92:	6820      	ldr	r0, [r4, #0]
 8002f94:	f7ff fcc8 	bl	8002928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f98:	2150      	movs	r1, #80	; 0x50
 8002f9a:	6820      	ldr	r0, [r4, #0]
 8002f9c:	f7ff fceb 	bl	8002976 <TIM_ITRx_SetConfig>
      break;
 8002fa0:	e00a      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8002fa2:	68cb      	ldr	r3, [r1, #12]
 8002fa4:	684a      	ldr	r2, [r1, #4]
 8002fa6:	6889      	ldr	r1, [r1, #8]
 8002fa8:	6820      	ldr	r0, [r4, #0]
 8002faa:	f7ff ffab 	bl	8002f04 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fb2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002fb6:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002fbe:	2000      	movs	r0, #0
 8002fc0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002fc4:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fc6:	68ca      	ldr	r2, [r1, #12]
 8002fc8:	6849      	ldr	r1, [r1, #4]
 8002fca:	6820      	ldr	r0, [r4, #0]
 8002fcc:	f7ff fcbf 	bl	800294e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fd0:	2160      	movs	r1, #96	; 0x60
 8002fd2:	6820      	ldr	r0, [r4, #0]
 8002fd4:	f7ff fccf 	bl	8002976 <TIM_ITRx_SetConfig>
      break;
 8002fd8:	e7ee      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fda:	68ca      	ldr	r2, [r1, #12]
 8002fdc:	6849      	ldr	r1, [r1, #4]
 8002fde:	6820      	ldr	r0, [r4, #0]
 8002fe0:	f7ff fca2 	bl	8002928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fe4:	2140      	movs	r1, #64	; 0x40
 8002fe6:	6820      	ldr	r0, [r4, #0]
 8002fe8:	f7ff fcc5 	bl	8002976 <TIM_ITRx_SetConfig>
      break;
 8002fec:	e7e4      	b.n	8002fb8 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8002fee:	2002      	movs	r0, #2
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	fffe0088 	.word	0xfffe0088

08002ff8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ff8:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ffa:	f001 011f 	and.w	r1, r1, #31
 8002ffe:	2301      	movs	r3, #1
 8003000:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003004:	6a03      	ldr	r3, [r0, #32]
 8003006:	ea23 0304 	bic.w	r3, r3, r4
 800300a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800300c:	6a03      	ldr	r3, [r0, #32]
 800300e:	408a      	lsls	r2, r1
 8003010:	4313      	orrs	r3, r2
 8003012:	6203      	str	r3, [r0, #32]
}
 8003014:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003018:	4770      	bx	lr
	...

0800301c <HAL_TIM_PWM_Start>:
{
 800301c:	b510      	push	{r4, lr}
 800301e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003020:	2201      	movs	r2, #1
 8003022:	6800      	ldr	r0, [r0, #0]
 8003024:	f7ff ffe8 	bl	8002ff8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	4a19      	ldr	r2, [pc, #100]	; (8003090 <HAL_TIM_PWM_Start+0x74>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d026      	beq.n	800307e <HAL_TIM_PWM_Start+0x62>
 8003030:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003034:	4293      	cmp	r3, r2
 8003036:	d024      	beq.n	8003082 <HAL_TIM_PWM_Start+0x66>
 8003038:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800303c:	4293      	cmp	r3, r2
 800303e:	d022      	beq.n	8003086 <HAL_TIM_PWM_Start+0x6a>
 8003040:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003044:	4293      	cmp	r3, r2
 8003046:	d020      	beq.n	800308a <HAL_TIM_PWM_Start+0x6e>
 8003048:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800304c:	4293      	cmp	r3, r2
 800304e:	d014      	beq.n	800307a <HAL_TIM_PWM_Start+0x5e>
 8003050:	2200      	movs	r2, #0
 8003052:	b11a      	cbz	r2, 800305c <HAL_TIM_PWM_Start+0x40>
    __HAL_TIM_MOE_ENABLE(htim);
 8003054:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800305a:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800305c:	6822      	ldr	r2, [r4, #0]
 800305e:	6891      	ldr	r1, [r2, #8]
 8003060:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <HAL_TIM_PWM_Start+0x78>)
 8003062:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003064:	2b06      	cmp	r3, #6
 8003066:	d006      	beq.n	8003076 <HAL_TIM_PWM_Start+0x5a>
 8003068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800306c:	d003      	beq.n	8003076 <HAL_TIM_PWM_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 800306e:	6813      	ldr	r3, [r2, #0]
 8003070:	f043 0301 	orr.w	r3, r3, #1
 8003074:	6013      	str	r3, [r2, #0]
}
 8003076:	2000      	movs	r0, #0
 8003078:	bd10      	pop	{r4, pc}
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800307a:	2201      	movs	r2, #1
 800307c:	e7e9      	b.n	8003052 <HAL_TIM_PWM_Start+0x36>
 800307e:	2201      	movs	r2, #1
 8003080:	e7e7      	b.n	8003052 <HAL_TIM_PWM_Start+0x36>
 8003082:	2201      	movs	r2, #1
 8003084:	e7e5      	b.n	8003052 <HAL_TIM_PWM_Start+0x36>
 8003086:	2201      	movs	r2, #1
 8003088:	e7e3      	b.n	8003052 <HAL_TIM_PWM_Start+0x36>
 800308a:	2201      	movs	r2, #1
 800308c:	e7e1      	b.n	8003052 <HAL_TIM_PWM_Start+0x36>
 800308e:	bf00      	nop
 8003090:	40012c00 	.word	0x40012c00
 8003094:	00010007 	.word	0x00010007

08003098 <HAL_TIM_Encoder_Start>:
{
 8003098:	b510      	push	{r4, lr}
 800309a:	4604      	mov	r4, r0
  switch (Channel)
 800309c:	b161      	cbz	r1, 80030b8 <HAL_TIM_Encoder_Start+0x20>
 800309e:	2904      	cmp	r1, #4
 80030a0:	d016      	beq.n	80030d0 <HAL_TIM_Encoder_Start+0x38>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80030a2:	2201      	movs	r2, #1
 80030a4:	2100      	movs	r1, #0
 80030a6:	6800      	ldr	r0, [r0, #0]
 80030a8:	f7ff ffa6 	bl	8002ff8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80030ac:	2201      	movs	r2, #1
 80030ae:	2104      	movs	r1, #4
 80030b0:	6820      	ldr	r0, [r4, #0]
 80030b2:	f7ff ffa1 	bl	8002ff8 <TIM_CCxChannelCmd>
      break;
 80030b6:	e004      	b.n	80030c2 <HAL_TIM_Encoder_Start+0x2a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80030b8:	2201      	movs	r2, #1
 80030ba:	2100      	movs	r1, #0
 80030bc:	6800      	ldr	r0, [r0, #0]
 80030be:	f7ff ff9b 	bl	8002ff8 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80030c2:	6822      	ldr	r2, [r4, #0]
 80030c4:	6813      	ldr	r3, [r2, #0]
 80030c6:	f043 0301 	orr.w	r3, r3, #1
 80030ca:	6013      	str	r3, [r2, #0]
}
 80030cc:	2000      	movs	r0, #0
 80030ce:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80030d0:	2201      	movs	r2, #1
 80030d2:	2104      	movs	r1, #4
 80030d4:	6800      	ldr	r0, [r0, #0]
 80030d6:	f7ff ff8f 	bl	8002ff8 <TIM_CCxChannelCmd>
      break;
 80030da:	e7f2      	b.n	80030c2 <HAL_TIM_Encoder_Start+0x2a>

080030dc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d03f      	beq.n	8003164 <HAL_TIMEx_MasterConfigSynchronization+0x88>
{
 80030e4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80030e6:	2301      	movs	r3, #1
 80030e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ec:	2302      	movs	r3, #2
 80030ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030f2:	6802      	ldr	r2, [r0, #0]
 80030f4:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030f6:	6894      	ldr	r4, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80030f8:	4d1b      	ldr	r5, [pc, #108]	; (8003168 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 80030fa:	42aa      	cmp	r2, r5
 80030fc:	d02d      	beq.n	800315a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80030fe:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003102:	42aa      	cmp	r2, r5
 8003104:	d029      	beq.n	800315a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800310a:	680d      	ldr	r5, [r1, #0]
 800310c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800310e:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003110:	6803      	ldr	r3, [r0, #0]
 8003112:	4a15      	ldr	r2, [pc, #84]	; (8003168 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d012      	beq.n	800313e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800311c:	d00f      	beq.n	800313e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800311e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003122:	4293      	cmp	r3, r2
 8003124:	d00b      	beq.n	800313e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003126:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800312a:	4293      	cmp	r3, r2
 800312c:	d007      	beq.n	800313e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800312e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003132:	4293      	cmp	r3, r2
 8003134:	d003      	beq.n	800313e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003136:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800313a:	4293      	cmp	r3, r2
 800313c:	d104      	bne.n	8003148 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800313e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003142:	688a      	ldr	r2, [r1, #8]
 8003144:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003146:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003148:	2301      	movs	r3, #1
 800314a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800314e:	2300      	movs	r3, #0
 8003150:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003154:	4618      	mov	r0, r3
}
 8003156:	bc30      	pop	{r4, r5}
 8003158:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800315a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800315e:	684d      	ldr	r5, [r1, #4]
 8003160:	432b      	orrs	r3, r5
 8003162:	e7d0      	b.n	8003106 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
  __HAL_LOCK(htim);
 8003164:	2002      	movs	r0, #2
 8003166:	4770      	bx	lr
 8003168:	40012c00 	.word	0x40012c00

0800316c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800316c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003170:	2b01      	cmp	r3, #1
 8003172:	d03f      	beq.n	80031f4 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 8003174:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8003176:	2301      	movs	r3, #1
 8003178:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800317c:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800317e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003182:	688a      	ldr	r2, [r1, #8]
 8003184:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003186:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800318a:	684a      	ldr	r2, [r1, #4]
 800318c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800318e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003192:	680a      	ldr	r2, [r1, #0]
 8003194:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003196:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800319a:	690a      	ldr	r2, [r1, #16]
 800319c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800319e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031a2:	694a      	ldr	r2, [r1, #20]
 80031a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80031a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031aa:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80031ac:	4313      	orrs	r3, r2
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80031ae:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80031b2:	698a      	ldr	r2, [r1, #24]
 80031b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80031b8:	6802      	ldr	r2, [r0, #0]
 80031ba:	4c0f      	ldr	r4, [pc, #60]	; (80031f8 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 80031bc:	42a2      	cmp	r2, r4
 80031be:	d00b      	beq.n	80031d8 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
 80031c0:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80031c4:	42a2      	cmp	r2, r4
 80031c6:	d007      	beq.n	80031d8 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80031c8:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80031ca:	2300      	movs	r3, #0
 80031cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80031d0:	4618      	mov	r0, r3
}
 80031d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031d6:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80031d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80031dc:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80031de:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80031e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031e6:	69cc      	ldr	r4, [r1, #28]
 80031e8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80031ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80031ee:	6a09      	ldr	r1, [r1, #32]
 80031f0:	430b      	orrs	r3, r1
 80031f2:	e7e9      	b.n	80031c8 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
  __HAL_LOCK(htim);
 80031f4:	2002      	movs	r0, #2
 80031f6:	4770      	bx	lr
 80031f8:	40012c00 	.word	0x40012c00

080031fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031fc:	4770      	bx	lr

080031fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031fe:	4770      	bx	lr

08003200 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003200:	4770      	bx	lr

08003202 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003202:	6802      	ldr	r2, [r0, #0]
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800320a:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320c:	6802      	ldr	r2, [r0, #0]
 800320e:	6893      	ldr	r3, [r2, #8]
 8003210:	f023 0301 	bic.w	r3, r3, #1
 8003214:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003216:	2320      	movs	r3, #32
 8003218:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800321a:	2300      	movs	r3, #0
 800321c:	6603      	str	r3, [r0, #96]	; 0x60
 800321e:	4770      	bx	lr

08003220 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003220:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003222:	2b21      	cmp	r3, #33	; 0x21
 8003224:	d000      	beq.n	8003228 <UART_TxISR_8BIT+0x8>
 8003226:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 8003228:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800322c:	b29b      	uxth	r3, r3
 800322e:	b173      	cbz	r3, 800324e <UART_TxISR_8BIT+0x2e>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003230:	6803      	ldr	r3, [r0, #0]
 8003232:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003234:	7812      	ldrb	r2, [r2, #0]
 8003236:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003238:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800323a:	3301      	adds	r3, #1
 800323c:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800323e:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29b      	uxth	r3, r3
 8003248:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 800324c:	e7eb      	b.n	8003226 <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800324e:	6802      	ldr	r2, [r0, #0]
 8003250:	6813      	ldr	r3, [r2, #0]
 8003252:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003256:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003258:	6802      	ldr	r2, [r0, #0]
 800325a:	6813      	ldr	r3, [r2, #0]
 800325c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	4770      	bx	lr

08003264 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003264:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003266:	2b21      	cmp	r3, #33	; 0x21
 8003268:	d000      	beq.n	800326c <UART_TxISR_16BIT+0x8>
 800326a:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 800326c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8003270:	b29b      	uxth	r3, r3
 8003272:	b183      	cbz	r3, 8003296 <UART_TxISR_16BIT+0x32>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003274:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003276:	6802      	ldr	r2, [r0, #0]
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800327e:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8003280:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003282:	3302      	adds	r3, #2
 8003284:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8003286:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29b      	uxth	r3, r3
 8003290:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 8003294:	e7e9      	b.n	800326a <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003296:	6802      	ldr	r2, [r0, #0]
 8003298:	6813      	ldr	r3, [r2, #0]
 800329a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800329e:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80032a0:	6802      	ldr	r2, [r0, #0]
 80032a2:	6813      	ldr	r3, [r2, #0]
 80032a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032a8:	6013      	str	r3, [r2, #0]
 80032aa:	4770      	bx	lr

080032ac <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80032ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d001      	beq.n	80032b6 <HAL_UART_Transmit_IT+0xa>
    return HAL_BUSY;
 80032b2:	2002      	movs	r0, #2
 80032b4:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 80032b6:	b339      	cbz	r1, 8003308 <HAL_UART_Transmit_IT+0x5c>
 80032b8:	b342      	cbz	r2, 800330c <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 80032ba:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d026      	beq.n	8003310 <HAL_UART_Transmit_IT+0x64>
 80032c2:	2301      	movs	r3, #1
 80032c4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 80032c8:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80032ca:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 80032ce:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 80032d2:	2300      	movs	r3, #0
 80032d4:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d6:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d8:	2321      	movs	r3, #33	; 0x21
 80032da:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032dc:	6883      	ldr	r3, [r0, #8]
 80032de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032e2:	d00b      	beq.n	80032fc <HAL_UART_Transmit_IT+0x50>
      huart->TxISR = UART_TxISR_8BIT;
 80032e4:	4b0b      	ldr	r3, [pc, #44]	; (8003314 <HAL_UART_Transmit_IT+0x68>)
 80032e6:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 80032e8:	2300      	movs	r3, #0
 80032ea:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80032ee:	6801      	ldr	r1, [r0, #0]
 80032f0:	680a      	ldr	r2, [r1, #0]
 80032f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032f6:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 80032f8:	4618      	mov	r0, r3
 80032fa:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032fc:	6903      	ldr	r3, [r0, #16]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_UART_Transmit_IT+0x38>
      huart->TxISR = UART_TxISR_16BIT;
 8003302:	4b05      	ldr	r3, [pc, #20]	; (8003318 <HAL_UART_Transmit_IT+0x6c>)
 8003304:	6643      	str	r3, [r0, #100]	; 0x64
 8003306:	e7ef      	b.n	80032e8 <HAL_UART_Transmit_IT+0x3c>
      return HAL_ERROR;
 8003308:	2001      	movs	r0, #1
 800330a:	4770      	bx	lr
 800330c:	2001      	movs	r0, #1
 800330e:	4770      	bx	lr
    __HAL_LOCK(huart);
 8003310:	2002      	movs	r0, #2
}
 8003312:	4770      	bx	lr
 8003314:	08003221 	.word	0x08003221
 8003318:	08003265 	.word	0x08003265

0800331c <HAL_UART_TxCpltCallback>:
{
 800331c:	4770      	bx	lr

0800331e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800331e:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003320:	6801      	ldr	r1, [r0, #0]
 8003322:	680a      	ldr	r2, [r1, #0]
 8003324:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003328:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800332a:	2220      	movs	r2, #32
 800332c:	6742      	str	r2, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800332e:	2200      	movs	r2, #0
 8003330:	6642      	str	r2, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003332:	f7ff fff3 	bl	800331c <HAL_UART_TxCpltCallback>
 8003336:	bd08      	pop	{r3, pc}

08003338 <HAL_UART_ErrorCallback>:
{
 8003338:	4770      	bx	lr
	...

0800333c <HAL_UART_IRQHandler>:
{
 800333c:	b538      	push	{r3, r4, r5, lr}
 800333e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003340:	6801      	ldr	r1, [r0, #0]
 8003342:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003344:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003346:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003348:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 800334c:	401a      	ands	r2, r3
 800334e:	d10c      	bne.n	800336a <HAL_UART_IRQHandler+0x2e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003350:	f013 0f20 	tst.w	r3, #32
 8003354:	d009      	beq.n	800336a <HAL_UART_IRQHandler+0x2e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003356:	f010 0f20 	tst.w	r0, #32
 800335a:	d006      	beq.n	800336a <HAL_UART_IRQHandler+0x2e>
      if (huart->RxISR != NULL)
 800335c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 80a1 	beq.w	80034a6 <HAL_UART_IRQHandler+0x16a>
        huart->RxISR(huart);
 8003364:	4620      	mov	r0, r4
 8003366:	4798      	blx	r3
 8003368:	bd38      	pop	{r3, r4, r5, pc}
  if ((errorflags != 0U)
 800336a:	2a00      	cmp	r2, #0
 800336c:	d07d      	beq.n	800346a <HAL_UART_IRQHandler+0x12e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800336e:	f015 0201 	ands.w	r2, r5, #1
 8003372:	d102      	bne.n	800337a <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8003374:	f410 7f90 	tst.w	r0, #288	; 0x120
 8003378:	d077      	beq.n	800346a <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800337a:	f013 0f01 	tst.w	r3, #1
 800337e:	d007      	beq.n	8003390 <HAL_UART_IRQHandler+0x54>
 8003380:	f410 7f80 	tst.w	r0, #256	; 0x100
 8003384:	d004      	beq.n	8003390 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003386:	2501      	movs	r5, #1
 8003388:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800338a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800338c:	4329      	orrs	r1, r5
 800338e:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003390:	f013 0f02 	tst.w	r3, #2
 8003394:	d007      	beq.n	80033a6 <HAL_UART_IRQHandler+0x6a>
 8003396:	b132      	cbz	r2, 80033a6 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003398:	6821      	ldr	r1, [r4, #0]
 800339a:	2502      	movs	r5, #2
 800339c:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800339e:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80033a0:	f041 0104 	orr.w	r1, r1, #4
 80033a4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80033a6:	f013 0f04 	tst.w	r3, #4
 80033aa:	d007      	beq.n	80033bc <HAL_UART_IRQHandler+0x80>
 80033ac:	b132      	cbz	r2, 80033bc <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80033ae:	6821      	ldr	r1, [r4, #0]
 80033b0:	2504      	movs	r5, #4
 80033b2:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033b4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80033b6:	f041 0102 	orr.w	r1, r1, #2
 80033ba:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80033bc:	f013 0f08 	tst.w	r3, #8
 80033c0:	d009      	beq.n	80033d6 <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80033c2:	f010 0f20 	tst.w	r0, #32
 80033c6:	d100      	bne.n	80033ca <HAL_UART_IRQHandler+0x8e>
 80033c8:	b12a      	cbz	r2, 80033d6 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80033ca:	6822      	ldr	r2, [r4, #0]
 80033cc:	2108      	movs	r1, #8
 80033ce:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033d0:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80033d2:	430a      	orrs	r2, r1
 80033d4:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80033d6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80033da:	d00a      	beq.n	80033f2 <HAL_UART_IRQHandler+0xb6>
 80033dc:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80033e0:	d007      	beq.n	80033f2 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033e2:	6822      	ldr	r2, [r4, #0]
 80033e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033e8:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80033ea:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80033ec:	f042 0220 	orr.w	r2, r2, #32
 80033f0:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80033f2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80033f4:	2a00      	cmp	r2, #0
 80033f6:	d056      	beq.n	80034a6 <HAL_UART_IRQHandler+0x16a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80033f8:	f013 0f20 	tst.w	r3, #32
 80033fc:	d006      	beq.n	800340c <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80033fe:	f010 0f20 	tst.w	r0, #32
 8003402:	d003      	beq.n	800340c <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 8003404:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003406:	b10b      	cbz	r3, 800340c <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 8003408:	4620      	mov	r0, r4
 800340a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800340c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800340e:	6823      	ldr	r3, [r4, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003416:	d102      	bne.n	800341e <HAL_UART_IRQHandler+0xe2>
 8003418:	f012 0f28 	tst.w	r2, #40	; 0x28
 800341c:	d01f      	beq.n	800345e <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800341e:	4620      	mov	r0, r4
 8003420:	f7ff feef 	bl	8003202 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003424:	6823      	ldr	r3, [r4, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	f012 0f40 	tst.w	r2, #64	; 0x40
 800342c:	d013      	beq.n	8003456 <HAL_UART_IRQHandler+0x11a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003434:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003436:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003438:	b14b      	cbz	r3, 800344e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800343a:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <HAL_UART_IRQHandler+0x174>)
 800343c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800343e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003440:	f7fe fa3c 	bl	80018bc <HAL_DMA_Abort_IT>
 8003444:	b378      	cbz	r0, 80034a6 <HAL_UART_IRQHandler+0x16a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003446:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003448:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800344a:	4798      	blx	r3
 800344c:	bd38      	pop	{r3, r4, r5, pc}
            HAL_UART_ErrorCallback(huart);
 800344e:	4620      	mov	r0, r4
 8003450:	f7ff ff72 	bl	8003338 <HAL_UART_ErrorCallback>
 8003454:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 8003456:	4620      	mov	r0, r4
 8003458:	f7ff ff6e 	bl	8003338 <HAL_UART_ErrorCallback>
 800345c:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 800345e:	4620      	mov	r0, r4
 8003460:	f7ff ff6a 	bl	8003338 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003464:	2300      	movs	r3, #0
 8003466:	67e3      	str	r3, [r4, #124]	; 0x7c
 8003468:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800346a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800346e:	d002      	beq.n	8003476 <HAL_UART_IRQHandler+0x13a>
 8003470:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8003474:	d10a      	bne.n	800348c <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003476:	f013 0f80 	tst.w	r3, #128	; 0x80
 800347a:	d00e      	beq.n	800349a <HAL_UART_IRQHandler+0x15e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800347c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003480:	d00b      	beq.n	800349a <HAL_UART_IRQHandler+0x15e>
    if (huart->TxISR != NULL)
 8003482:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003484:	b17b      	cbz	r3, 80034a6 <HAL_UART_IRQHandler+0x16a>
      huart->TxISR(huart);
 8003486:	4620      	mov	r0, r4
 8003488:	4798      	blx	r3
 800348a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800348c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003490:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003492:	4620      	mov	r0, r4
 8003494:	f000 fa91 	bl	80039ba <HAL_UARTEx_WakeupCallback>
    return;
 8003498:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800349a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800349e:	d002      	beq.n	80034a6 <HAL_UART_IRQHandler+0x16a>
 80034a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80034a4:	d100      	bne.n	80034a8 <HAL_UART_IRQHandler+0x16c>
 80034a6:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 80034a8:	4620      	mov	r0, r4
 80034aa:	f7ff ff38 	bl	800331e <UART_EndTransmit_IT>
    return;
 80034ae:	e7fa      	b.n	80034a6 <HAL_UART_IRQHandler+0x16a>
 80034b0:	080034b5 	.word	0x080034b5

080034b4 <UART_DMAAbortOnError>:
{
 80034b4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80034b6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80034be:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 80034c2:	f7ff ff39 	bl	8003338 <HAL_UART_ErrorCallback>
 80034c6:	bd08      	pop	{r3, pc}

080034c8 <UART_SetConfig>:
{
 80034c8:	b510      	push	{r4, lr}
 80034ca:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034cc:	6883      	ldr	r3, [r0, #8]
 80034ce:	6902      	ldr	r2, [r0, #16]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	6942      	ldr	r2, [r0, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	69c2      	ldr	r2, [r0, #28]
 80034d8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034da:	6801      	ldr	r1, [r0, #0]
 80034dc:	680a      	ldr	r2, [r1, #0]
 80034de:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 80034e2:	f022 020c 	bic.w	r2, r2, #12
 80034e6:	4313      	orrs	r3, r2
 80034e8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034ea:	6802      	ldr	r2, [r0, #0]
 80034ec:	6853      	ldr	r3, [r2, #4]
 80034ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034f2:	68c1      	ldr	r1, [r0, #12]
 80034f4:	430b      	orrs	r3, r1
 80034f6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034f8:	6983      	ldr	r3, [r0, #24]
  tmpreg |= huart->Init.OneBitSampling;
 80034fa:	6a02      	ldr	r2, [r0, #32]
 80034fc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034fe:	6801      	ldr	r1, [r0, #0]
 8003500:	688a      	ldr	r2, [r1, #8]
 8003502:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8003506:	4313      	orrs	r3, r2
 8003508:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800350a:	6803      	ldr	r3, [r0, #0]
 800350c:	4a96      	ldr	r2, [pc, #600]	; (8003768 <UART_SetConfig+0x2a0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d01f      	beq.n	8003552 <UART_SetConfig+0x8a>
 8003512:	4a96      	ldr	r2, [pc, #600]	; (800376c <UART_SetConfig+0x2a4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d02e      	beq.n	8003576 <UART_SetConfig+0xae>
 8003518:	4a95      	ldr	r2, [pc, #596]	; (8003770 <UART_SetConfig+0x2a8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d044      	beq.n	80035a8 <UART_SetConfig+0xe0>
 800351e:	4a95      	ldr	r2, [pc, #596]	; (8003774 <UART_SetConfig+0x2ac>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d05a      	beq.n	80035da <UART_SetConfig+0x112>
 8003524:	4a94      	ldr	r2, [pc, #592]	; (8003778 <UART_SetConfig+0x2b0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d070      	beq.n	800360c <UART_SetConfig+0x144>
 800352a:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800352c:	69e2      	ldr	r2, [r4, #28]
 800352e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003532:	f000 8086 	beq.w	8003642 <UART_SetConfig+0x17a>
    switch (clocksource)
 8003536:	2b08      	cmp	r3, #8
 8003538:	f200 810f 	bhi.w	800375a <UART_SetConfig+0x292>
 800353c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003540:	00e500d0 	.word	0x00e500d0
 8003544:	010d00ef 	.word	0x010d00ef
 8003548:	010d00fa 	.word	0x010d00fa
 800354c:	010d010d 	.word	0x010d010d
 8003550:	0104      	.short	0x0104
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003552:	4b8a      	ldr	r3, [pc, #552]	; (800377c <UART_SetConfig+0x2b4>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	2b03      	cmp	r3, #3
 800355c:	d809      	bhi.n	8003572 <UART_SetConfig+0xaa>
 800355e:	e8df f003 	tbb	[pc, r3]
 8003562:	0402      	.short	0x0402
 8003564:	6e06      	.short	0x6e06
 8003566:	2301      	movs	r3, #1
 8003568:	e7e0      	b.n	800352c <UART_SetConfig+0x64>
 800356a:	2304      	movs	r3, #4
 800356c:	e7de      	b.n	800352c <UART_SetConfig+0x64>
 800356e:	2308      	movs	r3, #8
 8003570:	e7dc      	b.n	800352c <UART_SetConfig+0x64>
 8003572:	2310      	movs	r3, #16
 8003574:	e7da      	b.n	800352c <UART_SetConfig+0x64>
 8003576:	4b81      	ldr	r3, [pc, #516]	; (800377c <UART_SetConfig+0x2b4>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800357e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003582:	d00b      	beq.n	800359c <UART_SetConfig+0xd4>
 8003584:	d907      	bls.n	8003596 <UART_SetConfig+0xce>
 8003586:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800358a:	d009      	beq.n	80035a0 <UART_SetConfig+0xd8>
 800358c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003590:	d108      	bne.n	80035a4 <UART_SetConfig+0xdc>
 8003592:	2302      	movs	r3, #2
 8003594:	e7ca      	b.n	800352c <UART_SetConfig+0x64>
 8003596:	b92b      	cbnz	r3, 80035a4 <UART_SetConfig+0xdc>
 8003598:	2300      	movs	r3, #0
 800359a:	e7c7      	b.n	800352c <UART_SetConfig+0x64>
 800359c:	2304      	movs	r3, #4
 800359e:	e7c5      	b.n	800352c <UART_SetConfig+0x64>
 80035a0:	2308      	movs	r3, #8
 80035a2:	e7c3      	b.n	800352c <UART_SetConfig+0x64>
 80035a4:	2310      	movs	r3, #16
 80035a6:	e7c1      	b.n	800352c <UART_SetConfig+0x64>
 80035a8:	4b74      	ldr	r3, [pc, #464]	; (800377c <UART_SetConfig+0x2b4>)
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80035b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035b4:	d00b      	beq.n	80035ce <UART_SetConfig+0x106>
 80035b6:	d907      	bls.n	80035c8 <UART_SetConfig+0x100>
 80035b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80035bc:	d009      	beq.n	80035d2 <UART_SetConfig+0x10a>
 80035be:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80035c2:	d108      	bne.n	80035d6 <UART_SetConfig+0x10e>
 80035c4:	2302      	movs	r3, #2
 80035c6:	e7b1      	b.n	800352c <UART_SetConfig+0x64>
 80035c8:	b92b      	cbnz	r3, 80035d6 <UART_SetConfig+0x10e>
 80035ca:	2300      	movs	r3, #0
 80035cc:	e7ae      	b.n	800352c <UART_SetConfig+0x64>
 80035ce:	2304      	movs	r3, #4
 80035d0:	e7ac      	b.n	800352c <UART_SetConfig+0x64>
 80035d2:	2308      	movs	r3, #8
 80035d4:	e7aa      	b.n	800352c <UART_SetConfig+0x64>
 80035d6:	2310      	movs	r3, #16
 80035d8:	e7a8      	b.n	800352c <UART_SetConfig+0x64>
 80035da:	4b68      	ldr	r3, [pc, #416]	; (800377c <UART_SetConfig+0x2b4>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80035e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035e6:	d00b      	beq.n	8003600 <UART_SetConfig+0x138>
 80035e8:	d907      	bls.n	80035fa <UART_SetConfig+0x132>
 80035ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035ee:	d009      	beq.n	8003604 <UART_SetConfig+0x13c>
 80035f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035f4:	d108      	bne.n	8003608 <UART_SetConfig+0x140>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e798      	b.n	800352c <UART_SetConfig+0x64>
 80035fa:	b92b      	cbnz	r3, 8003608 <UART_SetConfig+0x140>
 80035fc:	2300      	movs	r3, #0
 80035fe:	e795      	b.n	800352c <UART_SetConfig+0x64>
 8003600:	2304      	movs	r3, #4
 8003602:	e793      	b.n	800352c <UART_SetConfig+0x64>
 8003604:	2308      	movs	r3, #8
 8003606:	e791      	b.n	800352c <UART_SetConfig+0x64>
 8003608:	2310      	movs	r3, #16
 800360a:	e78f      	b.n	800352c <UART_SetConfig+0x64>
 800360c:	4b5b      	ldr	r3, [pc, #364]	; (800377c <UART_SetConfig+0x2b4>)
 800360e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003610:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003614:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003618:	d00b      	beq.n	8003632 <UART_SetConfig+0x16a>
 800361a:	d907      	bls.n	800362c <UART_SetConfig+0x164>
 800361c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003620:	d009      	beq.n	8003636 <UART_SetConfig+0x16e>
 8003622:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003626:	d108      	bne.n	800363a <UART_SetConfig+0x172>
 8003628:	2302      	movs	r3, #2
 800362a:	e77f      	b.n	800352c <UART_SetConfig+0x64>
 800362c:	b92b      	cbnz	r3, 800363a <UART_SetConfig+0x172>
 800362e:	2300      	movs	r3, #0
 8003630:	e77c      	b.n	800352c <UART_SetConfig+0x64>
 8003632:	2304      	movs	r3, #4
 8003634:	e77a      	b.n	800352c <UART_SetConfig+0x64>
 8003636:	2308      	movs	r3, #8
 8003638:	e778      	b.n	800352c <UART_SetConfig+0x64>
 800363a:	2310      	movs	r3, #16
 800363c:	e776      	b.n	800352c <UART_SetConfig+0x64>
 800363e:	2302      	movs	r3, #2
 8003640:	e774      	b.n	800352c <UART_SetConfig+0x64>
    switch (clocksource)
 8003642:	2b08      	cmp	r3, #8
 8003644:	d849      	bhi.n	80036da <UART_SetConfig+0x212>
 8003646:	e8df f003 	tbb	[pc, r3]
 800364a:	1e05      	.short	0x1e05
 800364c:	48344829 	.word	0x48344829
 8003650:	4848      	.short	0x4848
 8003652:	3f          	.byte	0x3f
 8003653:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8003654:	f7fe feb6 	bl	80023c4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003658:	6862      	ldr	r2, [r4, #4]
 800365a:	0853      	lsrs	r3, r2, #1
 800365c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003660:	fbb3 f3f2 	udiv	r3, r3, r2
 8003664:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003666:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003668:	f1a3 0110 	sub.w	r1, r3, #16
 800366c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003670:	4291      	cmp	r1, r2
 8003672:	d875      	bhi.n	8003760 <UART_SetConfig+0x298>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003674:	b29a      	uxth	r2, r3
 8003676:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800367a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800367e:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8003680:	6822      	ldr	r2, [r4, #0]
 8003682:	60d3      	str	r3, [r2, #12]
 8003684:	e03d      	b.n	8003702 <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003686:	f7fe feb3 	bl	80023f0 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800368a:	6862      	ldr	r2, [r4, #4]
 800368c:	0853      	lsrs	r3, r2, #1
 800368e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003692:	fbb3 f3f2 	udiv	r3, r3, r2
 8003696:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003698:	2000      	movs	r0, #0
        break;
 800369a:	e7e5      	b.n	8003668 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800369c:	6862      	ldr	r2, [r4, #4]
 800369e:	0853      	lsrs	r3, r2, #1
 80036a0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80036a4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80036a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80036ac:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80036ae:	2000      	movs	r0, #0
        break;
 80036b0:	e7da      	b.n	8003668 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetSysClockFreq();
 80036b2:	f7fe fd77 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036b6:	6862      	ldr	r2, [r4, #4]
 80036b8:	0853      	lsrs	r3, r2, #1
 80036ba:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80036be:	fbb3 f3f2 	udiv	r3, r3, r2
 80036c2:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80036c4:	2000      	movs	r0, #0
        break;
 80036c6:	e7cf      	b.n	8003668 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80036c8:	6862      	ldr	r2, [r4, #4]
 80036ca:	0853      	lsrs	r3, r2, #1
 80036cc:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80036d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80036d4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80036d6:	2000      	movs	r0, #0
        break;
 80036d8:	e7c6      	b.n	8003668 <UART_SetConfig+0x1a0>
        ret = HAL_ERROR;
 80036da:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80036dc:	2300      	movs	r3, #0
 80036de:	e7c3      	b.n	8003668 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80036e0:	f7fe fe70 	bl	80023c4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80036e4:	6862      	ldr	r2, [r4, #4]
 80036e6:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80036ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80036ee:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80036f0:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036f2:	f1a3 0110 	sub.w	r1, r3, #16
 80036f6:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80036fa:	4291      	cmp	r1, r2
 80036fc:	d832      	bhi.n	8003764 <UART_SetConfig+0x29c>
      huart->Instance->BRR = usartdiv;
 80036fe:	6822      	ldr	r2, [r4, #0]
 8003700:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8003702:	2300      	movs	r3, #0
 8003704:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003706:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003708:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800370a:	f7fe fe71 	bl	80023f0 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800370e:	6862      	ldr	r2, [r4, #4]
 8003710:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003714:	fbb3 f3f2 	udiv	r3, r3, r2
 8003718:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800371a:	2000      	movs	r0, #0
        break;
 800371c:	e7e9      	b.n	80036f2 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800371e:	6862      	ldr	r2, [r4, #4]
 8003720:	0853      	lsrs	r3, r2, #1
 8003722:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003726:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800372a:	fbb3 f3f2 	udiv	r3, r3, r2
 800372e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003730:	2000      	movs	r0, #0
        break;
 8003732:	e7de      	b.n	80036f2 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003734:	f7fe fd36 	bl	80021a4 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003738:	6862      	ldr	r2, [r4, #4]
 800373a:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800373e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003742:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003744:	2000      	movs	r0, #0
        break;
 8003746:	e7d4      	b.n	80036f2 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003748:	6862      	ldr	r2, [r4, #4]
 800374a:	0853      	lsrs	r3, r2, #1
 800374c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003750:	fbb3 f3f2 	udiv	r3, r3, r2
 8003754:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003756:	2000      	movs	r0, #0
        break;
 8003758:	e7cb      	b.n	80036f2 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 800375a:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 800375c:	2300      	movs	r3, #0
 800375e:	e7c8      	b.n	80036f2 <UART_SetConfig+0x22a>
      ret = HAL_ERROR;
 8003760:	2001      	movs	r0, #1
 8003762:	e7ce      	b.n	8003702 <UART_SetConfig+0x23a>
      ret = HAL_ERROR;
 8003764:	2001      	movs	r0, #1
 8003766:	e7cc      	b.n	8003702 <UART_SetConfig+0x23a>
 8003768:	40013800 	.word	0x40013800
 800376c:	40004400 	.word	0x40004400
 8003770:	40004800 	.word	0x40004800
 8003774:	40004c00 	.word	0x40004c00
 8003778:	40005000 	.word	0x40005000
 800377c:	40021000 	.word	0x40021000

08003780 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003780:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003782:	f013 0f01 	tst.w	r3, #1
 8003786:	d006      	beq.n	8003796 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003788:	6802      	ldr	r2, [r0, #0]
 800378a:	6853      	ldr	r3, [r2, #4]
 800378c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003790:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003792:	430b      	orrs	r3, r1
 8003794:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003796:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003798:	f013 0f02 	tst.w	r3, #2
 800379c:	d006      	beq.n	80037ac <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800379e:	6802      	ldr	r2, [r0, #0]
 80037a0:	6853      	ldr	r3, [r2, #4]
 80037a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037a6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80037a8:	430b      	orrs	r3, r1
 80037aa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037ae:	f013 0f04 	tst.w	r3, #4
 80037b2:	d006      	beq.n	80037c2 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037b4:	6802      	ldr	r2, [r0, #0]
 80037b6:	6853      	ldr	r3, [r2, #4]
 80037b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037bc:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80037be:	430b      	orrs	r3, r1
 80037c0:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037c4:	f013 0f08 	tst.w	r3, #8
 80037c8:	d006      	beq.n	80037d8 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037ca:	6802      	ldr	r2, [r0, #0]
 80037cc:	6853      	ldr	r3, [r2, #4]
 80037ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80037d2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037da:	f013 0f10 	tst.w	r3, #16
 80037de:	d006      	beq.n	80037ee <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037e0:	6802      	ldr	r2, [r0, #0]
 80037e2:	6893      	ldr	r3, [r2, #8]
 80037e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037e8:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80037ea:	430b      	orrs	r3, r1
 80037ec:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037ee:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80037f0:	f013 0f20 	tst.w	r3, #32
 80037f4:	d006      	beq.n	8003804 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037f6:	6802      	ldr	r2, [r0, #0]
 80037f8:	6893      	ldr	r3, [r2, #8]
 80037fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037fe:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003800:	430b      	orrs	r3, r1
 8003802:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003804:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003806:	f013 0f40 	tst.w	r3, #64	; 0x40
 800380a:	d00a      	beq.n	8003822 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800380c:	6802      	ldr	r2, [r0, #0]
 800380e:	6853      	ldr	r3, [r2, #4]
 8003810:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003814:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003816:	430b      	orrs	r3, r1
 8003818:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800381a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800381c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003820:	d00b      	beq.n	800383a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003822:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003824:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003828:	d006      	beq.n	8003838 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800382a:	6802      	ldr	r2, [r0, #0]
 800382c:	6853      	ldr	r3, [r2, #4]
 800382e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003832:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003834:	430b      	orrs	r3, r1
 8003836:	6053      	str	r3, [r2, #4]
 8003838:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800383a:	6802      	ldr	r2, [r0, #0]
 800383c:	6853      	ldr	r3, [r2, #4]
 800383e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003842:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003844:	430b      	orrs	r3, r1
 8003846:	6053      	str	r3, [r2, #4]
 8003848:	e7eb      	b.n	8003822 <UART_AdvFeatureConfig+0xa2>

0800384a <UART_WaitOnFlagUntilTimeout>:
{
 800384a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800384e:	4604      	mov	r4, r0
 8003850:	460f      	mov	r7, r1
 8003852:	4616      	mov	r6, r2
 8003854:	4698      	mov	r8, r3
 8003856:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003858:	6823      	ldr	r3, [r4, #0]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	ea37 0303 	bics.w	r3, r7, r3
 8003860:	bf0c      	ite	eq
 8003862:	2301      	moveq	r3, #1
 8003864:	2300      	movne	r3, #0
 8003866:	42b3      	cmp	r3, r6
 8003868:	d13c      	bne.n	80038e4 <UART_WaitOnFlagUntilTimeout+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 800386a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800386e:	d0f3      	beq.n	8003858 <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003870:	f7fd fc08 	bl	8001084 <HAL_GetTick>
 8003874:	eba0 0008 	sub.w	r0, r0, r8
 8003878:	4285      	cmp	r5, r0
 800387a:	d320      	bcc.n	80038be <UART_WaitOnFlagUntilTimeout+0x74>
 800387c:	b1fd      	cbz	r5, 80038be <UART_WaitOnFlagUntilTimeout+0x74>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800387e:	6823      	ldr	r3, [r4, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	f012 0f04 	tst.w	r2, #4
 8003886:	d0e7      	beq.n	8003858 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003888:	69da      	ldr	r2, [r3, #28]
 800388a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800388e:	d0e3      	beq.n	8003858 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003890:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003894:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003896:	6822      	ldr	r2, [r4, #0]
 8003898:	6813      	ldr	r3, [r2, #0]
 800389a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800389e:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a0:	6822      	ldr	r2, [r4, #0]
 80038a2:	6893      	ldr	r3, [r2, #8]
 80038a4:	f023 0301 	bic.w	r3, r3, #1
 80038a8:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 80038aa:	2320      	movs	r3, #32
 80038ac:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80038ae:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038b0:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80038b2:	2300      	movs	r3, #0
 80038b4:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 80038b8:	2003      	movs	r0, #3
 80038ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038be:	6822      	ldr	r2, [r4, #0]
 80038c0:	6813      	ldr	r3, [r2, #0]
 80038c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80038c6:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038c8:	6822      	ldr	r2, [r4, #0]
 80038ca:	6893      	ldr	r3, [r2, #8]
 80038cc:	f023 0301 	bic.w	r3, r3, #1
 80038d0:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 80038d2:	2320      	movs	r3, #32
 80038d4:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80038d6:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 80038d8:	2300      	movs	r3, #0
 80038da:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 80038de:	2003      	movs	r0, #3
 80038e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 80038e4:	2000      	movs	r0, #0
}
 80038e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080038ea <UART_CheckIdleState>:
{
 80038ea:	b530      	push	{r4, r5, lr}
 80038ec:	b083      	sub	sp, #12
 80038ee:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f0:	2300      	movs	r3, #0
 80038f2:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80038f4:	f7fd fbc6 	bl	8001084 <HAL_GetTick>
 80038f8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f013 0f08 	tst.w	r3, #8
 8003902:	d10c      	bne.n	800391e <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f013 0f04 	tst.w	r3, #4
 800390c:	d115      	bne.n	800393a <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 800390e:	2320      	movs	r3, #32
 8003910:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003912:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003914:	2000      	movs	r0, #0
 8003916:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 800391a:	b003      	add	sp, #12
 800391c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800391e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	4603      	mov	r3, r0
 8003926:	2200      	movs	r2, #0
 8003928:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800392c:	4620      	mov	r0, r4
 800392e:	f7ff ff8c 	bl	800384a <UART_WaitOnFlagUntilTimeout>
 8003932:	2800      	cmp	r0, #0
 8003934:	d0e6      	beq.n	8003904 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003936:	2003      	movs	r0, #3
 8003938:	e7ef      	b.n	800391a <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800393a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	462b      	mov	r3, r5
 8003942:	2200      	movs	r2, #0
 8003944:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003948:	4620      	mov	r0, r4
 800394a:	f7ff ff7e 	bl	800384a <UART_WaitOnFlagUntilTimeout>
 800394e:	2800      	cmp	r0, #0
 8003950:	d0dd      	beq.n	800390e <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8003952:	2003      	movs	r0, #3
 8003954:	e7e1      	b.n	800391a <UART_CheckIdleState+0x30>

08003956 <HAL_UART_Init>:
  if (huart == NULL)
 8003956:	b368      	cbz	r0, 80039b4 <HAL_UART_Init+0x5e>
{
 8003958:	b510      	push	{r4, lr}
 800395a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800395c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800395e:	b303      	cbz	r3, 80039a2 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003960:	2324      	movs	r3, #36	; 0x24
 8003962:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003964:	6822      	ldr	r2, [r4, #0]
 8003966:	6813      	ldr	r3, [r2, #0]
 8003968:	f023 0301 	bic.w	r3, r3, #1
 800396c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800396e:	4620      	mov	r0, r4
 8003970:	f7ff fdaa 	bl	80034c8 <UART_SetConfig>
 8003974:	2801      	cmp	r0, #1
 8003976:	d01f      	beq.n	80039b8 <HAL_UART_Init+0x62>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003978:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800397a:	b9bb      	cbnz	r3, 80039ac <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	6853      	ldr	r3, [r2, #4]
 8003980:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003984:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003986:	6822      	ldr	r2, [r4, #0]
 8003988:	6893      	ldr	r3, [r2, #8]
 800398a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800398e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003990:	6822      	ldr	r2, [r4, #0]
 8003992:	6813      	ldr	r3, [r2, #0]
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800399a:	4620      	mov	r0, r4
 800399c:	f7ff ffa5 	bl	80038ea <UART_CheckIdleState>
 80039a0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80039a2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 80039a6:	f002 fa8b 	bl	8005ec0 <HAL_UART_MspInit>
 80039aa:	e7d9      	b.n	8003960 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80039ac:	4620      	mov	r0, r4
 80039ae:	f7ff fee7 	bl	8003780 <UART_AdvFeatureConfig>
 80039b2:	e7e3      	b.n	800397c <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80039b4:	2001      	movs	r0, #1
 80039b6:	4770      	bx	lr
}
 80039b8:	bd10      	pop	{r4, pc}

080039ba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80039ba:	4770      	bx	lr

080039bc <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 80039bc:	2884      	cmp	r0, #132	; 0x84
 80039be:	d001      	beq.n	80039c4 <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 80039c0:	3003      	adds	r0, #3
 80039c2:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80039c4:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 80039c6:	4770      	bx	lr

080039c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80039c8:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80039ca:	f001 f803 	bl	80049d4 <vTaskStartScheduler>
  
  return osOK;
}
 80039ce:	2000      	movs	r0, #0
 80039d0:	bd08      	pop	{r3, pc}

080039d2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80039d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039d6:	b087      	sub	sp, #28
 80039d8:	4604      	mov	r4, r0
 80039da:	460f      	mov	r7, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80039dc:	6945      	ldr	r5, [r0, #20]
 80039de:	b1bd      	cbz	r5, 8003a10 <osThreadCreate+0x3e>
 80039e0:	6986      	ldr	r6, [r0, #24]
 80039e2:	b1ae      	cbz	r6, 8003a10 <osThreadCreate+0x3e>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039e4:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80039e8:	f8d0 9000 	ldr.w	r9, [r0]
 80039ec:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 80039f0:	f7ff ffe4 	bl	80039bc <makeFreeRtosPriority>
 80039f4:	6922      	ldr	r2, [r4, #16]
 80039f6:	9602      	str	r6, [sp, #8]
 80039f8:	9501      	str	r5, [sp, #4]
 80039fa:	9000      	str	r0, [sp, #0]
 80039fc:	463b      	mov	r3, r7
 80039fe:	4649      	mov	r1, r9
 8003a00:	4640      	mov	r0, r8
 8003a02:	f000 ff7b 	bl	80048fc <xTaskCreateStatic>
 8003a06:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003a08:	9805      	ldr	r0, [sp, #20]
}
 8003a0a:	b007      	add	sp, #28
 8003a0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a10:	6865      	ldr	r5, [r4, #4]
 8003a12:	6826      	ldr	r6, [r4, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003a14:	f8d4 8010 	ldr.w	r8, [r4, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a18:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8003a1c:	f7ff ffce 	bl	80039bc <makeFreeRtosPriority>
 8003a20:	ab05      	add	r3, sp, #20
 8003a22:	9301      	str	r3, [sp, #4]
 8003a24:	9000      	str	r0, [sp, #0]
 8003a26:	463b      	mov	r3, r7
 8003a28:	fa1f f288 	uxth.w	r2, r8
 8003a2c:	4631      	mov	r1, r6
 8003a2e:	4628      	mov	r0, r5
 8003a30:	f000 ff9d 	bl	800496e <xTaskCreate>
 8003a34:	2801      	cmp	r0, #1
 8003a36:	d0e7      	beq.n	8003a08 <osThreadCreate+0x36>
      return NULL;
 8003a38:	2000      	movs	r0, #0
 8003a3a:	e7e6      	b.n	8003a0a <osThreadCreate+0x38>

08003a3c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003a3c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003a3e:	4603      	mov	r3, r0
 8003a40:	b900      	cbnz	r0, 8003a44 <osDelay+0x8>
 8003a42:	2301      	movs	r3, #1
 8003a44:	4618      	mov	r0, r3
 8003a46:	f001 f92f 	bl	8004ca8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	bd08      	pop	{r3, pc}

08003a4e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a4e:	f100 0308 	add.w	r3, r0, #8
 8003a52:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a54:	f04f 32ff 	mov.w	r2, #4294967295
 8003a58:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a5a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a5c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	6003      	str	r3, [r0, #0]
 8003a62:	4770      	bx	lr

08003a64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	6103      	str	r3, [r0, #16]
 8003a68:	4770      	bx	lr

08003a6a <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003a6a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003a6c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003a76:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a78:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003a7a:	6803      	ldr	r3, [r0, #0]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	6003      	str	r3, [r0, #0]
 8003a80:	4770      	bx	lr

08003a82 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a82:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a84:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a86:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003a8a:	d002      	beq.n	8003a92 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a8c:	f100 0208 	add.w	r2, r0, #8
 8003a90:	e002      	b.n	8003a98 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a92:	6902      	ldr	r2, [r0, #16]
 8003a94:	e004      	b.n	8003aa0 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a96:	461a      	mov	r2, r3
 8003a98:	6853      	ldr	r3, [r2, #4]
 8003a9a:	681c      	ldr	r4, [r3, #0]
 8003a9c:	42a5      	cmp	r5, r4
 8003a9e:	d2fa      	bcs.n	8003a96 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003aa0:	6853      	ldr	r3, [r2, #4]
 8003aa2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003aa4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003aa6:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003aa8:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003aaa:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003aac:	6803      	ldr	r3, [r0, #0]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	6003      	str	r3, [r0, #0]
}
 8003ab2:	bc30      	pop	{r4, r5}
 8003ab4:	4770      	bx	lr

08003ab6 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003ab6:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ab8:	6842      	ldr	r2, [r0, #4]
 8003aba:	6881      	ldr	r1, [r0, #8]
 8003abc:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003abe:	6882      	ldr	r2, [r0, #8]
 8003ac0:	6841      	ldr	r1, [r0, #4]
 8003ac2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	4290      	cmp	r0, r2
 8003ac8:	d006      	beq.n	8003ad8 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003aca:	2200      	movs	r2, #0
 8003acc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	3a01      	subs	r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ad4:	6818      	ldr	r0, [r3, #0]
}
 8003ad6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003ad8:	6882      	ldr	r2, [r0, #8]
 8003ada:	605a      	str	r2, [r3, #4]
 8003adc:	e7f5      	b.n	8003aca <uxListRemove+0x14>
	...

08003ae0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003ae0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <prvTaskExitError+0x3c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aee:	d008      	beq.n	8003b02 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	e7fe      	b.n	8003b00 <prvTaskExitError+0x20>
 8003b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b06:	f383 8811 	msr	BASEPRI, r3
 8003b0a:	f3bf 8f6f 	isb	sy
 8003b0e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003b12:	9b01      	ldr	r3, [sp, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0fc      	beq.n	8003b12 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003b18:	b002      	add	sp, #8
 8003b1a:	4770      	bx	lr
 8003b1c:	20000008 	.word	0x20000008

08003b20 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003b20:	4808      	ldr	r0, [pc, #32]	; (8003b44 <prvPortStartFirstTask+0x24>)
 8003b22:	6800      	ldr	r0, [r0, #0]
 8003b24:	6800      	ldr	r0, [r0, #0]
 8003b26:	f380 8808 	msr	MSP, r0
 8003b2a:	f04f 0000 	mov.w	r0, #0
 8003b2e:	f380 8814 	msr	CONTROL, r0
 8003b32:	b662      	cpsie	i
 8003b34:	b661      	cpsie	f
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	df00      	svc	0
 8003b40:	bf00      	nop
 8003b42:	0000      	.short	0x0000
 8003b44:	e000ed08 	.word	0xe000ed08

08003b48 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003b48:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003b58 <vPortEnableVFP+0x10>
 8003b4c:	6801      	ldr	r1, [r0, #0]
 8003b4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003b52:	6001      	str	r1, [r0, #0]
 8003b54:	4770      	bx	lr
 8003b56:	0000      	.short	0x0000
 8003b58:	e000ed88 	.word	0xe000ed88

08003b5c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003b5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b60:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003b64:	f021 0101 	bic.w	r1, r1, #1
 8003b68:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003b6c:	4b05      	ldr	r3, [pc, #20]	; (8003b84 <pxPortInitialiseStack+0x28>)
 8003b6e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003b72:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003b76:	f06f 0302 	mvn.w	r3, #2
 8003b7a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8003b7e:	3844      	subs	r0, #68	; 0x44
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	08003ae1 	.word	0x08003ae1
	...

08003b90 <SVC_Handler>:
	__asm volatile (
 8003b90:	4b07      	ldr	r3, [pc, #28]	; (8003bb0 <pxCurrentTCBConst2>)
 8003b92:	6819      	ldr	r1, [r3, #0]
 8003b94:	6808      	ldr	r0, [r1, #0]
 8003b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b9a:	f380 8809 	msr	PSP, r0
 8003b9e:	f3bf 8f6f 	isb	sy
 8003ba2:	f04f 0000 	mov.w	r0, #0
 8003ba6:	f380 8811 	msr	BASEPRI, r0
 8003baa:	4770      	bx	lr
 8003bac:	f3af 8000 	nop.w

08003bb0 <pxCurrentTCBConst2>:
 8003bb0:	2000403c 	.word	0x2000403c

08003bb4 <vPortEnterCritical>:
 8003bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bb8:	f383 8811 	msr	BASEPRI, r3
 8003bbc:	f3bf 8f6f 	isb	sy
 8003bc0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8003bc4:	4a0a      	ldr	r2, [pc, #40]	; (8003bf0 <vPortEnterCritical+0x3c>)
 8003bc6:	6813      	ldr	r3, [r2, #0]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d10d      	bne.n	8003bec <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003bd0:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <vPortEnterCritical+0x40>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003bd8:	d008      	beq.n	8003bec <vPortEnterCritical+0x38>
 8003bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bde:	f383 8811 	msr	BASEPRI, r3
 8003be2:	f3bf 8f6f 	isb	sy
 8003be6:	f3bf 8f4f 	dsb	sy
 8003bea:	e7fe      	b.n	8003bea <vPortEnterCritical+0x36>
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	20000008 	.word	0x20000008
 8003bf4:	e000ed04 	.word	0xe000ed04

08003bf8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003bf8:	4b09      	ldr	r3, [pc, #36]	; (8003c20 <vPortExitCritical+0x28>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	b943      	cbnz	r3, 8003c10 <vPortExitCritical+0x18>
 8003bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	e7fe      	b.n	8003c0e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8003c10:	3b01      	subs	r3, #1
 8003c12:	4a03      	ldr	r2, [pc, #12]	; (8003c20 <vPortExitCritical+0x28>)
 8003c14:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c16:	b90b      	cbnz	r3, 8003c1c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000008 	.word	0x20000008
	...

08003c30 <PendSV_Handler>:
	__asm volatile
 8003c30:	f3ef 8009 	mrs	r0, PSP
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	4b15      	ldr	r3, [pc, #84]	; (8003c90 <pxCurrentTCBConst>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	f01e 0f10 	tst.w	lr, #16
 8003c40:	bf08      	it	eq
 8003c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c4a:	6010      	str	r0, [r2, #0]
 8003c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c54:	f380 8811 	msr	BASEPRI, r0
 8003c58:	f3bf 8f4f 	dsb	sy
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f001 f84a 	bl	8004cf8 <vTaskSwitchContext>
 8003c64:	f04f 0000 	mov.w	r0, #0
 8003c68:	f380 8811 	msr	BASEPRI, r0
 8003c6c:	bc09      	pop	{r0, r3}
 8003c6e:	6819      	ldr	r1, [r3, #0]
 8003c70:	6808      	ldr	r0, [r1, #0]
 8003c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c76:	f01e 0f10 	tst.w	lr, #16
 8003c7a:	bf08      	it	eq
 8003c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c80:	f380 8809 	msr	PSP, r0
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	f3af 8000 	nop.w

08003c90 <pxCurrentTCBConst>:
 8003c90:	2000403c 	.word	0x2000403c

08003c94 <SysTick_Handler>:
{
 8003c94:	b508      	push	{r3, lr}
	__asm volatile
 8003c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9a:	f383 8811 	msr	BASEPRI, r3
 8003c9e:	f3bf 8f6f 	isb	sy
 8003ca2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8003ca6:	f000 fef1 	bl	8004a8c <xTaskIncrementTick>
 8003caa:	b118      	cbz	r0, 8003cb4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cb0:	4b02      	ldr	r3, [pc, #8]	; (8003cbc <SysTick_Handler+0x28>)
 8003cb2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	bd08      	pop	{r3, pc}
 8003cbc:	e000ed04 	.word	0xe000ed04

08003cc0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003cc0:	4a08      	ldr	r2, [pc, #32]	; (8003ce4 <vPortSetupTimerInterrupt+0x24>)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003cc6:	4908      	ldr	r1, [pc, #32]	; (8003ce8 <vPortSetupTimerInterrupt+0x28>)
 8003cc8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cca:	4b08      	ldr	r3, [pc, #32]	; (8003cec <vPortSetupTimerInterrupt+0x2c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4908      	ldr	r1, [pc, #32]	; (8003cf0 <vPortSetupTimerInterrupt+0x30>)
 8003cd0:	fba1 1303 	umull	r1, r3, r1, r3
 8003cd4:	099b      	lsrs	r3, r3, #6
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	4906      	ldr	r1, [pc, #24]	; (8003cf4 <vPortSetupTimerInterrupt+0x34>)
 8003cda:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cdc:	2307      	movs	r3, #7
 8003cde:	6013      	str	r3, [r2, #0]
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	e000e010 	.word	0xe000e010
 8003ce8:	e000e018 	.word	0xe000e018
 8003cec:	2000000c 	.word	0x2000000c
 8003cf0:	10624dd3 	.word	0x10624dd3
 8003cf4:	e000e014 	.word	0xe000e014

08003cf8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003cf8:	4b3a      	ldr	r3, [pc, #232]	; (8003de4 <xPortStartScheduler+0xec>)
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	4b3a      	ldr	r3, [pc, #232]	; (8003de8 <xPortStartScheduler+0xf0>)
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d108      	bne.n	8003d14 <xPortStartScheduler+0x1c>
	__asm volatile
 8003d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d06:	f383 8811 	msr	BASEPRI, r3
 8003d0a:	f3bf 8f6f 	isb	sy
 8003d0e:	f3bf 8f4f 	dsb	sy
 8003d12:	e7fe      	b.n	8003d12 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003d14:	4b33      	ldr	r3, [pc, #204]	; (8003de4 <xPortStartScheduler+0xec>)
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	4b34      	ldr	r3, [pc, #208]	; (8003dec <xPortStartScheduler+0xf4>)
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d108      	bne.n	8003d30 <xPortStartScheduler+0x38>
 8003d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	e7fe      	b.n	8003d2e <xPortStartScheduler+0x36>
{
 8003d30:	b510      	push	{r4, lr}
 8003d32:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003d34:	4b2e      	ldr	r3, [pc, #184]	; (8003df0 <xPortStartScheduler+0xf8>)
 8003d36:	781a      	ldrb	r2, [r3, #0]
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003d3c:	22ff      	movs	r2, #255	; 0xff
 8003d3e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003d48:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d4c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003d50:	4a28      	ldr	r2, [pc, #160]	; (8003df4 <xPortStartScheduler+0xfc>)
 8003d52:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003d54:	2207      	movs	r2, #7
 8003d56:	4b28      	ldr	r3, [pc, #160]	; (8003df8 <xPortStartScheduler+0x100>)
 8003d58:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d5a:	e009      	b.n	8003d70 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 8003d5c:	4a26      	ldr	r2, [pc, #152]	; (8003df8 <xPortStartScheduler+0x100>)
 8003d5e:	6813      	ldr	r3, [r2, #0]
 8003d60:	3b01      	subs	r3, #1
 8003d62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003d64:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003d70:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003d74:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003d78:	d1f0      	bne.n	8003d5c <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003d7a:	4b1f      	ldr	r3, [pc, #124]	; (8003df8 <xPortStartScheduler+0x100>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	d008      	beq.n	8003d94 <xPortStartScheduler+0x9c>
 8003d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d86:	f383 8811 	msr	BASEPRI, r3
 8003d8a:	f3bf 8f6f 	isb	sy
 8003d8e:	f3bf 8f4f 	dsb	sy
 8003d92:	e7fe      	b.n	8003d92 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003d94:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003d96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003d9a:	4a17      	ldr	r2, [pc, #92]	; (8003df8 <xPortStartScheduler+0x100>)
 8003d9c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003d9e:	9b01      	ldr	r3, [sp, #4]
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	4a13      	ldr	r2, [pc, #76]	; (8003df0 <xPortStartScheduler+0xf8>)
 8003da4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003da6:	4b15      	ldr	r3, [pc, #84]	; (8003dfc <xPortStartScheduler+0x104>)
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003dae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8003db6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8003db8:	f7ff ff82 	bl	8003cc0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003dbc:	2400      	movs	r4, #0
 8003dbe:	4b10      	ldr	r3, [pc, #64]	; (8003e00 <xPortStartScheduler+0x108>)
 8003dc0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8003dc2:	f7ff fec1 	bl	8003b48 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003dc6:	4a0f      	ldr	r2, [pc, #60]	; (8003e04 <xPortStartScheduler+0x10c>)
 8003dc8:	6813      	ldr	r3, [r2, #0]
 8003dca:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003dce:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8003dd0:	f7ff fea6 	bl	8003b20 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8003dd4:	f000 ff90 	bl	8004cf8 <vTaskSwitchContext>
	prvTaskExitError();
 8003dd8:	f7ff fe82 	bl	8003ae0 <prvTaskExitError>
}
 8003ddc:	4620      	mov	r0, r4
 8003dde:	b002      	add	sp, #8
 8003de0:	bd10      	pop	{r4, pc}
 8003de2:	bf00      	nop
 8003de4:	e000ed00 	.word	0xe000ed00
 8003de8:	410fc271 	.word	0x410fc271
 8003dec:	410fc270 	.word	0x410fc270
 8003df0:	e000e400 	.word	0xe000e400
 8003df4:	2000002c 	.word	0x2000002c
 8003df8:	20000030 	.word	0x20000030
 8003dfc:	e000ed20 	.word	0xe000ed20
 8003e00:	20000008 	.word	0x20000008
 8003e04:	e000ef34 	.word	0xe000ef34

08003e08 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003e08:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003e0c:	2b0f      	cmp	r3, #15
 8003e0e:	d90f      	bls.n	8003e30 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003e10:	4a10      	ldr	r2, [pc, #64]	; (8003e54 <vPortValidateInterruptPriority+0x4c>)
 8003e12:	5c9b      	ldrb	r3, [r3, r2]
 8003e14:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003e16:	4a10      	ldr	r2, [pc, #64]	; (8003e58 <vPortValidateInterruptPriority+0x50>)
 8003e18:	7812      	ldrb	r2, [r2, #0]
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d208      	bcs.n	8003e30 <vPortValidateInterruptPriority+0x28>
 8003e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e22:	f383 8811 	msr	BASEPRI, r3
 8003e26:	f3bf 8f6f 	isb	sy
 8003e2a:	f3bf 8f4f 	dsb	sy
 8003e2e:	e7fe      	b.n	8003e2e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003e30:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <vPortValidateInterruptPriority+0x54>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003e38:	4a09      	ldr	r2, [pc, #36]	; (8003e60 <vPortValidateInterruptPriority+0x58>)
 8003e3a:	6812      	ldr	r2, [r2, #0]
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d908      	bls.n	8003e52 <vPortValidateInterruptPriority+0x4a>
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	e7fe      	b.n	8003e50 <vPortValidateInterruptPriority+0x48>
 8003e52:	4770      	bx	lr
 8003e54:	e000e3f0 	.word	0xe000e3f0
 8003e58:	2000002c 	.word	0x2000002c
 8003e5c:	e000ed0c 	.word	0xe000ed0c
 8003e60:	20000030 	.word	0x20000030

08003e64 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003e64:	b538      	push	{r3, r4, r5, lr}
 8003e66:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8003e68:	f010 0f07 	tst.w	r0, #7
 8003e6c:	d002      	beq.n	8003e74 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e6e:	f020 0407 	bic.w	r4, r0, #7
 8003e72:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
 8003e74:	f000 fdfc 	bl	8004a70 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 8003e78:	4b11      	ldr	r3, [pc, #68]	; (8003ec0 <pvPortMalloc+0x5c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	b193      	cbz	r3, 8003ea4 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8003e7e:	4b11      	ldr	r3, [pc, #68]	; (8003ec4 <pvPortMalloc+0x60>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	441c      	add	r4, r3
 8003e84:	f643 72f7 	movw	r2, #16375	; 0x3ff7
 8003e88:	4294      	cmp	r4, r2
 8003e8a:	d811      	bhi.n	8003eb0 <pvPortMalloc+0x4c>
 8003e8c:	42a3      	cmp	r3, r4
 8003e8e:	d211      	bcs.n	8003eb4 <pvPortMalloc+0x50>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 8003e90:	4a0b      	ldr	r2, [pc, #44]	; (8003ec0 <pvPortMalloc+0x5c>)
 8003e92:	6815      	ldr	r5, [r2, #0]
 8003e94:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
 8003e96:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <pvPortMalloc+0x60>)
 8003e98:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003e9a:	f000 fe87 	bl	8004bac <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8003e9e:	b15d      	cbz	r5, 8003eb8 <pvPortMalloc+0x54>
		}
	}
	#endif

	return pvReturn;
}
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8003ea4:	4b08      	ldr	r3, [pc, #32]	; (8003ec8 <pvPortMalloc+0x64>)
 8003ea6:	f023 0307 	bic.w	r3, r3, #7
 8003eaa:	4a05      	ldr	r2, [pc, #20]	; (8003ec0 <pvPortMalloc+0x5c>)
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e7e6      	b.n	8003e7e <pvPortMalloc+0x1a>
void *pvReturn = NULL;
 8003eb0:	2500      	movs	r5, #0
 8003eb2:	e7f2      	b.n	8003e9a <pvPortMalloc+0x36>
 8003eb4:	2500      	movs	r5, #0
 8003eb6:	e7f0      	b.n	8003e9a <pvPortMalloc+0x36>
			vApplicationMallocFailedHook();
 8003eb8:	f001 fb78 	bl	80055ac <vApplicationMallocFailedHook>
	return pvReturn;
 8003ebc:	e7f0      	b.n	8003ea0 <pvPortMalloc+0x3c>
 8003ebe:	bf00      	nop
 8003ec0:	20000034 	.word	0x20000034
 8003ec4:	20004038 	.word	0x20004038
 8003ec8:	20000040 	.word	0x20000040

08003ecc <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 8003ecc:	b140      	cbz	r0, 8003ee0 <vPortFree+0x14>
 8003ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	e7fe      	b.n	8003ede <vPortFree+0x12>
 8003ee0:	4770      	bx	lr

08003ee2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003ee2:	b510      	push	{r4, lr}
 8003ee4:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ee6:	f7ff fe65 	bl	8003bb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003eea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003eec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d004      	beq.n	8003efc <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8003ef2:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8003ef4:	f7ff fe80 	bl	8003bf8 <vPortExitCritical>

	return xReturn;
}
 8003ef8:	4620      	mov	r0, r4
 8003efa:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8003efc:	2401      	movs	r4, #1
 8003efe:	e7f9      	b.n	8003ef4 <prvIsQueueFull+0x12>

08003f00 <prvIsQueueEmpty>:
{
 8003f00:	b510      	push	{r4, lr}
 8003f02:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8003f04:	f7ff fe56 	bl	8003bb4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003f08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003f0a:	b123      	cbz	r3, 8003f16 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 8003f0c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003f0e:	f7ff fe73 	bl	8003bf8 <vPortExitCritical>
}
 8003f12:	4620      	mov	r0, r4
 8003f14:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8003f16:	2401      	movs	r4, #1
 8003f18:	e7f9      	b.n	8003f0e <prvIsQueueEmpty+0xe>

08003f1a <prvCopyDataToQueue>:
{
 8003f1a:	b570      	push	{r4, r5, r6, lr}
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f20:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003f22:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003f24:	b94a      	cbnz	r2, 8003f3a <prvCopyDataToQueue+0x20>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f26:	6803      	ldr	r3, [r0, #0]
 8003f28:	bb53      	cbnz	r3, 8003f80 <prvCopyDataToQueue+0x66>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8003f2a:	6840      	ldr	r0, [r0, #4]
 8003f2c:	f001 f80e 	bl	8004f4c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8003f30:	2300      	movs	r3, #0
 8003f32:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f34:	3501      	adds	r5, #1
 8003f36:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8003f38:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8003f3a:	b96e      	cbnz	r6, 8003f58 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003f3c:	6880      	ldr	r0, [r0, #8]
 8003f3e:	f002 f893 	bl	8006068 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003f42:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f44:	68a3      	ldr	r3, [r4, #8]
 8003f46:	4413      	add	r3, r2
 8003f48:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f4a:	6862      	ldr	r2, [r4, #4]
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d319      	bcc.n	8003f84 <prvCopyDataToQueue+0x6a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8003f54:	2000      	movs	r0, #0
 8003f56:	e7ed      	b.n	8003f34 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f58:	68c0      	ldr	r0, [r0, #12]
 8003f5a:	f002 f885 	bl	8006068 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003f5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f60:	425b      	negs	r3, r3
 8003f62:	68e2      	ldr	r2, [r4, #12]
 8003f64:	441a      	add	r2, r3
 8003f66:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003f68:	6821      	ldr	r1, [r4, #0]
 8003f6a:	428a      	cmp	r2, r1
 8003f6c:	d202      	bcs.n	8003f74 <prvCopyDataToQueue+0x5a>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003f6e:	6862      	ldr	r2, [r4, #4]
 8003f70:	4413      	add	r3, r2
 8003f72:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8003f74:	2e02      	cmp	r6, #2
 8003f76:	d107      	bne.n	8003f88 <prvCopyDataToQueue+0x6e>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f78:	b145      	cbz	r5, 8003f8c <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8003f7a:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	e7d9      	b.n	8003f34 <prvCopyDataToQueue+0x1a>
 8003f80:	2000      	movs	r0, #0
 8003f82:	e7d7      	b.n	8003f34 <prvCopyDataToQueue+0x1a>
 8003f84:	2000      	movs	r0, #0
 8003f86:	e7d5      	b.n	8003f34 <prvCopyDataToQueue+0x1a>
 8003f88:	2000      	movs	r0, #0
 8003f8a:	e7d3      	b.n	8003f34 <prvCopyDataToQueue+0x1a>
 8003f8c:	2000      	movs	r0, #0
 8003f8e:	e7d1      	b.n	8003f34 <prvCopyDataToQueue+0x1a>

08003f90 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003f90:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003f92:	b172      	cbz	r2, 8003fb2 <prvCopyDataFromQueue+0x22>
{
 8003f94:	b510      	push	{r4, lr}
 8003f96:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003f98:	68c4      	ldr	r4, [r0, #12]
 8003f9a:	4414      	add	r4, r2
 8003f9c:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003f9e:	6840      	ldr	r0, [r0, #4]
 8003fa0:	4284      	cmp	r4, r0
 8003fa2:	d301      	bcc.n	8003fa8 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003fa4:	6818      	ldr	r0, [r3, #0]
 8003fa6:	60d8      	str	r0, [r3, #12]
 8003fa8:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003faa:	68d9      	ldr	r1, [r3, #12]
 8003fac:	f002 f85c 	bl	8006068 <memcpy>
 8003fb0:	bd10      	pop	{r4, pc}
 8003fb2:	4770      	bx	lr

08003fb4 <prvUnlockQueue>:
{
 8003fb4:	b538      	push	{r3, r4, r5, lr}
 8003fb6:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8003fb8:	f7ff fdfc 	bl	8003bb4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8003fbc:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8003fc0:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fc2:	e001      	b.n	8003fc8 <prvUnlockQueue+0x14>
			--cTxLock;
 8003fc4:	3c01      	subs	r4, #1
 8003fc6:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003fc8:	2c00      	cmp	r4, #0
 8003fca:	dd0a      	ble.n	8003fe2 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fcc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003fce:	b143      	cbz	r3, 8003fe2 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fd0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8003fd4:	f000 ff12 	bl	8004dfc <xTaskRemoveFromEventList>
 8003fd8:	2800      	cmp	r0, #0
 8003fda:	d0f3      	beq.n	8003fc4 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 8003fdc:	f000 ffa0 	bl	8004f20 <vTaskMissedYield>
 8003fe0:	e7f0      	b.n	8003fc4 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8003fe2:	23ff      	movs	r3, #255	; 0xff
 8003fe4:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8003fe8:	f7ff fe06 	bl	8003bf8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8003fec:	f7ff fde2 	bl	8003bb4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8003ff0:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8003ff4:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ff6:	e001      	b.n	8003ffc <prvUnlockQueue+0x48>
				--cRxLock;
 8003ff8:	3c01      	subs	r4, #1
 8003ffa:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ffc:	2c00      	cmp	r4, #0
 8003ffe:	dd0a      	ble.n	8004016 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004000:	692b      	ldr	r3, [r5, #16]
 8004002:	b143      	cbz	r3, 8004016 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004004:	f105 0010 	add.w	r0, r5, #16
 8004008:	f000 fef8 	bl	8004dfc <xTaskRemoveFromEventList>
 800400c:	2800      	cmp	r0, #0
 800400e:	d0f3      	beq.n	8003ff8 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8004010:	f000 ff86 	bl	8004f20 <vTaskMissedYield>
 8004014:	e7f0      	b.n	8003ff8 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8004016:	23ff      	movs	r3, #255	; 0xff
 8004018:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 800401c:	f7ff fdec 	bl	8003bf8 <vPortExitCritical>
 8004020:	bd38      	pop	{r3, r4, r5, pc}
	...

08004024 <xQueueGenericReset>:
{
 8004024:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8004026:	b330      	cbz	r0, 8004076 <xQueueGenericReset+0x52>
 8004028:	4604      	mov	r4, r0
 800402a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 800402c:	f7ff fdc2 	bl	8003bb4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004030:	6821      	ldr	r1, [r4, #0]
 8004032:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004034:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004036:	fb03 1002 	mla	r0, r3, r2, r1
 800403a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800403c:	2000      	movs	r0, #0
 800403e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004040:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004042:	3a01      	subs	r2, #1
 8004044:	fb02 1303 	mla	r3, r2, r3, r1
 8004048:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800404a:	23ff      	movs	r3, #255	; 0xff
 800404c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004050:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004054:	b9c5      	cbnz	r5, 8004088 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004056:	6923      	ldr	r3, [r4, #16]
 8004058:	b1f3      	cbz	r3, 8004098 <xQueueGenericReset+0x74>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800405a:	f104 0010 	add.w	r0, r4, #16
 800405e:	f000 fecd 	bl	8004dfc <xTaskRemoveFromEventList>
 8004062:	b1c8      	cbz	r0, 8004098 <xQueueGenericReset+0x74>
					queueYIELD_IF_USING_PREEMPTION();
 8004064:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004068:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <xQueueGenericReset+0x7c>)
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	e010      	b.n	8004098 <xQueueGenericReset+0x74>
 8004076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800407a:	f383 8811 	msr	BASEPRI, r3
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	f3bf 8f4f 	dsb	sy
 8004086:	e7fe      	b.n	8004086 <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004088:	f104 0010 	add.w	r0, r4, #16
 800408c:	f7ff fcdf 	bl	8003a4e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004090:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004094:	f7ff fcdb 	bl	8003a4e <vListInitialise>
	taskEXIT_CRITICAL();
 8004098:	f7ff fdae 	bl	8003bf8 <vPortExitCritical>
}
 800409c:	2001      	movs	r0, #1
 800409e:	bd38      	pop	{r3, r4, r5, pc}
 80040a0:	e000ed04 	.word	0xe000ed04

080040a4 <prvInitialiseNewQueue>:
{
 80040a4:	b510      	push	{r4, lr}
 80040a6:	9b02      	ldr	r3, [sp, #8]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80040a8:	460c      	mov	r4, r1
 80040aa:	b139      	cbz	r1, 80040bc <prvInitialiseNewQueue+0x18>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80040ac:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80040ae:	63d8      	str	r0, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80040b0:	641c      	str	r4, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80040b2:	2101      	movs	r1, #1
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7ff ffb5 	bl	8004024 <xQueueGenericReset>
 80040ba:	bd10      	pop	{r4, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80040bc:	601b      	str	r3, [r3, #0]
 80040be:	e7f6      	b.n	80040ae <prvInitialiseNewQueue+0xa>

080040c0 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040c0:	b940      	cbnz	r0, 80040d4 <xQueueGenericCreateStatic+0x14>
 80040c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c6:	f383 8811 	msr	BASEPRI, r3
 80040ca:	f3bf 8f6f 	isb	sy
 80040ce:	f3bf 8f4f 	dsb	sy
 80040d2:	e7fe      	b.n	80040d2 <xQueueGenericCreateStatic+0x12>
	{
 80040d4:	b510      	push	{r4, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 80040da:	b163      	cbz	r3, 80040f6 <xQueueGenericCreateStatic+0x36>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80040dc:	b1a2      	cbz	r2, 8004108 <xQueueGenericCreateStatic+0x48>
 80040de:	b1a9      	cbz	r1, 800410c <xQueueGenericCreateStatic+0x4c>
 80040e0:	2001      	movs	r0, #1
 80040e2:	b9a8      	cbnz	r0, 8004110 <xQueueGenericCreateStatic+0x50>
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	e7fe      	b.n	80040f4 <xQueueGenericCreateStatic+0x34>
 80040f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fa:	f383 8811 	msr	BASEPRI, r3
 80040fe:	f3bf 8f6f 	isb	sy
 8004102:	f3bf 8f4f 	dsb	sy
 8004106:	e7fe      	b.n	8004106 <xQueueGenericCreateStatic+0x46>
 8004108:	2001      	movs	r0, #1
 800410a:	e7ea      	b.n	80040e2 <xQueueGenericCreateStatic+0x22>
 800410c:	2000      	movs	r0, #0
 800410e:	e7e8      	b.n	80040e2 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004110:	b90a      	cbnz	r2, 8004116 <xQueueGenericCreateStatic+0x56>
 8004112:	b101      	cbz	r1, 8004116 <xQueueGenericCreateStatic+0x56>
 8004114:	2000      	movs	r0, #0
 8004116:	b940      	cbnz	r0, 800412a <xQueueGenericCreateStatic+0x6a>
 8004118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411c:	f383 8811 	msr	BASEPRI, r3
 8004120:	f3bf 8f6f 	isb	sy
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	e7fe      	b.n	8004128 <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800412a:	2048      	movs	r0, #72	; 0x48
 800412c:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800412e:	9803      	ldr	r0, [sp, #12]
 8004130:	2848      	cmp	r0, #72	; 0x48
 8004132:	d008      	beq.n	8004146 <xQueueGenericCreateStatic+0x86>
 8004134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004138:	f383 8811 	msr	BASEPRI, r3
 800413c:	f3bf 8f6f 	isb	sy
 8004140:	f3bf 8f4f 	dsb	sy
 8004144:	e7fe      	b.n	8004144 <xQueueGenericCreateStatic+0x84>
 8004146:	4620      	mov	r0, r4
 8004148:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800414a:	2301      	movs	r3, #1
 800414c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004150:	9400      	str	r4, [sp, #0]
 8004152:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004156:	f7ff ffa5 	bl	80040a4 <prvInitialiseNewQueue>
	}
 800415a:	4620      	mov	r0, r4
 800415c:	b004      	add	sp, #16
 800415e:	bd10      	pop	{r4, pc}

08004160 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004160:	b940      	cbnz	r0, 8004174 <xQueueGenericCreate+0x14>
 8004162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	e7fe      	b.n	8004172 <xQueueGenericCreate+0x12>
	{
 8004174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004176:	b083      	sub	sp, #12
 8004178:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 800417a:	b111      	cbz	r1, 8004182 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800417c:	fb01 f000 	mul.w	r0, r1, r0
 8004180:	e000      	b.n	8004184 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 8004182:	2000      	movs	r0, #0
 8004184:	4617      	mov	r7, r2
 8004186:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004188:	3048      	adds	r0, #72	; 0x48
 800418a:	f7ff fe6b 	bl	8003e64 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800418e:	4605      	mov	r5, r0
 8004190:	b150      	cbz	r0, 80041a8 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004192:	2300      	movs	r3, #0
 8004194:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004198:	9000      	str	r0, [sp, #0]
 800419a:	463b      	mov	r3, r7
 800419c:	f100 0248 	add.w	r2, r0, #72	; 0x48
 80041a0:	4621      	mov	r1, r4
 80041a2:	4630      	mov	r0, r6
 80041a4:	f7ff ff7e 	bl	80040a4 <prvInitialiseNewQueue>
	}
 80041a8:	4628      	mov	r0, r5
 80041aa:	b003      	add	sp, #12
 80041ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080041b0 <xQueueGenericSend>:
{
 80041b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041b2:	b085      	sub	sp, #20
 80041b4:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80041b6:	b160      	cbz	r0, 80041d2 <xQueueGenericSend+0x22>
 80041b8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041ba:	b199      	cbz	r1, 80041e4 <xQueueGenericSend+0x34>
 80041bc:	2501      	movs	r5, #1
 80041be:	b9bd      	cbnz	r5, 80041f0 <xQueueGenericSend+0x40>
 80041c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c4:	f383 8811 	msr	BASEPRI, r3
 80041c8:	f3bf 8f6f 	isb	sy
 80041cc:	f3bf 8f4f 	dsb	sy
 80041d0:	e7fe      	b.n	80041d0 <xQueueGenericSend+0x20>
 80041d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	e7fe      	b.n	80041e2 <xQueueGenericSend+0x32>
 80041e4:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80041e6:	b90a      	cbnz	r2, 80041ec <xQueueGenericSend+0x3c>
 80041e8:	2501      	movs	r5, #1
 80041ea:	e7e8      	b.n	80041be <xQueueGenericSend+0xe>
 80041ec:	2500      	movs	r5, #0
 80041ee:	e7e6      	b.n	80041be <xQueueGenericSend+0xe>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d009      	beq.n	8004208 <xQueueGenericSend+0x58>
 80041f4:	b96d      	cbnz	r5, 8004212 <xQueueGenericSend+0x62>
 80041f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	e7fe      	b.n	8004206 <xQueueGenericSend+0x56>
 8004208:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800420a:	2a01      	cmp	r2, #1
 800420c:	d0f2      	beq.n	80041f4 <xQueueGenericSend+0x44>
 800420e:	2500      	movs	r5, #0
 8004210:	e7f0      	b.n	80041f4 <xQueueGenericSend+0x44>
 8004212:	461e      	mov	r6, r3
 8004214:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004216:	f000 fe89 	bl	8004f2c <xTaskGetSchedulerState>
 800421a:	b910      	cbnz	r0, 8004222 <xQueueGenericSend+0x72>
 800421c:	9b01      	ldr	r3, [sp, #4]
 800421e:	b103      	cbz	r3, 8004222 <xQueueGenericSend+0x72>
 8004220:	2500      	movs	r5, #0
 8004222:	b945      	cbnz	r5, 8004236 <xQueueGenericSend+0x86>
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	e7fe      	b.n	8004234 <xQueueGenericSend+0x84>
 8004236:	2500      	movs	r5, #0
 8004238:	e02c      	b.n	8004294 <xQueueGenericSend+0xe4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800423a:	4632      	mov	r2, r6
 800423c:	4639      	mov	r1, r7
 800423e:	4620      	mov	r0, r4
 8004240:	f7ff fe6b 	bl	8003f1a <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004244:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004246:	b18b      	cbz	r3, 800426c <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004248:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800424c:	f000 fdd6 	bl	8004dfc <xTaskRemoveFromEventList>
 8004250:	b138      	cbz	r0, 8004262 <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 8004252:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004256:	4b37      	ldr	r3, [pc, #220]	; (8004334 <xQueueGenericSend+0x184>)
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	f3bf 8f4f 	dsb	sy
 800425e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004262:	f7ff fcc9 	bl	8003bf8 <vPortExitCritical>
				return pdPASS;
 8004266:	2001      	movs	r0, #1
}
 8004268:	b005      	add	sp, #20
 800426a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if( xYieldRequired != pdFALSE )
 800426c:	2800      	cmp	r0, #0
 800426e:	d0f8      	beq.n	8004262 <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 8004270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004274:	4b2f      	ldr	r3, [pc, #188]	; (8004334 <xQueueGenericSend+0x184>)
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	f3bf 8f4f 	dsb	sy
 800427c:	f3bf 8f6f 	isb	sy
 8004280:	e7ef      	b.n	8004262 <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 8004282:	f7ff fcb9 	bl	8003bf8 <vPortExitCritical>
					return errQUEUE_FULL;
 8004286:	2000      	movs	r0, #0
 8004288:	e7ee      	b.n	8004268 <xQueueGenericSend+0xb8>
				prvUnlockQueue( pxQueue );
 800428a:	4620      	mov	r0, r4
 800428c:	f7ff fe92 	bl	8003fb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004290:	f000 fc8c 	bl	8004bac <xTaskResumeAll>
		taskENTER_CRITICAL();
 8004294:	f7ff fc8e 	bl	8003bb4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004298:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800429a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800429c:	429a      	cmp	r2, r3
 800429e:	d3cc      	bcc.n	800423a <xQueueGenericSend+0x8a>
 80042a0:	2e02      	cmp	r6, #2
 80042a2:	d0ca      	beq.n	800423a <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80042a4:	9b01      	ldr	r3, [sp, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0eb      	beq.n	8004282 <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
 80042aa:	b91d      	cbnz	r5, 80042b4 <xQueueGenericSend+0x104>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042ac:	a802      	add	r0, sp, #8
 80042ae:	f000 fdeb 	bl	8004e88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042b2:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
 80042b4:	f7ff fca0 	bl	8003bf8 <vPortExitCritical>
		vTaskSuspendAll();
 80042b8:	f000 fbda 	bl	8004a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042bc:	f7ff fc7a 	bl	8003bb4 <vPortEnterCritical>
 80042c0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80042c4:	b25b      	sxtb	r3, r3
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d102      	bne.n	80042d2 <xQueueGenericSend+0x122>
 80042cc:	2300      	movs	r3, #0
 80042ce:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80042d2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80042d6:	b25b      	sxtb	r3, r3
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d102      	bne.n	80042e4 <xQueueGenericSend+0x134>
 80042de:	2300      	movs	r3, #0
 80042e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80042e4:	f7ff fc88 	bl	8003bf8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042e8:	a901      	add	r1, sp, #4
 80042ea:	a802      	add	r0, sp, #8
 80042ec:	f000 fdd8 	bl	8004ea0 <xTaskCheckForTimeOut>
 80042f0:	b9c8      	cbnz	r0, 8004326 <xQueueGenericSend+0x176>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80042f2:	4620      	mov	r0, r4
 80042f4:	f7ff fdf5 	bl	8003ee2 <prvIsQueueFull>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	d0c6      	beq.n	800428a <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80042fc:	9901      	ldr	r1, [sp, #4]
 80042fe:	f104 0010 	add.w	r0, r4, #16
 8004302:	f000 fd47 	bl	8004d94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004306:	4620      	mov	r0, r4
 8004308:	f7ff fe54 	bl	8003fb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800430c:	f000 fc4e 	bl	8004bac <xTaskResumeAll>
 8004310:	2800      	cmp	r0, #0
 8004312:	d1bf      	bne.n	8004294 <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
 8004314:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004318:	4b06      	ldr	r3, [pc, #24]	; (8004334 <xQueueGenericSend+0x184>)
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	f3bf 8f4f 	dsb	sy
 8004320:	f3bf 8f6f 	isb	sy
 8004324:	e7b6      	b.n	8004294 <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
 8004326:	4620      	mov	r0, r4
 8004328:	f7ff fe44 	bl	8003fb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800432c:	f000 fc3e 	bl	8004bac <xTaskResumeAll>
			return errQUEUE_FULL;
 8004330:	2000      	movs	r0, #0
 8004332:	e799      	b.n	8004268 <xQueueGenericSend+0xb8>
 8004334:	e000ed04 	.word	0xe000ed04

08004338 <xQueueGenericSendFromISR>:
{
 8004338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800433c:	b160      	cbz	r0, 8004358 <xQueueGenericSendFromISR+0x20>
 800433e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004340:	b199      	cbz	r1, 800436a <xQueueGenericSendFromISR+0x32>
 8004342:	2001      	movs	r0, #1
 8004344:	b9b8      	cbnz	r0, 8004376 <xQueueGenericSendFromISR+0x3e>
 8004346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800434a:	f383 8811 	msr	BASEPRI, r3
 800434e:	f3bf 8f6f 	isb	sy
 8004352:	f3bf 8f4f 	dsb	sy
 8004356:	e7fe      	b.n	8004356 <xQueueGenericSendFromISR+0x1e>
 8004358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	f3bf 8f6f 	isb	sy
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	e7fe      	b.n	8004368 <xQueueGenericSendFromISR+0x30>
 800436a:	6c00      	ldr	r0, [r0, #64]	; 0x40
 800436c:	b908      	cbnz	r0, 8004372 <xQueueGenericSendFromISR+0x3a>
 800436e:	2001      	movs	r0, #1
 8004370:	e7e8      	b.n	8004344 <xQueueGenericSendFromISR+0xc>
 8004372:	2000      	movs	r0, #0
 8004374:	e7e6      	b.n	8004344 <xQueueGenericSendFromISR+0xc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004376:	2b02      	cmp	r3, #2
 8004378:	d009      	beq.n	800438e <xQueueGenericSendFromISR+0x56>
 800437a:	b968      	cbnz	r0, 8004398 <xQueueGenericSendFromISR+0x60>
 800437c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004380:	f383 8811 	msr	BASEPRI, r3
 8004384:	f3bf 8f6f 	isb	sy
 8004388:	f3bf 8f4f 	dsb	sy
 800438c:	e7fe      	b.n	800438c <xQueueGenericSendFromISR+0x54>
 800438e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8004390:	2d01      	cmp	r5, #1
 8004392:	d0f2      	beq.n	800437a <xQueueGenericSendFromISR+0x42>
 8004394:	2000      	movs	r0, #0
 8004396:	e7f0      	b.n	800437a <xQueueGenericSendFromISR+0x42>
 8004398:	461f      	mov	r7, r3
 800439a:	4690      	mov	r8, r2
 800439c:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800439e:	f7ff fd33 	bl	8003e08 <vPortValidateInterruptPriority>
	__asm volatile
 80043a2:	f3ef 8611 	mrs	r6, BASEPRI
 80043a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043aa:	f383 8811 	msr	BASEPRI, r3
 80043ae:	f3bf 8f6f 	isb	sy
 80043b2:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80043b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80043b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d301      	bcc.n	80043c2 <xQueueGenericSendFromISR+0x8a>
 80043be:	2f02      	cmp	r7, #2
 80043c0:	d121      	bne.n	8004406 <xQueueGenericSendFromISR+0xce>
			const int8_t cTxLock = pxQueue->cTxLock;
 80043c2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80043c6:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043c8:	463a      	mov	r2, r7
 80043ca:	4649      	mov	r1, r9
 80043cc:	4620      	mov	r0, r4
 80043ce:	f7ff fda4 	bl	8003f1a <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80043d2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80043d6:	d110      	bne.n	80043fa <xQueueGenericSendFromISR+0xc2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043da:	b1b3      	cbz	r3, 800440a <xQueueGenericSendFromISR+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043dc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80043e0:	f000 fd0c 	bl	8004dfc <xTaskRemoveFromEventList>
 80043e4:	b198      	cbz	r0, 800440e <xQueueGenericSendFromISR+0xd6>
							if( pxHigherPriorityTaskWoken != NULL )
 80043e6:	f1b8 0f00 	cmp.w	r8, #0
 80043ea:	d012      	beq.n	8004412 <xQueueGenericSendFromISR+0xda>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80043ec:	2001      	movs	r0, #1
 80043ee:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 80043f2:	f386 8811 	msr	BASEPRI, r6
}
 80043f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80043fa:	1c6b      	adds	r3, r5, #1
 80043fc:	b25b      	sxtb	r3, r3
 80043fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8004402:	2001      	movs	r0, #1
 8004404:	e7f5      	b.n	80043f2 <xQueueGenericSendFromISR+0xba>
			xReturn = errQUEUE_FULL;
 8004406:	2000      	movs	r0, #0
 8004408:	e7f3      	b.n	80043f2 <xQueueGenericSendFromISR+0xba>
			xReturn = pdPASS;
 800440a:	2001      	movs	r0, #1
 800440c:	e7f1      	b.n	80043f2 <xQueueGenericSendFromISR+0xba>
 800440e:	2001      	movs	r0, #1
 8004410:	e7ef      	b.n	80043f2 <xQueueGenericSendFromISR+0xba>
 8004412:	2001      	movs	r0, #1
 8004414:	e7ed      	b.n	80043f2 <xQueueGenericSendFromISR+0xba>
	...

08004418 <xQueueReceive>:
{
 8004418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800441a:	b085      	sub	sp, #20
 800441c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800441e:	b160      	cbz	r0, 800443a <xQueueReceive+0x22>
 8004420:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004422:	b199      	cbz	r1, 800444c <xQueueReceive+0x34>
 8004424:	2501      	movs	r5, #1
 8004426:	b9bd      	cbnz	r5, 8004458 <xQueueReceive+0x40>
	__asm volatile
 8004428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800442c:	f383 8811 	msr	BASEPRI, r3
 8004430:	f3bf 8f6f 	isb	sy
 8004434:	f3bf 8f4f 	dsb	sy
 8004438:	e7fe      	b.n	8004438 <xQueueReceive+0x20>
 800443a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443e:	f383 8811 	msr	BASEPRI, r3
 8004442:	f3bf 8f6f 	isb	sy
 8004446:	f3bf 8f4f 	dsb	sy
 800444a:	e7fe      	b.n	800444a <xQueueReceive+0x32>
 800444c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800444e:	b90b      	cbnz	r3, 8004454 <xQueueReceive+0x3c>
 8004450:	2501      	movs	r5, #1
 8004452:	e7e8      	b.n	8004426 <xQueueReceive+0xe>
 8004454:	2500      	movs	r5, #0
 8004456:	e7e6      	b.n	8004426 <xQueueReceive+0xe>
 8004458:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800445a:	f000 fd67 	bl	8004f2c <xTaskGetSchedulerState>
 800445e:	b910      	cbnz	r0, 8004466 <xQueueReceive+0x4e>
 8004460:	9b01      	ldr	r3, [sp, #4]
 8004462:	b103      	cbz	r3, 8004466 <xQueueReceive+0x4e>
 8004464:	2500      	movs	r5, #0
 8004466:	b945      	cbnz	r5, 800447a <xQueueReceive+0x62>
 8004468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800446c:	f383 8811 	msr	BASEPRI, r3
 8004470:	f3bf 8f6f 	isb	sy
 8004474:	f3bf 8f4f 	dsb	sy
 8004478:	e7fe      	b.n	8004478 <xQueueReceive+0x60>
 800447a:	2700      	movs	r7, #0
 800447c:	e02f      	b.n	80044de <xQueueReceive+0xc6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800447e:	4631      	mov	r1, r6
 8004480:	4620      	mov	r0, r4
 8004482:	f7ff fd85 	bl	8003f90 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004486:	3d01      	subs	r5, #1
 8004488:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800448a:	6923      	ldr	r3, [r4, #16]
 800448c:	b163      	cbz	r3, 80044a8 <xQueueReceive+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800448e:	f104 0010 	add.w	r0, r4, #16
 8004492:	f000 fcb3 	bl	8004dfc <xTaskRemoveFromEventList>
 8004496:	b138      	cbz	r0, 80044a8 <xQueueReceive+0x90>
						queueYIELD_IF_USING_PREEMPTION();
 8004498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800449c:	4b34      	ldr	r3, [pc, #208]	; (8004570 <xQueueReceive+0x158>)
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	f3bf 8f4f 	dsb	sy
 80044a4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80044a8:	f7ff fba6 	bl	8003bf8 <vPortExitCritical>
				return pdPASS;
 80044ac:	2001      	movs	r0, #1
}
 80044ae:	b005      	add	sp, #20
 80044b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 80044b2:	f7ff fba1 	bl	8003bf8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80044b6:	2000      	movs	r0, #0
 80044b8:	e7f9      	b.n	80044ae <xQueueReceive+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044ba:	a802      	add	r0, sp, #8
 80044bc:	f000 fce4 	bl	8004e88 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044c0:	2701      	movs	r7, #1
 80044c2:	e016      	b.n	80044f2 <xQueueReceive+0xda>
		prvLockQueue( pxQueue );
 80044c4:	2300      	movs	r3, #0
 80044c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80044ca:	e01e      	b.n	800450a <xQueueReceive+0xf2>
 80044cc:	2300      	movs	r3, #0
 80044ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80044d2:	e020      	b.n	8004516 <xQueueReceive+0xfe>
				prvUnlockQueue( pxQueue );
 80044d4:	4620      	mov	r0, r4
 80044d6:	f7ff fd6d 	bl	8003fb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80044da:	f000 fb67 	bl	8004bac <xTaskResumeAll>
		taskENTER_CRITICAL();
 80044de:	f7ff fb69 	bl	8003bb4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044e2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044e4:	2d00      	cmp	r5, #0
 80044e6:	d1ca      	bne.n	800447e <xQueueReceive+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
 80044e8:	9b01      	ldr	r3, [sp, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d0e1      	beq.n	80044b2 <xQueueReceive+0x9a>
				else if( xEntryTimeSet == pdFALSE )
 80044ee:	2f00      	cmp	r7, #0
 80044f0:	d0e3      	beq.n	80044ba <xQueueReceive+0xa2>
		taskEXIT_CRITICAL();
 80044f2:	f7ff fb81 	bl	8003bf8 <vPortExitCritical>
		vTaskSuspendAll();
 80044f6:	f000 fabb 	bl	8004a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044fa:	f7ff fb5b 	bl	8003bb4 <vPortEnterCritical>
 80044fe:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004502:	b25b      	sxtb	r3, r3
 8004504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004508:	d0dc      	beq.n	80044c4 <xQueueReceive+0xac>
 800450a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800450e:	b25b      	sxtb	r3, r3
 8004510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004514:	d0da      	beq.n	80044cc <xQueueReceive+0xb4>
 8004516:	f7ff fb6f 	bl	8003bf8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800451a:	a901      	add	r1, sp, #4
 800451c:	a802      	add	r0, sp, #8
 800451e:	f000 fcbf 	bl	8004ea0 <xTaskCheckForTimeOut>
 8004522:	b9c8      	cbnz	r0, 8004558 <xQueueReceive+0x140>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004524:	4620      	mov	r0, r4
 8004526:	f7ff fceb 	bl	8003f00 <prvIsQueueEmpty>
 800452a:	2800      	cmp	r0, #0
 800452c:	d0d2      	beq.n	80044d4 <xQueueReceive+0xbc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800452e:	9901      	ldr	r1, [sp, #4]
 8004530:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004534:	f000 fc2e 	bl	8004d94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff fd3b 	bl	8003fb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800453e:	f000 fb35 	bl	8004bac <xTaskResumeAll>
 8004542:	2800      	cmp	r0, #0
 8004544:	d1cb      	bne.n	80044de <xQueueReceive+0xc6>
					portYIELD_WITHIN_API();
 8004546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800454a:	4b09      	ldr	r3, [pc, #36]	; (8004570 <xQueueReceive+0x158>)
 800454c:	601a      	str	r2, [r3, #0]
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	e7c2      	b.n	80044de <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 8004558:	4620      	mov	r0, r4
 800455a:	f7ff fd2b 	bl	8003fb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800455e:	f000 fb25 	bl	8004bac <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004562:	4620      	mov	r0, r4
 8004564:	f7ff fccc 	bl	8003f00 <prvIsQueueEmpty>
 8004568:	2800      	cmp	r0, #0
 800456a:	d0b8      	beq.n	80044de <xQueueReceive+0xc6>
				return errQUEUE_EMPTY;
 800456c:	2000      	movs	r0, #0
 800456e:	e79e      	b.n	80044ae <xQueueReceive+0x96>
 8004570:	e000ed04 	.word	0xe000ed04

08004574 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004574:	2300      	movs	r3, #0
 8004576:	2b07      	cmp	r3, #7
 8004578:	d80c      	bhi.n	8004594 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800457a:	4a07      	ldr	r2, [pc, #28]	; (8004598 <vQueueAddToRegistry+0x24>)
 800457c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8004580:	b10a      	cbz	r2, 8004586 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004582:	3301      	adds	r3, #1
 8004584:	e7f7      	b.n	8004576 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004586:	4a04      	ldr	r2, [pc, #16]	; (8004598 <vQueueAddToRegistry+0x24>)
 8004588:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800458c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004590:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004592:	4770      	bx	lr
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	20004a14 	.word	0x20004a14

0800459c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800459c:	b570      	push	{r4, r5, r6, lr}
 800459e:	4604      	mov	r4, r0
 80045a0:	460d      	mov	r5, r1
 80045a2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80045a4:	f7ff fb06 	bl	8003bb4 <vPortEnterCritical>
 80045a8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80045ac:	b25b      	sxtb	r3, r3
 80045ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b2:	d00d      	beq.n	80045d0 <vQueueWaitForMessageRestricted+0x34>
 80045b4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80045b8:	b25b      	sxtb	r3, r3
 80045ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045be:	d00b      	beq.n	80045d8 <vQueueWaitForMessageRestricted+0x3c>
 80045c0:	f7ff fb1a 	bl	8003bf8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045c6:	b15b      	cbz	r3, 80045e0 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80045c8:	4620      	mov	r0, r4
 80045ca:	f7ff fcf3 	bl	8003fb4 <prvUnlockQueue>
 80045ce:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 80045d0:	2300      	movs	r3, #0
 80045d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80045d6:	e7ed      	b.n	80045b4 <vQueueWaitForMessageRestricted+0x18>
 80045d8:	2300      	movs	r3, #0
 80045da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80045de:	e7ef      	b.n	80045c0 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045e0:	4632      	mov	r2, r6
 80045e2:	4629      	mov	r1, r5
 80045e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80045e8:	f000 fbec 	bl	8004dc4 <vTaskPlaceOnEventListRestricted>
 80045ec:	e7ec      	b.n	80045c8 <vQueueWaitForMessageRestricted+0x2c>
	...

080045f0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045f0:	4b0a      	ldr	r3, [pc, #40]	; (800461c <prvResetNextTaskUnblockTime+0x2c>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	b94b      	cbnz	r3, 800460c <prvResetNextTaskUnblockTime+0x1c>
 80045f8:	2301      	movs	r3, #1
 80045fa:	b94b      	cbnz	r3, 8004610 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80045fc:	4b07      	ldr	r3, [pc, #28]	; (800461c <prvResetNextTaskUnblockTime+0x2c>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	4b06      	ldr	r3, [pc, #24]	; (8004620 <prvResetNextTaskUnblockTime+0x30>)
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800460c:	2300      	movs	r3, #0
 800460e:	e7f4      	b.n	80045fa <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
 8004610:	f04f 32ff 	mov.w	r2, #4294967295
 8004614:	4b02      	ldr	r3, [pc, #8]	; (8004620 <prvResetNextTaskUnblockTime+0x30>)
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	20004040 	.word	0x20004040
 8004620:	20004114 	.word	0x20004114

08004624 <prvInitialiseNewTask>:
{
 8004624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004628:	4680      	mov	r8, r0
 800462a:	4699      	mov	r9, r3
 800462c:	9d08      	ldr	r5, [sp, #32]
 800462e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004630:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004632:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8004634:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8004638:	3a01      	subs	r2, #1
 800463a:	eb06 0682 	add.w	r6, r6, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800463e:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004642:	2300      	movs	r3, #0
 8004644:	2b0f      	cmp	r3, #15
 8004646:	d807      	bhi.n	8004658 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004648:	5cc8      	ldrb	r0, [r1, r3]
 800464a:	18e2      	adds	r2, r4, r3
 800464c:	f882 0034 	strb.w	r0, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8004650:	5cca      	ldrb	r2, [r1, r3]
 8004652:	b10a      	cbz	r2, 8004658 <prvInitialiseNewTask+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004654:	3301      	adds	r3, #1
 8004656:	e7f5      	b.n	8004644 <prvInitialiseNewTask+0x20>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004658:	2300      	movs	r3, #0
 800465a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800465e:	2d06      	cmp	r5, #6
 8004660:	d900      	bls.n	8004664 <prvInitialiseNewTask+0x40>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004662:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8004664:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004666:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004668:	f04f 0a00 	mov.w	sl, #0
 800466c:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004670:	1d20      	adds	r0, r4, #4
 8004672:	f7ff f9f7 	bl	8003a64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004676:	f104 0018 	add.w	r0, r4, #24
 800467a:	f7ff f9f3 	bl	8003a64 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800467e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004680:	f1c5 0507 	rsb	r5, r5, #7
 8004684:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004686:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8004688:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800468c:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004690:	464a      	mov	r2, r9
 8004692:	4641      	mov	r1, r8
 8004694:	4630      	mov	r0, r6
 8004696:	f7ff fa61 	bl	8003b5c <pxPortInitialiseStack>
 800469a:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800469c:	b107      	cbz	r7, 80046a0 <prvInitialiseNewTask+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800469e:	603c      	str	r4, [r7, #0]
 80046a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080046a4 <prvInitialiseTaskLists>:
{
 80046a4:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a6:	2400      	movs	r4, #0
 80046a8:	e007      	b.n	80046ba <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80046aa:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80046ae:	0093      	lsls	r3, r2, #2
 80046b0:	480e      	ldr	r0, [pc, #56]	; (80046ec <prvInitialiseTaskLists+0x48>)
 80046b2:	4418      	add	r0, r3
 80046b4:	f7ff f9cb 	bl	8003a4e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046b8:	3401      	adds	r4, #1
 80046ba:	2c06      	cmp	r4, #6
 80046bc:	d9f5      	bls.n	80046aa <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 80046be:	4d0c      	ldr	r5, [pc, #48]	; (80046f0 <prvInitialiseTaskLists+0x4c>)
 80046c0:	4628      	mov	r0, r5
 80046c2:	f7ff f9c4 	bl	8003a4e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046c6:	4c0b      	ldr	r4, [pc, #44]	; (80046f4 <prvInitialiseTaskLists+0x50>)
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7ff f9c0 	bl	8003a4e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046ce:	480a      	ldr	r0, [pc, #40]	; (80046f8 <prvInitialiseTaskLists+0x54>)
 80046d0:	f7ff f9bd 	bl	8003a4e <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80046d4:	4809      	ldr	r0, [pc, #36]	; (80046fc <prvInitialiseTaskLists+0x58>)
 80046d6:	f7ff f9ba 	bl	8003a4e <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80046da:	4809      	ldr	r0, [pc, #36]	; (8004700 <prvInitialiseTaskLists+0x5c>)
 80046dc:	f7ff f9b7 	bl	8003a4e <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80046e0:	4b08      	ldr	r3, [pc, #32]	; (8004704 <prvInitialiseTaskLists+0x60>)
 80046e2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046e4:	4b08      	ldr	r3, [pc, #32]	; (8004708 <prvInitialiseTaskLists+0x64>)
 80046e6:	601c      	str	r4, [r3, #0]
 80046e8:	bd38      	pop	{r3, r4, r5, pc}
 80046ea:	bf00      	nop
 80046ec:	20004048 	.word	0x20004048
 80046f0:	200040ec 	.word	0x200040ec
 80046f4:	20004100 	.word	0x20004100
 80046f8:	2000411c 	.word	0x2000411c
 80046fc:	20004148 	.word	0x20004148
 8004700:	20004134 	.word	0x20004134
 8004704:	20004040 	.word	0x20004040
 8004708:	20004044 	.word	0x20004044

0800470c <prvAddNewTaskToReadyList>:
{
 800470c:	b510      	push	{r4, lr}
 800470e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004710:	f7ff fa50 	bl	8003bb4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004714:	4a20      	ldr	r2, [pc, #128]	; (8004798 <prvAddNewTaskToReadyList+0x8c>)
 8004716:	6813      	ldr	r3, [r2, #0]
 8004718:	3301      	adds	r3, #1
 800471a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800471c:	4b1f      	ldr	r3, [pc, #124]	; (800479c <prvAddNewTaskToReadyList+0x90>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d031      	beq.n	8004788 <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
 8004724:	4b1e      	ldr	r3, [pc, #120]	; (80047a0 <prvAddNewTaskToReadyList+0x94>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	b93b      	cbnz	r3, 800473a <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800472a:	4b1c      	ldr	r3, [pc, #112]	; (800479c <prvAddNewTaskToReadyList+0x90>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004730:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004732:	429a      	cmp	r2, r3
 8004734:	d801      	bhi.n	800473a <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
 8004736:	4b19      	ldr	r3, [pc, #100]	; (800479c <prvAddNewTaskToReadyList+0x90>)
 8004738:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
 800473a:	4a1a      	ldr	r2, [pc, #104]	; (80047a4 <prvAddNewTaskToReadyList+0x98>)
 800473c:	6813      	ldr	r3, [r2, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004742:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004744:	2201      	movs	r2, #1
 8004746:	409a      	lsls	r2, r3
 8004748:	4917      	ldr	r1, [pc, #92]	; (80047a8 <prvAddNewTaskToReadyList+0x9c>)
 800474a:	6808      	ldr	r0, [r1, #0]
 800474c:	4302      	orrs	r2, r0
 800474e:	600a      	str	r2, [r1, #0]
 8004750:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004754:	009a      	lsls	r2, r3, #2
 8004756:	1d21      	adds	r1, r4, #4
 8004758:	4814      	ldr	r0, [pc, #80]	; (80047ac <prvAddNewTaskToReadyList+0xa0>)
 800475a:	4410      	add	r0, r2
 800475c:	f7ff f985 	bl	8003a6a <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004760:	f7ff fa4a 	bl	8003bf8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004764:	4b0e      	ldr	r3, [pc, #56]	; (80047a0 <prvAddNewTaskToReadyList+0x94>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	b16b      	cbz	r3, 8004786 <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <prvAddNewTaskToReadyList+0x90>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004770:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004772:	429a      	cmp	r2, r3
 8004774:	d207      	bcs.n	8004786 <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
 8004776:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800477a:	4b0d      	ldr	r3, [pc, #52]	; (80047b0 <prvAddNewTaskToReadyList+0xa4>)
 800477c:	601a      	str	r2, [r3, #0]
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	f3bf 8f6f 	isb	sy
 8004786:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
 8004788:	4b04      	ldr	r3, [pc, #16]	; (800479c <prvAddNewTaskToReadyList+0x90>)
 800478a:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800478c:	6813      	ldr	r3, [r2, #0]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d1d3      	bne.n	800473a <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
 8004792:	f7ff ff87 	bl	80046a4 <prvInitialiseTaskLists>
 8004796:	e7d0      	b.n	800473a <prvAddNewTaskToReadyList+0x2e>
 8004798:	200040d4 	.word	0x200040d4
 800479c:	2000403c 	.word	0x2000403c
 80047a0:	20004130 	.word	0x20004130
 80047a4:	200040e4 	.word	0x200040e4
 80047a8:	200040e8 	.word	0x200040e8
 80047ac:	20004048 	.word	0x20004048
 80047b0:	e000ed04 	.word	0xe000ed04

080047b4 <prvDeleteTCB>:
	{
 80047b4:	b510      	push	{r4, lr}
 80047b6:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80047b8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80047bc:	b163      	cbz	r3, 80047d8 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d011      	beq.n	80047e6 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d012      	beq.n	80047ec <prvDeleteTCB+0x38>
 80047c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	e7fe      	b.n	80047d6 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 80047d8:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80047da:	f7ff fb77 	bl	8003ecc <vPortFree>
				vPortFree( pxTCB );
 80047de:	4620      	mov	r0, r4
 80047e0:	f7ff fb74 	bl	8003ecc <vPortFree>
 80047e4:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80047e6:	f7ff fb71 	bl	8003ecc <vPortFree>
 80047ea:	bd10      	pop	{r4, pc}
 80047ec:	bd10      	pop	{r4, pc}
	...

080047f0 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047f0:	4b0f      	ldr	r3, [pc, #60]	; (8004830 <prvCheckTasksWaitingTermination+0x40>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	b1d3      	cbz	r3, 800482c <prvCheckTasksWaitingTermination+0x3c>
{
 80047f6:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80047f8:	f7ff f9dc 	bl	8003bb4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80047fc:	4b0d      	ldr	r3, [pc, #52]	; (8004834 <prvCheckTasksWaitingTermination+0x44>)
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004802:	1d20      	adds	r0, r4, #4
 8004804:	f7ff f957 	bl	8003ab6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004808:	4a0b      	ldr	r2, [pc, #44]	; (8004838 <prvCheckTasksWaitingTermination+0x48>)
 800480a:	6813      	ldr	r3, [r2, #0]
 800480c:	3b01      	subs	r3, #1
 800480e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004810:	4a07      	ldr	r2, [pc, #28]	; (8004830 <prvCheckTasksWaitingTermination+0x40>)
 8004812:	6813      	ldr	r3, [r2, #0]
 8004814:	3b01      	subs	r3, #1
 8004816:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8004818:	f7ff f9ee 	bl	8003bf8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800481c:	4620      	mov	r0, r4
 800481e:	f7ff ffc9 	bl	80047b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004822:	4b03      	ldr	r3, [pc, #12]	; (8004830 <prvCheckTasksWaitingTermination+0x40>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1e6      	bne.n	80047f8 <prvCheckTasksWaitingTermination+0x8>
}
 800482a:	bd10      	pop	{r4, pc}
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	200040d8 	.word	0x200040d8
 8004834:	20004148 	.word	0x20004148
 8004838:	200040d4 	.word	0x200040d4

0800483c <prvIdleTask>:
{
 800483c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800483e:	f7ff ffd7 	bl	80047f0 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004842:	4b06      	ldr	r3, [pc, #24]	; (800485c <prvIdleTask+0x20>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b01      	cmp	r3, #1
 8004848:	d9f9      	bls.n	800483e <prvIdleTask+0x2>
				taskYIELD();
 800484a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800484e:	4b04      	ldr	r3, [pc, #16]	; (8004860 <prvIdleTask+0x24>)
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	e7f0      	b.n	800483e <prvIdleTask+0x2>
 800485c:	20004048 	.word	0x20004048
 8004860:	e000ed04 	.word	0xe000ed04

08004864 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	4604      	mov	r4, r0
 8004868:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800486a:	4b1d      	ldr	r3, [pc, #116]	; (80048e0 <prvAddCurrentTaskToDelayedList+0x7c>)
 800486c:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800486e:	4b1d      	ldr	r3, [pc, #116]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 8004870:	6818      	ldr	r0, [r3, #0]
 8004872:	3004      	adds	r0, #4
 8004874:	f7ff f91f 	bl	8003ab6 <uxListRemove>
 8004878:	b950      	cbnz	r0, 8004890 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004880:	2301      	movs	r3, #1
 8004882:	fa03 f202 	lsl.w	r2, r3, r2
 8004886:	4918      	ldr	r1, [pc, #96]	; (80048e8 <prvAddCurrentTaskToDelayedList+0x84>)
 8004888:	680b      	ldr	r3, [r1, #0]
 800488a:	ea23 0302 	bic.w	r3, r3, r2
 800488e:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004890:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004894:	d013      	beq.n	80048be <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004896:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004898:	4b12      	ldr	r3, [pc, #72]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800489e:	42a5      	cmp	r5, r4
 80048a0:	d816      	bhi.n	80048d0 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048a2:	4b12      	ldr	r3, [pc, #72]	; (80048ec <prvAddCurrentTaskToDelayedList+0x88>)
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	4b0f      	ldr	r3, [pc, #60]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 80048a8:	6819      	ldr	r1, [r3, #0]
 80048aa:	3104      	adds	r1, #4
 80048ac:	f7ff f8e9 	bl	8003a82 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 80048b0:	4b0f      	ldr	r3, [pc, #60]	; (80048f0 <prvAddCurrentTaskToDelayedList+0x8c>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	429c      	cmp	r4, r3
 80048b6:	d201      	bcs.n	80048bc <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 80048b8:	4b0d      	ldr	r3, [pc, #52]	; (80048f0 <prvAddCurrentTaskToDelayedList+0x8c>)
 80048ba:	601c      	str	r4, [r3, #0]
 80048bc:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048be:	2e00      	cmp	r6, #0
 80048c0:	d0e9      	beq.n	8004896 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	3104      	adds	r1, #4
 80048c8:	480a      	ldr	r0, [pc, #40]	; (80048f4 <prvAddCurrentTaskToDelayedList+0x90>)
 80048ca:	f7ff f8ce 	bl	8003a6a <vListInsertEnd>
 80048ce:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048d0:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	4b03      	ldr	r3, [pc, #12]	; (80048e4 <prvAddCurrentTaskToDelayedList+0x80>)
 80048d6:	6819      	ldr	r1, [r3, #0]
 80048d8:	3104      	adds	r1, #4
 80048da:	f7ff f8d2 	bl	8003a82 <vListInsert>
 80048de:	bd70      	pop	{r4, r5, r6, pc}
 80048e0:	2000415c 	.word	0x2000415c
 80048e4:	2000403c 	.word	0x2000403c
 80048e8:	200040e8 	.word	0x200040e8
 80048ec:	20004040 	.word	0x20004040
 80048f0:	20004114 	.word	0x20004114
 80048f4:	20004134 	.word	0x20004134
 80048f8:	20004044 	.word	0x20004044

080048fc <xTaskCreateStatic>:
	{
 80048fc:	b570      	push	{r4, r5, r6, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004902:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8004904:	b175      	cbz	r5, 8004924 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004906:	b1b4      	cbz	r4, 8004936 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004908:	2654      	movs	r6, #84	; 0x54
 800490a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800490c:	9e04      	ldr	r6, [sp, #16]
 800490e:	2e54      	cmp	r6, #84	; 0x54
 8004910:	d01a      	beq.n	8004948 <xTaskCreateStatic+0x4c>
 8004912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004916:	f383 8811 	msr	BASEPRI, r3
 800491a:	f3bf 8f6f 	isb	sy
 800491e:	f3bf 8f4f 	dsb	sy
 8004922:	e7fe      	b.n	8004922 <xTaskCreateStatic+0x26>
 8004924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004928:	f383 8811 	msr	BASEPRI, r3
 800492c:	f3bf 8f6f 	isb	sy
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	e7fe      	b.n	8004934 <xTaskCreateStatic+0x38>
 8004936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800493a:	f383 8811 	msr	BASEPRI, r3
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	e7fe      	b.n	8004946 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004948:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800494a:	2502      	movs	r5, #2
 800494c:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004950:	2500      	movs	r5, #0
 8004952:	9503      	str	r5, [sp, #12]
 8004954:	9402      	str	r4, [sp, #8]
 8004956:	ad05      	add	r5, sp, #20
 8004958:	9501      	str	r5, [sp, #4]
 800495a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800495c:	9500      	str	r5, [sp, #0]
 800495e:	f7ff fe61 	bl	8004624 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004962:	4620      	mov	r0, r4
 8004964:	f7ff fed2 	bl	800470c <prvAddNewTaskToReadyList>
	}
 8004968:	9805      	ldr	r0, [sp, #20]
 800496a:	b006      	add	sp, #24
 800496c:	bd70      	pop	{r4, r5, r6, pc}

0800496e <xTaskCreate>:
	{
 800496e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004972:	b085      	sub	sp, #20
 8004974:	4606      	mov	r6, r0
 8004976:	460f      	mov	r7, r1
 8004978:	4615      	mov	r5, r2
 800497a:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800497c:	0090      	lsls	r0, r2, #2
 800497e:	f7ff fa71 	bl	8003e64 <pvPortMalloc>
			if( pxStack != NULL )
 8004982:	b310      	cbz	r0, 80049ca <xTaskCreate+0x5c>
 8004984:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004986:	2054      	movs	r0, #84	; 0x54
 8004988:	f7ff fa6c 	bl	8003e64 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800498c:	4604      	mov	r4, r0
 800498e:	b1c0      	cbz	r0, 80049c2 <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
 8004990:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8004994:	b1dc      	cbz	r4, 80049ce <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004996:	2300      	movs	r3, #0
 8004998:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800499c:	9303      	str	r3, [sp, #12]
 800499e:	9402      	str	r4, [sp, #8]
 80049a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049a2:	9301      	str	r3, [sp, #4]
 80049a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	4643      	mov	r3, r8
 80049aa:	462a      	mov	r2, r5
 80049ac:	4639      	mov	r1, r7
 80049ae:	4630      	mov	r0, r6
 80049b0:	f7ff fe38 	bl	8004624 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049b4:	4620      	mov	r0, r4
 80049b6:	f7ff fea9 	bl	800470c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80049ba:	2001      	movs	r0, #1
	}
 80049bc:	b005      	add	sp, #20
 80049be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80049c2:	4648      	mov	r0, r9
 80049c4:	f7ff fa82 	bl	8003ecc <vPortFree>
 80049c8:	e7e4      	b.n	8004994 <xTaskCreate+0x26>
				pxNewTCB = NULL;
 80049ca:	2400      	movs	r4, #0
 80049cc:	e7e2      	b.n	8004994 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80049ce:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 80049d2:	e7f3      	b.n	80049bc <xTaskCreate+0x4e>

080049d4 <vTaskStartScheduler>:
{
 80049d4:	b510      	push	{r4, lr}
 80049d6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049d8:	2400      	movs	r4, #0
 80049da:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049dc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049de:	aa07      	add	r2, sp, #28
 80049e0:	a906      	add	r1, sp, #24
 80049e2:	a805      	add	r0, sp, #20
 80049e4:	f000 fde4 	bl	80055b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049e8:	9b05      	ldr	r3, [sp, #20]
 80049ea:	9302      	str	r3, [sp, #8]
 80049ec:	9b06      	ldr	r3, [sp, #24]
 80049ee:	9301      	str	r3, [sp, #4]
 80049f0:	9400      	str	r4, [sp, #0]
 80049f2:	4623      	mov	r3, r4
 80049f4:	9a07      	ldr	r2, [sp, #28]
 80049f6:	4919      	ldr	r1, [pc, #100]	; (8004a5c <vTaskStartScheduler+0x88>)
 80049f8:	4819      	ldr	r0, [pc, #100]	; (8004a60 <vTaskStartScheduler+0x8c>)
 80049fa:	f7ff ff7f 	bl	80048fc <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80049fe:	b148      	cbz	r0, 8004a14 <vTaskStartScheduler+0x40>
			xReturn = pdPASS;
 8004a00:	2001      	movs	r0, #1
		if( xReturn == pdPASS )
 8004a02:	2801      	cmp	r0, #1
 8004a04:	d008      	beq.n	8004a18 <vTaskStartScheduler+0x44>
	if( xReturn == pdPASS )
 8004a06:	2801      	cmp	r0, #1
 8004a08:	d009      	beq.n	8004a1e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a0a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004a0e:	d01b      	beq.n	8004a48 <vTaskStartScheduler+0x74>
}
 8004a10:	b008      	add	sp, #32
 8004a12:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8004a14:	2000      	movs	r0, #0
 8004a16:	e7f4      	b.n	8004a02 <vTaskStartScheduler+0x2e>
			xReturn = xTimerCreateTimerTask();
 8004a18:	f000 fb5e 	bl	80050d8 <xTimerCreateTimerTask>
 8004a1c:	e7f3      	b.n	8004a06 <vTaskStartScheduler+0x32>
 8004a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a32:	4b0c      	ldr	r3, [pc, #48]	; (8004a64 <vTaskStartScheduler+0x90>)
 8004a34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a36:	2201      	movs	r2, #1
 8004a38:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <vTaskStartScheduler+0x94>)
 8004a3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	4b0b      	ldr	r3, [pc, #44]	; (8004a6c <vTaskStartScheduler+0x98>)
 8004a40:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8004a42:	f7ff f959 	bl	8003cf8 <xPortStartScheduler>
 8004a46:	e7e3      	b.n	8004a10 <vTaskStartScheduler+0x3c>
 8004a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a4c:	f383 8811 	msr	BASEPRI, r3
 8004a50:	f3bf 8f6f 	isb	sy
 8004a54:	f3bf 8f4f 	dsb	sy
 8004a58:	e7fe      	b.n	8004a58 <vTaskStartScheduler+0x84>
 8004a5a:	bf00      	nop
 8004a5c:	080060fc 	.word	0x080060fc
 8004a60:	0800483d 	.word	0x0800483d
 8004a64:	20004114 	.word	0x20004114
 8004a68:	20004130 	.word	0x20004130
 8004a6c:	2000415c 	.word	0x2000415c

08004a70 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004a70:	4a02      	ldr	r2, [pc, #8]	; (8004a7c <vTaskSuspendAll+0xc>)
 8004a72:	6813      	ldr	r3, [r2, #0]
 8004a74:	3301      	adds	r3, #1
 8004a76:	6013      	str	r3, [r2, #0]
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	200040e0 	.word	0x200040e0

08004a80 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004a80:	4b01      	ldr	r3, [pc, #4]	; (8004a88 <xTaskGetTickCount+0x8>)
 8004a82:	6818      	ldr	r0, [r3, #0]
}
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	2000415c 	.word	0x2000415c

08004a8c <xTaskIncrementTick>:
{
 8004a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a8e:	4b3c      	ldr	r3, [pc, #240]	; (8004b80 <xTaskIncrementTick+0xf4>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d168      	bne.n	8004b68 <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004a96:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <xTaskIncrementTick+0xf8>)
 8004a98:	681d      	ldr	r5, [r3, #0]
 8004a9a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004a9c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004a9e:	b9c5      	cbnz	r5, 8004ad2 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004aa0:	4b39      	ldr	r3, [pc, #228]	; (8004b88 <xTaskIncrementTick+0xfc>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	b143      	cbz	r3, 8004aba <xTaskIncrementTick+0x2e>
 8004aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aac:	f383 8811 	msr	BASEPRI, r3
 8004ab0:	f3bf 8f6f 	isb	sy
 8004ab4:	f3bf 8f4f 	dsb	sy
 8004ab8:	e7fe      	b.n	8004ab8 <xTaskIncrementTick+0x2c>
 8004aba:	4a33      	ldr	r2, [pc, #204]	; (8004b88 <xTaskIncrementTick+0xfc>)
 8004abc:	6811      	ldr	r1, [r2, #0]
 8004abe:	4b33      	ldr	r3, [pc, #204]	; (8004b8c <xTaskIncrementTick+0x100>)
 8004ac0:	6818      	ldr	r0, [r3, #0]
 8004ac2:	6010      	str	r0, [r2, #0]
 8004ac4:	6019      	str	r1, [r3, #0]
 8004ac6:	4a32      	ldr	r2, [pc, #200]	; (8004b90 <xTaskIncrementTick+0x104>)
 8004ac8:	6813      	ldr	r3, [r2, #0]
 8004aca:	3301      	adds	r3, #1
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	f7ff fd8f 	bl	80045f0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004ad2:	4b30      	ldr	r3, [pc, #192]	; (8004b94 <xTaskIncrementTick+0x108>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	429d      	cmp	r5, r3
 8004ad8:	d23a      	bcs.n	8004b50 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 8004ada:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004adc:	4b2e      	ldr	r3, [pc, #184]	; (8004b98 <xTaskIncrementTick+0x10c>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004ae6:	009a      	lsls	r2, r3, #2
 8004ae8:	4b2c      	ldr	r3, [pc, #176]	; (8004b9c <xTaskIncrementTick+0x110>)
 8004aea:	589b      	ldr	r3, [r3, r2]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d940      	bls.n	8004b72 <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
 8004af0:	2401      	movs	r4, #1
 8004af2:	e03e      	b.n	8004b72 <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
 8004af4:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004af6:	4b24      	ldr	r3, [pc, #144]	; (8004b88 <xTaskIncrementTick+0xfc>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	b353      	cbz	r3, 8004b54 <xTaskIncrementTick+0xc8>
 8004afe:	2300      	movs	r3, #0
 8004b00:	bb53      	cbnz	r3, 8004b58 <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004b02:	4b21      	ldr	r3, [pc, #132]	; (8004b88 <xTaskIncrementTick+0xfc>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b0a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8004b0c:	429d      	cmp	r5, r3
 8004b0e:	d328      	bcc.n	8004b62 <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b10:	1d37      	adds	r7, r6, #4
 8004b12:	4638      	mov	r0, r7
 8004b14:	f7fe ffcf 	bl	8003ab6 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b18:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004b1a:	b11b      	cbz	r3, 8004b24 <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b1c:	f106 0018 	add.w	r0, r6, #24
 8004b20:	f7fe ffc9 	bl	8003ab6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b24:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004b26:	2201      	movs	r2, #1
 8004b28:	409a      	lsls	r2, r3
 8004b2a:	491d      	ldr	r1, [pc, #116]	; (8004ba0 <xTaskIncrementTick+0x114>)
 8004b2c:	6808      	ldr	r0, [r1, #0]
 8004b2e:	4302      	orrs	r2, r0
 8004b30:	600a      	str	r2, [r1, #0]
 8004b32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004b36:	009a      	lsls	r2, r3, #2
 8004b38:	4639      	mov	r1, r7
 8004b3a:	4818      	ldr	r0, [pc, #96]	; (8004b9c <xTaskIncrementTick+0x110>)
 8004b3c:	4410      	add	r0, r2
 8004b3e:	f7fe ff94 	bl	8003a6a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b42:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8004b44:	4b14      	ldr	r3, [pc, #80]	; (8004b98 <xTaskIncrementTick+0x10c>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d2d2      	bcs.n	8004af4 <xTaskIncrementTick+0x68>
 8004b4e:	e7d2      	b.n	8004af6 <xTaskIncrementTick+0x6a>
 8004b50:	2400      	movs	r4, #0
 8004b52:	e7d0      	b.n	8004af6 <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b54:	2301      	movs	r3, #1
 8004b56:	e7d3      	b.n	8004b00 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b58:	f04f 32ff 	mov.w	r2, #4294967295
 8004b5c:	4b0d      	ldr	r3, [pc, #52]	; (8004b94 <xTaskIncrementTick+0x108>)
 8004b5e:	601a      	str	r2, [r3, #0]
					break;
 8004b60:	e7bc      	b.n	8004adc <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8004b62:	4a0c      	ldr	r2, [pc, #48]	; (8004b94 <xTaskIncrementTick+0x108>)
 8004b64:	6013      	str	r3, [r2, #0]
						break;
 8004b66:	e7b9      	b.n	8004adc <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8004b68:	4a0e      	ldr	r2, [pc, #56]	; (8004ba4 <xTaskIncrementTick+0x118>)
 8004b6a:	6813      	ldr	r3, [r2, #0]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8004b70:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8004b72:	4b0d      	ldr	r3, [pc, #52]	; (8004ba8 <xTaskIncrementTick+0x11c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	b103      	cbz	r3, 8004b7a <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
 8004b78:	2401      	movs	r4, #1
}
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	200040e0 	.word	0x200040e0
 8004b84:	2000415c 	.word	0x2000415c
 8004b88:	20004040 	.word	0x20004040
 8004b8c:	20004044 	.word	0x20004044
 8004b90:	20004118 	.word	0x20004118
 8004b94:	20004114 	.word	0x20004114
 8004b98:	2000403c 	.word	0x2000403c
 8004b9c:	20004048 	.word	0x20004048
 8004ba0:	200040e8 	.word	0x200040e8
 8004ba4:	200040dc 	.word	0x200040dc
 8004ba8:	20004160 	.word	0x20004160

08004bac <xTaskResumeAll>:
{
 8004bac:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8004bae:	4b35      	ldr	r3, [pc, #212]	; (8004c84 <xTaskResumeAll+0xd8>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	b943      	cbnz	r3, 8004bc6 <xTaskResumeAll+0x1a>
 8004bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb8:	f383 8811 	msr	BASEPRI, r3
 8004bbc:	f3bf 8f6f 	isb	sy
 8004bc0:	f3bf 8f4f 	dsb	sy
 8004bc4:	e7fe      	b.n	8004bc4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8004bc6:	f7fe fff5 	bl	8003bb4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004bca:	4b2e      	ldr	r3, [pc, #184]	; (8004c84 <xTaskResumeAll+0xd8>)
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	3a01      	subs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d150      	bne.n	8004c7a <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004bd8:	4b2b      	ldr	r3, [pc, #172]	; (8004c88 <xTaskResumeAll+0xdc>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	b923      	cbnz	r3, 8004be8 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 8004bde:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004be0:	f7ff f80a 	bl	8003bf8 <vPortExitCritical>
}
 8004be4:	4620      	mov	r0, r4
 8004be6:	bd38      	pop	{r3, r4, r5, pc}
 8004be8:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004bea:	4b28      	ldr	r3, [pc, #160]	; (8004c8c <xTaskResumeAll+0xe0>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	b31b      	cbz	r3, 8004c38 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004bf0:	4b26      	ldr	r3, [pc, #152]	; (8004c8c <xTaskResumeAll+0xe0>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bf6:	f104 0018 	add.w	r0, r4, #24
 8004bfa:	f7fe ff5c 	bl	8003ab6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bfe:	1d25      	adds	r5, r4, #4
 8004c00:	4628      	mov	r0, r5
 8004c02:	f7fe ff58 	bl	8003ab6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004c08:	2201      	movs	r2, #1
 8004c0a:	409a      	lsls	r2, r3
 8004c0c:	4920      	ldr	r1, [pc, #128]	; (8004c90 <xTaskResumeAll+0xe4>)
 8004c0e:	6808      	ldr	r0, [r1, #0]
 8004c10:	4302      	orrs	r2, r0
 8004c12:	600a      	str	r2, [r1, #0]
 8004c14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004c18:	009a      	lsls	r2, r3, #2
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	481d      	ldr	r0, [pc, #116]	; (8004c94 <xTaskResumeAll+0xe8>)
 8004c1e:	4410      	add	r0, r2
 8004c20:	f7fe ff23 	bl	8003a6a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c24:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004c26:	4b1c      	ldr	r3, [pc, #112]	; (8004c98 <xTaskResumeAll+0xec>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d3dc      	bcc.n	8004bea <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8004c30:	2201      	movs	r2, #1
 8004c32:	4b1a      	ldr	r3, [pc, #104]	; (8004c9c <xTaskResumeAll+0xf0>)
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	e7d8      	b.n	8004bea <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 8004c38:	b10c      	cbz	r4, 8004c3e <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 8004c3a:	f7ff fcd9 	bl	80045f0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004c3e:	4b18      	ldr	r3, [pc, #96]	; (8004ca0 <xTaskResumeAll+0xf4>)
 8004c40:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004c42:	b974      	cbnz	r4, 8004c62 <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
 8004c44:	4b15      	ldr	r3, [pc, #84]	; (8004c9c <xTaskResumeAll+0xf0>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	b1cb      	cbz	r3, 8004c7e <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
 8004c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c4e:	4b15      	ldr	r3, [pc, #84]	; (8004ca4 <xTaskResumeAll+0xf8>)
 8004c50:	601a      	str	r2, [r3, #0]
 8004c52:	f3bf 8f4f 	dsb	sy
 8004c56:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004c5a:	2401      	movs	r4, #1
 8004c5c:	e7c0      	b.n	8004be0 <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004c5e:	3c01      	subs	r4, #1
 8004c60:	d007      	beq.n	8004c72 <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
 8004c62:	f7ff ff13 	bl	8004a8c <xTaskIncrementTick>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d0f9      	beq.n	8004c5e <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	4b0b      	ldr	r3, [pc, #44]	; (8004c9c <xTaskResumeAll+0xf0>)
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	e7f5      	b.n	8004c5e <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 8004c72:	2200      	movs	r2, #0
 8004c74:	4b0a      	ldr	r3, [pc, #40]	; (8004ca0 <xTaskResumeAll+0xf4>)
 8004c76:	601a      	str	r2, [r3, #0]
 8004c78:	e7e4      	b.n	8004c44 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
 8004c7a:	2400      	movs	r4, #0
 8004c7c:	e7b0      	b.n	8004be0 <xTaskResumeAll+0x34>
 8004c7e:	2400      	movs	r4, #0
 8004c80:	e7ae      	b.n	8004be0 <xTaskResumeAll+0x34>
 8004c82:	bf00      	nop
 8004c84:	200040e0 	.word	0x200040e0
 8004c88:	200040d4 	.word	0x200040d4
 8004c8c:	2000411c 	.word	0x2000411c
 8004c90:	200040e8 	.word	0x200040e8
 8004c94:	20004048 	.word	0x20004048
 8004c98:	2000403c 	.word	0x2000403c
 8004c9c:	20004160 	.word	0x20004160
 8004ca0:	200040dc 	.word	0x200040dc
 8004ca4:	e000ed04 	.word	0xe000ed04

08004ca8 <vTaskDelay>:
	{
 8004ca8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004caa:	b1a8      	cbz	r0, 8004cd8 <vTaskDelay+0x30>
 8004cac:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8004cae:	4b10      	ldr	r3, [pc, #64]	; (8004cf0 <vTaskDelay+0x48>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	b143      	cbz	r3, 8004cc6 <vTaskDelay+0x1e>
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	e7fe      	b.n	8004cc4 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004cc6:	f7ff fed3 	bl	8004a70 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004cca:	2100      	movs	r1, #0
 8004ccc:	4620      	mov	r0, r4
 8004cce:	f7ff fdc9 	bl	8004864 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004cd2:	f7ff ff6b 	bl	8004bac <xTaskResumeAll>
 8004cd6:	e000      	b.n	8004cda <vTaskDelay+0x32>
	BaseType_t xAlreadyYielded = pdFALSE;
 8004cd8:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
 8004cda:	b938      	cbnz	r0, 8004cec <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8004cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ce0:	4b04      	ldr	r3, [pc, #16]	; (8004cf4 <vTaskDelay+0x4c>)
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	f3bf 8f4f 	dsb	sy
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	bd10      	pop	{r4, pc}
 8004cee:	bf00      	nop
 8004cf0:	200040e0 	.word	0x200040e0
 8004cf4:	e000ed04 	.word	0xe000ed04

08004cf8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004cf8:	4b21      	ldr	r3, [pc, #132]	; (8004d80 <vTaskSwitchContext+0x88>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	b9c3      	cbnz	r3, 8004d30 <vTaskSwitchContext+0x38>
		xYieldPending = pdFALSE;
 8004cfe:	2200      	movs	r2, #0
 8004d00:	4b20      	ldr	r3, [pc, #128]	; (8004d84 <vTaskSwitchContext+0x8c>)
 8004d02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d04:	4b20      	ldr	r3, [pc, #128]	; (8004d88 <vTaskSwitchContext+0x90>)
 8004d06:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d08:	fab3 f383 	clz	r3, r3
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	f1c3 031f 	rsb	r3, r3, #31
 8004d12:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004d16:	008a      	lsls	r2, r1, #2
 8004d18:	491c      	ldr	r1, [pc, #112]	; (8004d8c <vTaskSwitchContext+0x94>)
 8004d1a:	588a      	ldr	r2, [r1, r2]
 8004d1c:	b962      	cbnz	r2, 8004d38 <vTaskSwitchContext+0x40>
	__asm volatile
 8004d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d22:	f383 8811 	msr	BASEPRI, r3
 8004d26:	f3bf 8f6f 	isb	sy
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	e7fe      	b.n	8004d2e <vTaskSwitchContext+0x36>
		xYieldPending = pdTRUE;
 8004d30:	2201      	movs	r2, #1
 8004d32:	4b14      	ldr	r3, [pc, #80]	; (8004d84 <vTaskSwitchContext+0x8c>)
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	4770      	bx	lr
{
 8004d38:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d3a:	4814      	ldr	r0, [pc, #80]	; (8004d8c <vTaskSwitchContext+0x94>)
 8004d3c:	009a      	lsls	r2, r3, #2
 8004d3e:	18d4      	adds	r4, r2, r3
 8004d40:	00a1      	lsls	r1, r4, #2
 8004d42:	4401      	add	r1, r0
 8004d44:	684c      	ldr	r4, [r1, #4]
 8004d46:	6864      	ldr	r4, [r4, #4]
 8004d48:	604c      	str	r4, [r1, #4]
 8004d4a:	441a      	add	r2, r3
 8004d4c:	0091      	lsls	r1, r2, #2
 8004d4e:	3108      	adds	r1, #8
 8004d50:	4408      	add	r0, r1
 8004d52:	4284      	cmp	r4, r0
 8004d54:	d00b      	beq.n	8004d6e <vTaskSwitchContext+0x76>
 8004d56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004d5a:	009a      	lsls	r2, r3, #2
 8004d5c:	4b0b      	ldr	r3, [pc, #44]	; (8004d8c <vTaskSwitchContext+0x94>)
 8004d5e:	4413      	add	r3, r2
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	4b0a      	ldr	r3, [pc, #40]	; (8004d90 <vTaskSwitchContext+0x98>)
 8004d66:	601a      	str	r2, [r3, #0]
}
 8004d68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d6c:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004d6e:	6860      	ldr	r0, [r4, #4]
 8004d70:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004d74:	0091      	lsls	r1, r2, #2
 8004d76:	4a05      	ldr	r2, [pc, #20]	; (8004d8c <vTaskSwitchContext+0x94>)
 8004d78:	440a      	add	r2, r1
 8004d7a:	6050      	str	r0, [r2, #4]
 8004d7c:	e7eb      	b.n	8004d56 <vTaskSwitchContext+0x5e>
 8004d7e:	bf00      	nop
 8004d80:	200040e0 	.word	0x200040e0
 8004d84:	20004160 	.word	0x20004160
 8004d88:	200040e8 	.word	0x200040e8
 8004d8c:	20004048 	.word	0x20004048
 8004d90:	2000403c 	.word	0x2000403c

08004d94 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8004d94:	b940      	cbnz	r0, 8004da8 <vTaskPlaceOnEventList+0x14>
 8004d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	e7fe      	b.n	8004da6 <vTaskPlaceOnEventList+0x12>
{
 8004da8:	b510      	push	{r4, lr}
 8004daa:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004dac:	4b04      	ldr	r3, [pc, #16]	; (8004dc0 <vTaskPlaceOnEventList+0x2c>)
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	3118      	adds	r1, #24
 8004db2:	f7fe fe66 	bl	8003a82 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004db6:	2101      	movs	r1, #1
 8004db8:	4620      	mov	r0, r4
 8004dba:	f7ff fd53 	bl	8004864 <prvAddCurrentTaskToDelayedList>
 8004dbe:	bd10      	pop	{r4, pc}
 8004dc0:	2000403c 	.word	0x2000403c

08004dc4 <vTaskPlaceOnEventListRestricted>:
	{
 8004dc4:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8004dc6:	b170      	cbz	r0, 8004de6 <vTaskPlaceOnEventListRestricted+0x22>
 8004dc8:	460c      	mov	r4, r1
 8004dca:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004dcc:	4a0a      	ldr	r2, [pc, #40]	; (8004df8 <vTaskPlaceOnEventListRestricted+0x34>)
 8004dce:	6811      	ldr	r1, [r2, #0]
 8004dd0:	3118      	adds	r1, #24
 8004dd2:	f7fe fe4a 	bl	8003a6a <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8004dd6:	b10d      	cbz	r5, 8004ddc <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8004dd8:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004ddc:	4629      	mov	r1, r5
 8004dde:	4620      	mov	r0, r4
 8004de0:	f7ff fd40 	bl	8004864 <prvAddCurrentTaskToDelayedList>
 8004de4:	bd38      	pop	{r3, r4, r5, pc}
 8004de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dea:	f383 8811 	msr	BASEPRI, r3
 8004dee:	f3bf 8f6f 	isb	sy
 8004df2:	f3bf 8f4f 	dsb	sy
 8004df6:	e7fe      	b.n	8004df6 <vTaskPlaceOnEventListRestricted+0x32>
 8004df8:	2000403c 	.word	0x2000403c

08004dfc <xTaskRemoveFromEventList>:
{
 8004dfc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004dfe:	68c3      	ldr	r3, [r0, #12]
 8004e00:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8004e02:	b324      	cbz	r4, 8004e4e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e04:	f104 0518 	add.w	r5, r4, #24
 8004e08:	4628      	mov	r0, r5
 8004e0a:	f7fe fe54 	bl	8003ab6 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e0e:	4b18      	ldr	r3, [pc, #96]	; (8004e70 <xTaskRemoveFromEventList+0x74>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	bb2b      	cbnz	r3, 8004e60 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e14:	1d25      	adds	r5, r4, #4
 8004e16:	4628      	mov	r0, r5
 8004e18:	f7fe fe4d 	bl	8003ab6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004e1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e1e:	2201      	movs	r2, #1
 8004e20:	409a      	lsls	r2, r3
 8004e22:	4914      	ldr	r1, [pc, #80]	; (8004e74 <xTaskRemoveFromEventList+0x78>)
 8004e24:	6808      	ldr	r0, [r1, #0]
 8004e26:	4302      	orrs	r2, r0
 8004e28:	600a      	str	r2, [r1, #0]
 8004e2a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004e2e:	009a      	lsls	r2, r3, #2
 8004e30:	4629      	mov	r1, r5
 8004e32:	4811      	ldr	r0, [pc, #68]	; (8004e78 <xTaskRemoveFromEventList+0x7c>)
 8004e34:	4410      	add	r0, r2
 8004e36:	f7fe fe18 	bl	8003a6a <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e3a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e3c:	4b0f      	ldr	r3, [pc, #60]	; (8004e7c <xTaskRemoveFromEventList+0x80>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d911      	bls.n	8004e6a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8004e46:	2001      	movs	r0, #1
 8004e48:	4b0d      	ldr	r3, [pc, #52]	; (8004e80 <xTaskRemoveFromEventList+0x84>)
 8004e4a:	6018      	str	r0, [r3, #0]
 8004e4c:	bd38      	pop	{r3, r4, r5, pc}
 8004e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e52:	f383 8811 	msr	BASEPRI, r3
 8004e56:	f3bf 8f6f 	isb	sy
 8004e5a:	f3bf 8f4f 	dsb	sy
 8004e5e:	e7fe      	b.n	8004e5e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e60:	4629      	mov	r1, r5
 8004e62:	4808      	ldr	r0, [pc, #32]	; (8004e84 <xTaskRemoveFromEventList+0x88>)
 8004e64:	f7fe fe01 	bl	8003a6a <vListInsertEnd>
 8004e68:	e7e7      	b.n	8004e3a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8004e6a:	2000      	movs	r0, #0
}
 8004e6c:	bd38      	pop	{r3, r4, r5, pc}
 8004e6e:	bf00      	nop
 8004e70:	200040e0 	.word	0x200040e0
 8004e74:	200040e8 	.word	0x200040e8
 8004e78:	20004048 	.word	0x20004048
 8004e7c:	2000403c 	.word	0x2000403c
 8004e80:	20004160 	.word	0x20004160
 8004e84:	2000411c 	.word	0x2000411c

08004e88 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e88:	4b03      	ldr	r3, [pc, #12]	; (8004e98 <vTaskInternalSetTimeOutState+0x10>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004e8e:	4b03      	ldr	r3, [pc, #12]	; (8004e9c <vTaskInternalSetTimeOutState+0x14>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6043      	str	r3, [r0, #4]
 8004e94:	4770      	bx	lr
 8004e96:	bf00      	nop
 8004e98:	20004118 	.word	0x20004118
 8004e9c:	2000415c 	.word	0x2000415c

08004ea0 <xTaskCheckForTimeOut>:
{
 8004ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8004ea2:	b1e0      	cbz	r0, 8004ede <xTaskCheckForTimeOut+0x3e>
 8004ea4:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8004ea6:	b319      	cbz	r1, 8004ef0 <xTaskCheckForTimeOut+0x50>
 8004ea8:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 8004eaa:	f7fe fe83 	bl	8003bb4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8004eae:	4b1a      	ldr	r3, [pc, #104]	; (8004f18 <xTaskCheckForTimeOut+0x78>)
 8004eb0:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004eb2:	6869      	ldr	r1, [r5, #4]
 8004eb4:	1a42      	subs	r2, r0, r1
			if( *pxTicksToWait == portMAX_DELAY )
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebc:	d028      	beq.n	8004f10 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004ebe:	682f      	ldr	r7, [r5, #0]
 8004ec0:	4e16      	ldr	r6, [pc, #88]	; (8004f1c <xTaskCheckForTimeOut+0x7c>)
 8004ec2:	6836      	ldr	r6, [r6, #0]
 8004ec4:	42b7      	cmp	r7, r6
 8004ec6:	d001      	beq.n	8004ecc <xTaskCheckForTimeOut+0x2c>
 8004ec8:	4288      	cmp	r0, r1
 8004eca:	d223      	bcs.n	8004f14 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d318      	bcc.n	8004f02 <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8004ed4:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8004ed6:	f7fe fe8f 	bl	8003bf8 <vPortExitCritical>
}
 8004eda:	4620      	mov	r0, r4
 8004edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	e7fe      	b.n	8004eee <xTaskCheckForTimeOut+0x4e>
 8004ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef4:	f383 8811 	msr	BASEPRI, r3
 8004ef8:	f3bf 8f6f 	isb	sy
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	e7fe      	b.n	8004f00 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
 8004f02:	1a9b      	subs	r3, r3, r2
 8004f04:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004f06:	4628      	mov	r0, r5
 8004f08:	f7ff ffbe 	bl	8004e88 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004f0c:	2400      	movs	r4, #0
 8004f0e:	e7e2      	b.n	8004ed6 <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
 8004f10:	2400      	movs	r4, #0
 8004f12:	e7e0      	b.n	8004ed6 <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
 8004f14:	2401      	movs	r4, #1
 8004f16:	e7de      	b.n	8004ed6 <xTaskCheckForTimeOut+0x36>
 8004f18:	2000415c 	.word	0x2000415c
 8004f1c:	20004118 	.word	0x20004118

08004f20 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8004f20:	2201      	movs	r2, #1
 8004f22:	4b01      	ldr	r3, [pc, #4]	; (8004f28 <vTaskMissedYield+0x8>)
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	4770      	bx	lr
 8004f28:	20004160 	.word	0x20004160

08004f2c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8004f2c:	4b05      	ldr	r3, [pc, #20]	; (8004f44 <xTaskGetSchedulerState+0x18>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	b123      	cbz	r3, 8004f3c <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f32:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <xTaskGetSchedulerState+0x1c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	b91b      	cbnz	r3, 8004f40 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
 8004f38:	2002      	movs	r0, #2
 8004f3a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
 8004f40:	2000      	movs	r0, #0
	}
 8004f42:	4770      	bx	lr
 8004f44:	20004130 	.word	0x20004130
 8004f48:	200040e0 	.word	0x200040e0

08004f4c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d04a      	beq.n	8004fe6 <xTaskPriorityDisinherit+0x9a>
	{
 8004f50:	b538      	push	{r3, r4, r5, lr}
 8004f52:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8004f54:	4a27      	ldr	r2, [pc, #156]	; (8004ff4 <xTaskPriorityDisinherit+0xa8>)
 8004f56:	6812      	ldr	r2, [r2, #0]
 8004f58:	4290      	cmp	r0, r2
 8004f5a:	d008      	beq.n	8004f6e <xTaskPriorityDisinherit+0x22>
 8004f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	e7fe      	b.n	8004f6c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8004f6e:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004f70:	b942      	cbnz	r2, 8004f84 <xTaskPriorityDisinherit+0x38>
 8004f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	e7fe      	b.n	8004f82 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8004f84:	3a01      	subs	r2, #1
 8004f86:	6482      	str	r2, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004f88:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8004f8a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004f8c:	4288      	cmp	r0, r1
 8004f8e:	d02c      	beq.n	8004fea <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004f90:	bb6a      	cbnz	r2, 8004fee <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f92:	1d25      	adds	r5, r4, #4
 8004f94:	4628      	mov	r0, r5
 8004f96:	f7fe fd8e 	bl	8003ab6 <uxListRemove>
 8004f9a:	b970      	cbnz	r0, 8004fba <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004f9c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004f9e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004fa2:	008b      	lsls	r3, r1, #2
 8004fa4:	4914      	ldr	r1, [pc, #80]	; (8004ff8 <xTaskPriorityDisinherit+0xac>)
 8004fa6:	58cb      	ldr	r3, [r1, r3]
 8004fa8:	b93b      	cbnz	r3, 8004fba <xTaskPriorityDisinherit+0x6e>
 8004faa:	2301      	movs	r3, #1
 8004fac:	fa03 f202 	lsl.w	r2, r3, r2
 8004fb0:	4912      	ldr	r1, [pc, #72]	; (8004ffc <xTaskPriorityDisinherit+0xb0>)
 8004fb2:	680b      	ldr	r3, [r1, #0]
 8004fb4:	ea23 0302 	bic.w	r3, r3, r2
 8004fb8:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004fba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004fbc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fbe:	f1c3 0207 	rsb	r2, r3, #7
 8004fc2:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004fc4:	2401      	movs	r4, #1
 8004fc6:	fa04 f203 	lsl.w	r2, r4, r3
 8004fca:	490c      	ldr	r1, [pc, #48]	; (8004ffc <xTaskPriorityDisinherit+0xb0>)
 8004fcc:	6808      	ldr	r0, [r1, #0]
 8004fce:	4302      	orrs	r2, r0
 8004fd0:	600a      	str	r2, [r1, #0]
 8004fd2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004fd6:	009a      	lsls	r2, r3, #2
 8004fd8:	4629      	mov	r1, r5
 8004fda:	4807      	ldr	r0, [pc, #28]	; (8004ff8 <xTaskPriorityDisinherit+0xac>)
 8004fdc:	4410      	add	r0, r2
 8004fde:	f7fe fd44 	bl	8003a6a <vListInsertEnd>
					xReturn = pdTRUE;
 8004fe2:	4620      	mov	r0, r4
 8004fe4:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	4770      	bx	lr
 8004fea:	2000      	movs	r0, #0
 8004fec:	bd38      	pop	{r3, r4, r5, pc}
 8004fee:	2000      	movs	r0, #0
	}
 8004ff0:	bd38      	pop	{r3, r4, r5, pc}
 8004ff2:	bf00      	nop
 8004ff4:	2000403c 	.word	0x2000403c
 8004ff8:	20004048 	.word	0x20004048
 8004ffc:	200040e8 	.word	0x200040e8

08005000 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005000:	4b06      	ldr	r3, [pc, #24]	; (800501c <prvGetNextExpireTime+0x1c>)
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	6813      	ldr	r3, [r2, #0]
 8005006:	fab3 f383 	clz	r3, r3
 800500a:	095b      	lsrs	r3, r3, #5
 800500c:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800500e:	b913      	cbnz	r3, 8005016 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005010:	68d3      	ldr	r3, [r2, #12]
 8005012:	6818      	ldr	r0, [r3, #0]
 8005014:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005016:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	20004164 	.word	0x20004164

08005020 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005020:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005022:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005024:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005026:	4291      	cmp	r1, r2
 8005028:	d80c      	bhi.n	8005044 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800502a:	1ad2      	subs	r2, r2, r3
 800502c:	6983      	ldr	r3, [r0, #24]
 800502e:	429a      	cmp	r2, r3
 8005030:	d301      	bcc.n	8005036 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005032:	2001      	movs	r0, #1
 8005034:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005036:	1d01      	adds	r1, r0, #4
 8005038:	4b09      	ldr	r3, [pc, #36]	; (8005060 <prvInsertTimerInActiveList+0x40>)
 800503a:	6818      	ldr	r0, [r3, #0]
 800503c:	f7fe fd21 	bl	8003a82 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005040:	2000      	movs	r0, #0
 8005042:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005044:	429a      	cmp	r2, r3
 8005046:	d201      	bcs.n	800504c <prvInsertTimerInActiveList+0x2c>
 8005048:	4299      	cmp	r1, r3
 800504a:	d206      	bcs.n	800505a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800504c:	1d01      	adds	r1, r0, #4
 800504e:	4b05      	ldr	r3, [pc, #20]	; (8005064 <prvInsertTimerInActiveList+0x44>)
 8005050:	6818      	ldr	r0, [r3, #0]
 8005052:	f7fe fd16 	bl	8003a82 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005056:	2000      	movs	r0, #0
 8005058:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 800505a:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
 800505c:	bd08      	pop	{r3, pc}
 800505e:	bf00      	nop
 8005060:	20004168 	.word	0x20004168
 8005064:	20004164 	.word	0x20004164

08005068 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005068:	b530      	push	{r4, r5, lr}
 800506a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800506c:	f7fe fda2 	bl	8003bb4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005070:	4b11      	ldr	r3, [pc, #68]	; (80050b8 <prvCheckForValidListAndQueue+0x50>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	b11b      	cbz	r3, 800507e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005076:	f7fe fdbf 	bl	8003bf8 <vPortExitCritical>
}
 800507a:	b003      	add	sp, #12
 800507c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800507e:	4d0f      	ldr	r5, [pc, #60]	; (80050bc <prvCheckForValidListAndQueue+0x54>)
 8005080:	4628      	mov	r0, r5
 8005082:	f7fe fce4 	bl	8003a4e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005086:	4c0e      	ldr	r4, [pc, #56]	; (80050c0 <prvCheckForValidListAndQueue+0x58>)
 8005088:	4620      	mov	r0, r4
 800508a:	f7fe fce0 	bl	8003a4e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800508e:	4b0d      	ldr	r3, [pc, #52]	; (80050c4 <prvCheckForValidListAndQueue+0x5c>)
 8005090:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005092:	4b0d      	ldr	r3, [pc, #52]	; (80050c8 <prvCheckForValidListAndQueue+0x60>)
 8005094:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005096:	2300      	movs	r3, #0
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	4b0c      	ldr	r3, [pc, #48]	; (80050cc <prvCheckForValidListAndQueue+0x64>)
 800509c:	4a0c      	ldr	r2, [pc, #48]	; (80050d0 <prvCheckForValidListAndQueue+0x68>)
 800509e:	210c      	movs	r1, #12
 80050a0:	200a      	movs	r0, #10
 80050a2:	f7ff f80d 	bl	80040c0 <xQueueGenericCreateStatic>
 80050a6:	4b04      	ldr	r3, [pc, #16]	; (80050b8 <prvCheckForValidListAndQueue+0x50>)
 80050a8:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 80050aa:	2800      	cmp	r0, #0
 80050ac:	d0e3      	beq.n	8005076 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80050ae:	4909      	ldr	r1, [pc, #36]	; (80050d4 <prvCheckForValidListAndQueue+0x6c>)
 80050b0:	f7ff fa60 	bl	8004574 <vQueueAddToRegistry>
 80050b4:	e7df      	b.n	8005076 <prvCheckForValidListAndQueue+0xe>
 80050b6:	bf00      	nop
 80050b8:	20004258 	.word	0x20004258
 80050bc:	200041e4 	.word	0x200041e4
 80050c0:	200041f8 	.word	0x200041f8
 80050c4:	20004164 	.word	0x20004164
 80050c8:	20004168 	.word	0x20004168
 80050cc:	20004210 	.word	0x20004210
 80050d0:	2000416c 	.word	0x2000416c
 80050d4:	08006104 	.word	0x08006104

080050d8 <xTimerCreateTimerTask>:
{
 80050d8:	b510      	push	{r4, lr}
 80050da:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80050dc:	f7ff ffc4 	bl	8005068 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80050e0:	4b15      	ldr	r3, [pc, #84]	; (8005138 <xTimerCreateTimerTask+0x60>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	b31b      	cbz	r3, 800512e <xTimerCreateTimerTask+0x56>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80050e6:	2400      	movs	r4, #0
 80050e8:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80050ea:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80050ec:	aa07      	add	r2, sp, #28
 80050ee:	a906      	add	r1, sp, #24
 80050f0:	a805      	add	r0, sp, #20
 80050f2:	f000 fa69 	bl	80055c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80050f6:	9b05      	ldr	r3, [sp, #20]
 80050f8:	9302      	str	r3, [sp, #8]
 80050fa:	9b06      	ldr	r3, [sp, #24]
 80050fc:	9301      	str	r3, [sp, #4]
 80050fe:	2302      	movs	r3, #2
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	4623      	mov	r3, r4
 8005104:	9a07      	ldr	r2, [sp, #28]
 8005106:	490d      	ldr	r1, [pc, #52]	; (800513c <xTimerCreateTimerTask+0x64>)
 8005108:	480d      	ldr	r0, [pc, #52]	; (8005140 <xTimerCreateTimerTask+0x68>)
 800510a:	f7ff fbf7 	bl	80048fc <xTaskCreateStatic>
 800510e:	4b0d      	ldr	r3, [pc, #52]	; (8005144 <xTimerCreateTimerTask+0x6c>)
 8005110:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8005112:	b150      	cbz	r0, 800512a <xTimerCreateTimerTask+0x52>
				xReturn = pdPASS;
 8005114:	2001      	movs	r0, #1
	configASSERT( xReturn );
 8005116:	b960      	cbnz	r0, 8005132 <xTimerCreateTimerTask+0x5a>
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	e7fe      	b.n	8005128 <xTimerCreateTimerTask+0x50>
BaseType_t xReturn = pdFAIL;
 800512a:	4620      	mov	r0, r4
 800512c:	e7f3      	b.n	8005116 <xTimerCreateTimerTask+0x3e>
 800512e:	2000      	movs	r0, #0
 8005130:	e7f1      	b.n	8005116 <xTimerCreateTimerTask+0x3e>
}
 8005132:	b008      	add	sp, #32
 8005134:	bd10      	pop	{r4, pc}
 8005136:	bf00      	nop
 8005138:	20004258 	.word	0x20004258
 800513c:	0800610c 	.word	0x0800610c
 8005140:	08005415 	.word	0x08005415
 8005144:	2000425c 	.word	0x2000425c

08005148 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8005148:	b1c0      	cbz	r0, 800517c <xTimerGenericCommand+0x34>
{
 800514a:	b530      	push	{r4, r5, lr}
 800514c:	b085      	sub	sp, #20
 800514e:	4615      	mov	r5, r2
 8005150:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 8005152:	4a17      	ldr	r2, [pc, #92]	; (80051b0 <xTimerGenericCommand+0x68>)
 8005154:	6810      	ldr	r0, [r2, #0]
 8005156:	b340      	cbz	r0, 80051aa <xTimerGenericCommand+0x62>
 8005158:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 800515a:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800515c:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800515e:	9403      	str	r4, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005160:	2905      	cmp	r1, #5
 8005162:	dc1c      	bgt.n	800519e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005164:	f7ff fee2 	bl	8004f2c <xTaskGetSchedulerState>
 8005168:	2802      	cmp	r0, #2
 800516a:	d010      	beq.n	800518e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800516c:	2300      	movs	r3, #0
 800516e:	461a      	mov	r2, r3
 8005170:	a901      	add	r1, sp, #4
 8005172:	480f      	ldr	r0, [pc, #60]	; (80051b0 <xTimerGenericCommand+0x68>)
 8005174:	6800      	ldr	r0, [r0, #0]
 8005176:	f7ff f81b 	bl	80041b0 <xQueueGenericSend>
 800517a:	e014      	b.n	80051a6 <xTimerGenericCommand+0x5e>
 800517c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005180:	f383 8811 	msr	BASEPRI, r3
 8005184:	f3bf 8f6f 	isb	sy
 8005188:	f3bf 8f4f 	dsb	sy
 800518c:	e7fe      	b.n	800518c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800518e:	2300      	movs	r3, #0
 8005190:	9a08      	ldr	r2, [sp, #32]
 8005192:	a901      	add	r1, sp, #4
 8005194:	4806      	ldr	r0, [pc, #24]	; (80051b0 <xTimerGenericCommand+0x68>)
 8005196:	6800      	ldr	r0, [r0, #0]
 8005198:	f7ff f80a 	bl	80041b0 <xQueueGenericSend>
 800519c:	e003      	b.n	80051a6 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800519e:	2300      	movs	r3, #0
 80051a0:	a901      	add	r1, sp, #4
 80051a2:	f7ff f8c9 	bl	8004338 <xQueueGenericSendFromISR>
}
 80051a6:	b005      	add	sp, #20
 80051a8:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 80051aa:	2000      	movs	r0, #0
	return xReturn;
 80051ac:	e7fb      	b.n	80051a6 <xTimerGenericCommand+0x5e>
 80051ae:	bf00      	nop
 80051b0:	20004258 	.word	0x20004258

080051b4 <prvSwitchTimerLists>:
{
 80051b4:	b570      	push	{r4, r5, r6, lr}
 80051b6:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051b8:	4b1a      	ldr	r3, [pc, #104]	; (8005224 <prvSwitchTimerLists+0x70>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	b352      	cbz	r2, 8005216 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051c4:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80051c6:	1d25      	adds	r5, r4, #4
 80051c8:	4628      	mov	r0, r5
 80051ca:	f7fe fc74 	bl	8003ab6 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80051ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051d0:	4620      	mov	r0, r4
 80051d2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80051d4:	69e3      	ldr	r3, [r4, #28]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d1ee      	bne.n	80051b8 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80051da:	69a3      	ldr	r3, [r4, #24]
 80051dc:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 80051de:	429e      	cmp	r6, r3
 80051e0:	d207      	bcs.n	80051f2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80051e2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051e4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051e6:	4629      	mov	r1, r5
 80051e8:	4b0e      	ldr	r3, [pc, #56]	; (8005224 <prvSwitchTimerLists+0x70>)
 80051ea:	6818      	ldr	r0, [r3, #0]
 80051ec:	f7fe fc49 	bl	8003a82 <vListInsert>
 80051f0:	e7e2      	b.n	80051b8 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051f2:	2100      	movs	r1, #0
 80051f4:	9100      	str	r1, [sp, #0]
 80051f6:	460b      	mov	r3, r1
 80051f8:	4632      	mov	r2, r6
 80051fa:	4620      	mov	r0, r4
 80051fc:	f7ff ffa4 	bl	8005148 <xTimerGenericCommand>
				configASSERT( xResult );
 8005200:	2800      	cmp	r0, #0
 8005202:	d1d9      	bne.n	80051b8 <prvSwitchTimerLists+0x4>
 8005204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005208:	f383 8811 	msr	BASEPRI, r3
 800520c:	f3bf 8f6f 	isb	sy
 8005210:	f3bf 8f4f 	dsb	sy
 8005214:	e7fe      	b.n	8005214 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 8005216:	4a04      	ldr	r2, [pc, #16]	; (8005228 <prvSwitchTimerLists+0x74>)
 8005218:	6810      	ldr	r0, [r2, #0]
 800521a:	4902      	ldr	r1, [pc, #8]	; (8005224 <prvSwitchTimerLists+0x70>)
 800521c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800521e:	6013      	str	r3, [r2, #0]
}
 8005220:	b002      	add	sp, #8
 8005222:	bd70      	pop	{r4, r5, r6, pc}
 8005224:	20004164 	.word	0x20004164
 8005228:	20004168 	.word	0x20004168

0800522c <prvSampleTimeNow>:
{
 800522c:	b538      	push	{r3, r4, r5, lr}
 800522e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8005230:	f7ff fc26 	bl	8004a80 <xTaskGetTickCount>
 8005234:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8005236:	4b07      	ldr	r3, [pc, #28]	; (8005254 <prvSampleTimeNow+0x28>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4298      	cmp	r0, r3
 800523c:	d305      	bcc.n	800524a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800523e:	2300      	movs	r3, #0
 8005240:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8005242:	4b04      	ldr	r3, [pc, #16]	; (8005254 <prvSampleTimeNow+0x28>)
 8005244:	601c      	str	r4, [r3, #0]
}
 8005246:	4620      	mov	r0, r4
 8005248:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800524a:	f7ff ffb3 	bl	80051b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800524e:	2301      	movs	r3, #1
 8005250:	602b      	str	r3, [r5, #0]
 8005252:	e7f6      	b.n	8005242 <prvSampleTimeNow+0x16>
 8005254:	2000420c 	.word	0x2000420c

08005258 <prvProcessExpiredTimer>:
{
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	4605      	mov	r5, r0
 800525e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005260:	4b14      	ldr	r3, [pc, #80]	; (80052b4 <prvProcessExpiredTimer+0x5c>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005268:	1d20      	adds	r0, r4, #4
 800526a:	f7fe fc24 	bl	8003ab6 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800526e:	69e3      	ldr	r3, [r4, #28]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d004      	beq.n	800527e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005274:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005276:	4620      	mov	r0, r4
 8005278:	4798      	blx	r3
}
 800527a:	b002      	add	sp, #8
 800527c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800527e:	69a1      	ldr	r1, [r4, #24]
 8005280:	462b      	mov	r3, r5
 8005282:	4632      	mov	r2, r6
 8005284:	4429      	add	r1, r5
 8005286:	4620      	mov	r0, r4
 8005288:	f7ff feca 	bl	8005020 <prvInsertTimerInActiveList>
 800528c:	2800      	cmp	r0, #0
 800528e:	d0f1      	beq.n	8005274 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005290:	2100      	movs	r1, #0
 8005292:	9100      	str	r1, [sp, #0]
 8005294:	460b      	mov	r3, r1
 8005296:	462a      	mov	r2, r5
 8005298:	4620      	mov	r0, r4
 800529a:	f7ff ff55 	bl	8005148 <xTimerGenericCommand>
			configASSERT( xResult );
 800529e:	2800      	cmp	r0, #0
 80052a0:	d1e8      	bne.n	8005274 <prvProcessExpiredTimer+0x1c>
 80052a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a6:	f383 8811 	msr	BASEPRI, r3
 80052aa:	f3bf 8f6f 	isb	sy
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	e7fe      	b.n	80052b2 <prvProcessExpiredTimer+0x5a>
 80052b4:	20004164 	.word	0x20004164

080052b8 <prvProcessTimerOrBlockTask>:
{
 80052b8:	b570      	push	{r4, r5, r6, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	4606      	mov	r6, r0
 80052be:	460c      	mov	r4, r1
	vTaskSuspendAll();
 80052c0:	f7ff fbd6 	bl	8004a70 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80052c4:	a801      	add	r0, sp, #4
 80052c6:	f7ff ffb1 	bl	800522c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 80052ca:	9b01      	ldr	r3, [sp, #4]
 80052cc:	bb23      	cbnz	r3, 8005318 <prvProcessTimerOrBlockTask+0x60>
 80052ce:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80052d0:	b90c      	cbnz	r4, 80052d6 <prvProcessTimerOrBlockTask+0x1e>
 80052d2:	42b0      	cmp	r0, r6
 80052d4:	d219      	bcs.n	800530a <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 80052d6:	b12c      	cbz	r4, 80052e4 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80052d8:	4b11      	ldr	r3, [pc, #68]	; (8005320 <prvProcessTimerOrBlockTask+0x68>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681c      	ldr	r4, [r3, #0]
 80052de:	fab4 f484 	clz	r4, r4
 80052e2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80052e4:	4622      	mov	r2, r4
 80052e6:	1b71      	subs	r1, r6, r5
 80052e8:	4b0e      	ldr	r3, [pc, #56]	; (8005324 <prvProcessTimerOrBlockTask+0x6c>)
 80052ea:	6818      	ldr	r0, [r3, #0]
 80052ec:	f7ff f956 	bl	800459c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80052f0:	f7ff fc5c 	bl	8004bac <xTaskResumeAll>
 80052f4:	b938      	cbnz	r0, 8005306 <prvProcessTimerOrBlockTask+0x4e>
					portYIELD_WITHIN_API();
 80052f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052fa:	4b0b      	ldr	r3, [pc, #44]	; (8005328 <prvProcessTimerOrBlockTask+0x70>)
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	f3bf 8f6f 	isb	sy
}
 8005306:	b002      	add	sp, #8
 8005308:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
 800530a:	f7ff fc4f 	bl	8004bac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800530e:	4629      	mov	r1, r5
 8005310:	4630      	mov	r0, r6
 8005312:	f7ff ffa1 	bl	8005258 <prvProcessExpiredTimer>
 8005316:	e7f6      	b.n	8005306 <prvProcessTimerOrBlockTask+0x4e>
			( void ) xTaskResumeAll();
 8005318:	f7ff fc48 	bl	8004bac <xTaskResumeAll>
}
 800531c:	e7f3      	b.n	8005306 <prvProcessTimerOrBlockTask+0x4e>
 800531e:	bf00      	nop
 8005320:	20004168 	.word	0x20004168
 8005324:	20004258 	.word	0x20004258
 8005328:	e000ed04 	.word	0xe000ed04

0800532c <prvProcessReceivedCommands>:
{
 800532c:	b530      	push	{r4, r5, lr}
 800532e:	b087      	sub	sp, #28
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005330:	2200      	movs	r2, #0
 8005332:	a903      	add	r1, sp, #12
 8005334:	4b36      	ldr	r3, [pc, #216]	; (8005410 <prvProcessReceivedCommands+0xe4>)
 8005336:	6818      	ldr	r0, [r3, #0]
 8005338:	f7ff f86e 	bl	8004418 <xQueueReceive>
 800533c:	2800      	cmp	r0, #0
 800533e:	d064      	beq.n	800540a <prvProcessReceivedCommands+0xde>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005340:	9b03      	ldr	r3, [sp, #12]
 8005342:	2b00      	cmp	r3, #0
 8005344:	dbf4      	blt.n	8005330 <prvProcessReceivedCommands+0x4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005346:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005348:	6963      	ldr	r3, [r4, #20]
 800534a:	b113      	cbz	r3, 8005352 <prvProcessReceivedCommands+0x26>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800534c:	1d20      	adds	r0, r4, #4
 800534e:	f7fe fbb2 	bl	8003ab6 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005352:	a802      	add	r0, sp, #8
 8005354:	f7ff ff6a 	bl	800522c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8005358:	9b03      	ldr	r3, [sp, #12]
 800535a:	2b09      	cmp	r3, #9
 800535c:	d8e8      	bhi.n	8005330 <prvProcessReceivedCommands+0x4>
 800535e:	a201      	add	r2, pc, #4	; (adr r2, 8005364 <prvProcessReceivedCommands+0x38>)
 8005360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005364:	0800538d 	.word	0x0800538d
 8005368:	0800538d 	.word	0x0800538d
 800536c:	0800538d 	.word	0x0800538d
 8005370:	08005331 	.word	0x08005331
 8005374:	080053d5 	.word	0x080053d5
 8005378:	080053fb 	.word	0x080053fb
 800537c:	0800538d 	.word	0x0800538d
 8005380:	0800538d 	.word	0x0800538d
 8005384:	08005331 	.word	0x08005331
 8005388:	080053d5 	.word	0x080053d5
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800538c:	9904      	ldr	r1, [sp, #16]
 800538e:	69a5      	ldr	r5, [r4, #24]
 8005390:	460b      	mov	r3, r1
 8005392:	4602      	mov	r2, r0
 8005394:	4429      	add	r1, r5
 8005396:	4620      	mov	r0, r4
 8005398:	f7ff fe42 	bl	8005020 <prvInsertTimerInActiveList>
 800539c:	2800      	cmp	r0, #0
 800539e:	d0c7      	beq.n	8005330 <prvProcessReceivedCommands+0x4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053a2:	4620      	mov	r0, r4
 80053a4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80053a6:	69e3      	ldr	r3, [r4, #28]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d1c1      	bne.n	8005330 <prvProcessReceivedCommands+0x4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053ac:	69a2      	ldr	r2, [r4, #24]
 80053ae:	2100      	movs	r1, #0
 80053b0:	9100      	str	r1, [sp, #0]
 80053b2:	460b      	mov	r3, r1
 80053b4:	9804      	ldr	r0, [sp, #16]
 80053b6:	4402      	add	r2, r0
 80053b8:	4620      	mov	r0, r4
 80053ba:	f7ff fec5 	bl	8005148 <xTimerGenericCommand>
							configASSERT( xResult );
 80053be:	2800      	cmp	r0, #0
 80053c0:	d1b6      	bne.n	8005330 <prvProcessReceivedCommands+0x4>
 80053c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c6:	f383 8811 	msr	BASEPRI, r3
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	f3bf 8f4f 	dsb	sy
 80053d2:	e7fe      	b.n	80053d2 <prvProcessReceivedCommands+0xa6>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80053d4:	9904      	ldr	r1, [sp, #16]
 80053d6:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80053d8:	b131      	cbz	r1, 80053e8 <prvProcessReceivedCommands+0xbc>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80053da:	4603      	mov	r3, r0
 80053dc:	4602      	mov	r2, r0
 80053de:	4401      	add	r1, r0
 80053e0:	4620      	mov	r0, r4
 80053e2:	f7ff fe1d 	bl	8005020 <prvInsertTimerInActiveList>
					break;
 80053e6:	e7a3      	b.n	8005330 <prvProcessReceivedCommands+0x4>
 80053e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	e7fe      	b.n	80053f8 <prvProcessReceivedCommands+0xcc>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80053fa:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d196      	bne.n	8005330 <prvProcessReceivedCommands+0x4>
							vPortFree( pxTimer );
 8005402:	4620      	mov	r0, r4
 8005404:	f7fe fd62 	bl	8003ecc <vPortFree>
 8005408:	e792      	b.n	8005330 <prvProcessReceivedCommands+0x4>
}
 800540a:	b007      	add	sp, #28
 800540c:	bd30      	pop	{r4, r5, pc}
 800540e:	bf00      	nop
 8005410:	20004258 	.word	0x20004258

08005414 <prvTimerTask>:
{
 8005414:	b500      	push	{lr}
 8005416:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005418:	a801      	add	r0, sp, #4
 800541a:	f7ff fdf1 	bl	8005000 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800541e:	9901      	ldr	r1, [sp, #4]
 8005420:	f7ff ff4a 	bl	80052b8 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8005424:	f7ff ff82 	bl	800532c <prvProcessReceivedCommands>
 8005428:	e7f6      	b.n	8005418 <prvTimerTask+0x4>
	...

0800542c <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800542c:	b500      	push	{lr}
 800542e:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8005430:	2300      	movs	r3, #0
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	9301      	str	r3, [sp, #4]
 8005436:	9302      	str	r3, [sp, #8]
 8005438:	9303      	str	r3, [sp, #12]
 800543a:	9304      	str	r3, [sp, #16]
 800543c:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800543e:	4816      	ldr	r0, [pc, #88]	; (8005498 <MX_ADC2_Init+0x6c>)
 8005440:	4a16      	ldr	r2, [pc, #88]	; (800549c <MX_ADC2_Init+0x70>)
 8005442:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8005444:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005446:	6083      	str	r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005448:	6103      	str	r3, [r0, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800544a:	7643      	strb	r3, [r0, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800544c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005450:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005452:	2201      	movs	r2, #1
 8005454:	6282      	str	r2, [r0, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005456:	60c3      	str	r3, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 8005458:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800545a:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800545e:	2204      	movs	r2, #4
 8005460:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005462:	7603      	strb	r3, [r0, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005464:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005466:	f7fb fe57 	bl	8001118 <HAL_ADC_Init>
 800546a:	b978      	cbnz	r0, 800548c <MX_ADC2_Init+0x60>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800546c:	2301      	movs	r3, #1
 800546e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005470:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005472:	2300      	movs	r3, #0
 8005474:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005476:	9302      	str	r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005478:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 800547a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800547c:	4669      	mov	r1, sp
 800547e:	4806      	ldr	r0, [pc, #24]	; (8005498 <MX_ADC2_Init+0x6c>)
 8005480:	f7fb ff98 	bl	80013b4 <HAL_ADC_ConfigChannel>
 8005484:	b928      	cbnz	r0, 8005492 <MX_ADC2_Init+0x66>
  {
    Error_Handler();
  }

}
 8005486:	b007      	add	sp, #28
 8005488:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800548c:	f000 f99a 	bl	80057c4 <Error_Handler>
 8005490:	e7ec      	b.n	800546c <MX_ADC2_Init+0x40>
    Error_Handler();
 8005492:	f000 f997 	bl	80057c4 <Error_Handler>
}
 8005496:	e7f6      	b.n	8005486 <MX_ADC2_Init+0x5a>
 8005498:	20004a54 	.word	0x20004a54
 800549c:	50000100 	.word	0x50000100

080054a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80054a0:	b510      	push	{r4, lr}
 80054a2:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a4:	2300      	movs	r3, #0
 80054a6:	9303      	str	r3, [sp, #12]
 80054a8:	9304      	str	r3, [sp, #16]
 80054aa:	9305      	str	r3, [sp, #20]
 80054ac:	9306      	str	r3, [sp, #24]
 80054ae:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC2)
 80054b0:	6802      	ldr	r2, [r0, #0]
 80054b2:	4b1e      	ldr	r3, [pc, #120]	; (800552c <HAL_ADC_MspInit+0x8c>)
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d001      	beq.n	80054bc <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80054b8:	b008      	add	sp, #32
 80054ba:	bd10      	pop	{r4, pc}
 80054bc:	4604      	mov	r4, r0
    __HAL_RCC_ADC12_CLK_ENABLE();
 80054be:	4b1c      	ldr	r3, [pc, #112]	; (8005530 <HAL_ADC_MspInit+0x90>)
 80054c0:	695a      	ldr	r2, [r3, #20]
 80054c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80054c6:	615a      	str	r2, [r3, #20]
 80054c8:	695a      	ldr	r2, [r3, #20]
 80054ca:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80054ce:	9201      	str	r2, [sp, #4]
 80054d0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054d2:	695a      	ldr	r2, [r3, #20]
 80054d4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80054d8:	615a      	str	r2, [r3, #20]
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e0:	9302      	str	r3, [sp, #8]
 80054e2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80054e4:	2350      	movs	r3, #80	; 0x50
 80054e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80054e8:	2303      	movs	r3, #3
 80054ea:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054ec:	a903      	add	r1, sp, #12
 80054ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80054f2:	f7fc fa61 	bl	80019b8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80054f6:	480f      	ldr	r0, [pc, #60]	; (8005534 <HAL_ADC_MspInit+0x94>)
 80054f8:	4b0f      	ldr	r3, [pc, #60]	; (8005538 <HAL_ADC_MspInit+0x98>)
 80054fa:	6003      	str	r3, [r0, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80054fc:	2300      	movs	r3, #0
 80054fe:	6043      	str	r3, [r0, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005500:	6083      	str	r3, [r0, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005502:	2280      	movs	r2, #128	; 0x80
 8005504:	60c2      	str	r2, [r0, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800550a:	6102      	str	r2, [r0, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800550c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005510:	6142      	str	r2, [r0, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005512:	2220      	movs	r2, #32
 8005514:	6182      	str	r2, [r0, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005516:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005518:	f7fc f9a8 	bl	800186c <HAL_DMA_Init>
 800551c:	b918      	cbnz	r0, 8005526 <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800551e:	4b05      	ldr	r3, [pc, #20]	; (8005534 <HAL_ADC_MspInit+0x94>)
 8005520:	63a3      	str	r3, [r4, #56]	; 0x38
 8005522:	625c      	str	r4, [r3, #36]	; 0x24
}
 8005524:	e7c8      	b.n	80054b8 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8005526:	f000 f94d 	bl	80057c4 <Error_Handler>
 800552a:	e7f8      	b.n	800551e <HAL_ADC_MspInit+0x7e>
 800552c:	50000100 	.word	0x50000100
 8005530:	40021000 	.word	0x40021000
 8005534:	20004aa4 	.word	0x20004aa4
 8005538:	40020408 	.word	0x40020408

0800553c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800553c:	b500      	push	{lr}
 800553e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005540:	4b12      	ldr	r3, [pc, #72]	; (800558c <MX_DMA_Init+0x50>)
 8005542:	695a      	ldr	r2, [r3, #20]
 8005544:	f042 0201 	orr.w	r2, r2, #1
 8005548:	615a      	str	r2, [r3, #20]
 800554a:	695a      	ldr	r2, [r3, #20]
 800554c:	f002 0201 	and.w	r2, r2, #1
 8005550:	9200      	str	r2, [sp, #0]
 8005552:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005554:	695a      	ldr	r2, [r3, #20]
 8005556:	f042 0202 	orr.w	r2, r2, #2
 800555a:	615a      	str	r2, [r3, #20]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8005566:	2200      	movs	r2, #0
 8005568:	2105      	movs	r1, #5
 800556a:	2011      	movs	r0, #17
 800556c:	f7fc f918 	bl	80017a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8005570:	2011      	movs	r0, #17
 8005572:	f7fc f947 	bl	8001804 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 7, 0);
 8005576:	2200      	movs	r2, #0
 8005578:	2107      	movs	r1, #7
 800557a:	2038      	movs	r0, #56	; 0x38
 800557c:	f7fc f910 	bl	80017a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8005580:	2038      	movs	r0, #56	; 0x38
 8005582:	f7fc f93f 	bl	8001804 <HAL_NVIC_EnableIRQ>

}
 8005586:	b003      	add	sp, #12
 8005588:	f85d fb04 	ldr.w	pc, [sp], #4
 800558c:	40021000 	.word	0x40021000

08005590 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8005590:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
	L6206_init();
 8005592:	f7fb fc83 	bl	8000e9c <L6206_init>
	L6206_enable(1,1);
 8005596:	2101      	movs	r1, #1
 8005598:	4608      	mov	r0, r1
 800559a:	f7fb fcbb 	bl	8000f14 <L6206_enable>
	Controler_Init();
 800559e:	f7fb fbc9 	bl	8000d34 <Controler_Init>

	while(1){
		L6206_setDuty(power,power);
		osDelay(200);
	}*/
	osDelay(1000);
 80055a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80055a6:	f7fe fa49 	bl	8003a3c <osDelay>
 80055aa:	e7fa      	b.n	80055a2 <StartDefaultTask+0x12>

080055ac <vApplicationMallocFailedHook>:
{
 80055ac:	4770      	bx	lr
	...

080055b0 <vApplicationGetIdleTaskMemory>:
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80055b0:	4b03      	ldr	r3, [pc, #12]	; (80055c0 <vApplicationGetIdleTaskMemory+0x10>)
 80055b2:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80055b4:	4b03      	ldr	r3, [pc, #12]	; (80055c4 <vApplicationGetIdleTaskMemory+0x14>)
 80055b6:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80055b8:	2380      	movs	r3, #128	; 0x80
 80055ba:	6013      	str	r3, [r2, #0]
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20004460 	.word	0x20004460
 80055c4:	20004260 	.word	0x20004260

080055c8 <vApplicationGetTimerTaskMemory>:
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80055c8:	4b03      	ldr	r3, [pc, #12]	; (80055d8 <vApplicationGetTimerTaskMemory+0x10>)
 80055ca:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80055cc:	4b03      	ldr	r3, [pc, #12]	; (80055dc <vApplicationGetTimerTaskMemory+0x14>)
 80055ce:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80055d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055d4:	6013      	str	r3, [r2, #0]
 80055d6:	4770      	bx	lr
 80055d8:	200048b4 	.word	0x200048b4
 80055dc:	200044b4 	.word	0x200044b4

080055e0 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 80055e0:	b530      	push	{r4, r5, lr}
 80055e2:	b089      	sub	sp, #36	; 0x24
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80055e4:	ac01      	add	r4, sp, #4
 80055e6:	4d07      	ldr	r5, [pc, #28]	; (8005604 <MX_FREERTOS_Init+0x24>)
 80055e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80055ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80055ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80055f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80055f4:	2100      	movs	r1, #0
 80055f6:	a801      	add	r0, sp, #4
 80055f8:	f7fe f9eb 	bl	80039d2 <osThreadCreate>
 80055fc:	4b02      	ldr	r3, [pc, #8]	; (8005608 <MX_FREERTOS_Init+0x28>)
 80055fe:	6018      	str	r0, [r3, #0]
}
 8005600:	b009      	add	sp, #36	; 0x24
 8005602:	bd30      	pop	{r4, r5, pc}
 8005604:	080060a8 	.word	0x080060a8
 8005608:	20004ae8 	.word	0x20004ae8

0800560c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800560c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005610:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005612:	2400      	movs	r4, #0
 8005614:	9405      	str	r4, [sp, #20]
 8005616:	9406      	str	r4, [sp, #24]
 8005618:	9407      	str	r4, [sp, #28]
 800561a:	9408      	str	r4, [sp, #32]
 800561c:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800561e:	4b32      	ldr	r3, [pc, #200]	; (80056e8 <MX_GPIO_Init+0xdc>)
 8005620:	695a      	ldr	r2, [r3, #20]
 8005622:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005626:	615a      	str	r2, [r3, #20]
 8005628:	695a      	ldr	r2, [r3, #20]
 800562a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 800562e:	9201      	str	r2, [sp, #4]
 8005630:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005632:	695a      	ldr	r2, [r3, #20]
 8005634:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005638:	615a      	str	r2, [r3, #20]
 800563a:	695a      	ldr	r2, [r3, #20]
 800563c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8005640:	9202      	str	r2, [sp, #8]
 8005642:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005644:	695a      	ldr	r2, [r3, #20]
 8005646:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800564a:	615a      	str	r2, [r3, #20]
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005652:	9203      	str	r2, [sp, #12]
 8005654:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005656:	695a      	ldr	r2, [r3, #20]
 8005658:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800565c:	615a      	str	r2, [r3, #20]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005664:	9304      	str	r3, [sp, #16]
 8005666:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_B_GPIO_Port, EN_B_Pin, GPIO_PIN_RESET);
 8005668:	4e20      	ldr	r6, [pc, #128]	; (80056ec <MX_GPIO_Init+0xe0>)
 800566a:	4622      	mov	r2, r4
 800566c:	2102      	movs	r1, #2
 800566e:	4630      	mov	r0, r6
 8005670:	f7fc fa72 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005674:	4f1e      	ldr	r7, [pc, #120]	; (80056f0 <MX_GPIO_Init+0xe4>)
 8005676:	4622      	mov	r2, r4
 8005678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800567c:	4638      	mov	r0, r7
 800567e:	f7fc fa6b 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_A_GPIO_Port, EN_A_Pin, GPIO_PIN_RESET);
 8005682:	4622      	mov	r2, r4
 8005684:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800568c:	f7fc fa64 	bl	8001b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_button_Pin;
 8005690:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8005694:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005698:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800569a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_button_GPIO_Port, &GPIO_InitStruct);
 800569c:	a905      	add	r1, sp, #20
 800569e:	4630      	mov	r0, r6
 80056a0:	f7fc f98a 	bl	80019b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_B_Pin;
 80056a4:	2302      	movs	r3, #2
 80056a6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056a8:	2501      	movs	r5, #1
 80056aa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ac:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056ae:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 80056b0:	a905      	add	r1, sp, #20
 80056b2:	4630      	mov	r0, r6
 80056b4:	f7fc f980 	bl	80019b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80056b8:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056bc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056be:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80056c2:	a905      	add	r1, sp, #20
 80056c4:	4638      	mov	r0, r7
 80056c6:	f7fc f977 	bl	80019b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_A_Pin;
 80056ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056ce:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056d0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056d2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056d4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_A_GPIO_Port, &GPIO_InitStruct);
 80056d6:	a905      	add	r1, sp, #20
 80056d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056dc:	f7fc f96c 	bl	80019b8 <HAL_GPIO_Init>

}
 80056e0:	b00a      	add	sp, #40	; 0x28
 80056e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056e6:	bf00      	nop
 80056e8:	40021000 	.word	0x40021000
 80056ec:	48000800 	.word	0x48000800
 80056f0:	48000400 	.word	0x48000400

080056f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80056f4:	b530      	push	{r4, r5, lr}
 80056f6:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80056f8:	2228      	movs	r2, #40	; 0x28
 80056fa:	2100      	movs	r1, #0
 80056fc:	a814      	add	r0, sp, #80	; 0x50
 80056fe:	f000 fcbe 	bl	800607e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005702:	2400      	movs	r4, #0
 8005704:	940f      	str	r4, [sp, #60]	; 0x3c
 8005706:	9410      	str	r4, [sp, #64]	; 0x40
 8005708:	9411      	str	r4, [sp, #68]	; 0x44
 800570a:	9412      	str	r4, [sp, #72]	; 0x48
 800570c:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800570e:	223c      	movs	r2, #60	; 0x3c
 8005710:	4621      	mov	r1, r4
 8005712:	4668      	mov	r0, sp
 8005714:	f000 fcb3 	bl	800607e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005718:	2201      	movs	r2, #1
 800571a:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800571c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005720:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005722:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005724:	2502      	movs	r5, #2
 8005726:	951b      	str	r5, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005728:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800572a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800572e:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005730:	a814      	add	r0, sp, #80	; 0x50
 8005732:	f7fc fa17 	bl	8001b64 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005736:	230f      	movs	r3, #15
 8005738:	930f      	str	r3, [sp, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800573a:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800573c:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800573e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005742:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005744:	9413      	str	r4, [sp, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005746:	4629      	mov	r1, r5
 8005748:	a80f      	add	r0, sp, #60	; 0x3c
 800574a:	f7fc fd63 	bl	8002214 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800574e:	f241 0383 	movw	r3, #4227	; 0x1083
 8005752:	9300      	str	r3, [sp, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005754:	9402      	str	r4, [sp, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005756:	9403      	str	r4, [sp, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8005758:	f44f 7380 	mov.w	r3, #256	; 0x100
 800575c:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800575e:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005760:	4668      	mov	r0, sp
 8005762:	f7fc fe79 	bl	8002458 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8005766:	b01f      	add	sp, #124	; 0x7c
 8005768:	bd30      	pop	{r4, r5, pc}

0800576a <main>:
{
 800576a:	b508      	push	{r3, lr}
  HAL_Init();
 800576c:	f7fb fc6c 	bl	8001048 <HAL_Init>
  SystemClock_Config();
 8005770:	f7ff ffc0 	bl	80056f4 <SystemClock_Config>
  MX_GPIO_Init();
 8005774:	f7ff ff4a 	bl	800560c <MX_GPIO_Init>
  MX_DMA_Init();
 8005778:	f7ff fee0 	bl	800553c <MX_DMA_Init>
  MX_ADC2_Init();
 800577c:	f7ff fe56 	bl	800542c <MX_ADC2_Init>
  MX_TIM1_Init();
 8005780:	f000 f8bc 	bl	80058fc <MX_TIM1_Init>
  MX_TIM2_Init();
 8005784:	f000 fa56 	bl	8005c34 <MX_TIM2_Init>
  MX_TIM4_Init();
 8005788:	f000 f8f0 	bl	800596c <MX_TIM4_Init>
  MX_TIM16_Init();
 800578c:	f000 fab4 	bl	8005cf8 <MX_TIM16_Init>
  MX_TIM17_Init();
 8005790:	f000 fb08 	bl	8005da4 <MX_TIM17_Init>
  MX_USART2_UART_Init();
 8005794:	f000 fb78 	bl	8005e88 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8005798:	f000 f91e 	bl	80059d8 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 800579c:	f000 fb58 	bl	8005e50 <MX_USART1_UART_Init>
  MX_FREERTOS_Init(); 
 80057a0:	f7ff ff1e 	bl	80055e0 <MX_FREERTOS_Init>
  osKernelStart();
 80057a4:	f7fe f910 	bl	80039c8 <osKernelStart>
 80057a8:	e7fe      	b.n	80057a8 <main+0x3e>
	...

080057ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80057ae:	6802      	ldr	r2, [r0, #0]
 80057b0:	4b03      	ldr	r3, [pc, #12]	; (80057c0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d000      	beq.n	80057b8 <HAL_TIM_PeriodElapsedCallback+0xc>
 80057b6:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80057b8:	f7fb fc58 	bl	800106c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80057bc:	e7fb      	b.n	80057b6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80057be:	bf00      	nop
 80057c0:	40001000 	.word	0x40001000

080057c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80057c4:	4770      	bx	lr
	...

080057c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057c8:	b500      	push	{lr}
 80057ca:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057cc:	4b0d      	ldr	r3, [pc, #52]	; (8005804 <HAL_MspInit+0x3c>)
 80057ce:	699a      	ldr	r2, [r3, #24]
 80057d0:	f042 0201 	orr.w	r2, r2, #1
 80057d4:	619a      	str	r2, [r3, #24]
 80057d6:	699a      	ldr	r2, [r3, #24]
 80057d8:	f002 0201 	and.w	r2, r2, #1
 80057dc:	9200      	str	r2, [sp, #0]
 80057de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057e0:	69da      	ldr	r2, [r3, #28]
 80057e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80057e6:	61da      	str	r2, [r3, #28]
 80057e8:	69db      	ldr	r3, [r3, #28]
 80057ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80057f2:	2200      	movs	r2, #0
 80057f4:	210f      	movs	r1, #15
 80057f6:	f06f 0001 	mvn.w	r0, #1
 80057fa:	f7fb ffd1 	bl	80017a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057fe:	b003      	add	sp, #12
 8005800:	f85d fb04 	ldr.w	pc, [sp], #4
 8005804:	40021000 	.word	0x40021000

08005808 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005808:	b500      	push	{lr}
 800580a:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 800580c:	2200      	movs	r2, #0
 800580e:	4601      	mov	r1, r0
 8005810:	2036      	movs	r0, #54	; 0x36
 8005812:	f7fb ffc5 	bl	80017a0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8005816:	2036      	movs	r0, #54	; 0x36
 8005818:	f7fb fff4 	bl	8001804 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800581c:	4b15      	ldr	r3, [pc, #84]	; (8005874 <HAL_InitTick+0x6c>)
 800581e:	69da      	ldr	r2, [r3, #28]
 8005820:	f042 0210 	orr.w	r2, r2, #16
 8005824:	61da      	str	r2, [r3, #28]
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	f003 0310 	and.w	r3, r3, #16
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005830:	a902      	add	r1, sp, #8
 8005832:	a803      	add	r0, sp, #12
 8005834:	f7fc fdf2 	bl	800241c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005838:	f7fc fdc4 	bl	80023c4 <HAL_RCC_GetPCLK1Freq>
 800583c:	0043      	lsls	r3, r0, #1
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800583e:	480e      	ldr	r0, [pc, #56]	; (8005878 <HAL_InitTick+0x70>)
 8005840:	fba0 2303 	umull	r2, r3, r0, r3
 8005844:	0c9b      	lsrs	r3, r3, #18
 8005846:	3b01      	subs	r3, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005848:	480c      	ldr	r0, [pc, #48]	; (800587c <HAL_InitTick+0x74>)
 800584a:	4a0d      	ldr	r2, [pc, #52]	; (8005880 <HAL_InitTick+0x78>)
 800584c:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800584e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005852:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005854:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800585a:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800585c:	f7fd f9f0 	bl	8002c40 <HAL_TIM_Base_Init>
 8005860:	b118      	cbz	r0, 800586a <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005862:	2001      	movs	r0, #1
}
 8005864:	b009      	add	sp, #36	; 0x24
 8005866:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 800586a:	4804      	ldr	r0, [pc, #16]	; (800587c <HAL_InitTick+0x74>)
 800586c:	f7fd f8a4 	bl	80029b8 <HAL_TIM_Base_Start_IT>
 8005870:	e7f8      	b.n	8005864 <HAL_InitTick+0x5c>
 8005872:	bf00      	nop
 8005874:	40021000 	.word	0x40021000
 8005878:	431bde83 	.word	0x431bde83
 800587c:	20004aec 	.word	0x20004aec
 8005880:	40001000 	.word	0x40001000

08005884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005884:	4770      	bx	lr

08005886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005886:	e7fe      	b.n	8005886 <HardFault_Handler>

08005888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005888:	e7fe      	b.n	8005888 <MemManage_Handler>

0800588a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800588a:	e7fe      	b.n	800588a <BusFault_Handler>

0800588c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800588c:	e7fe      	b.n	800588c <UsageFault_Handler>

0800588e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800588e:	4770      	bx	lr

08005890 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8005890:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005892:	4802      	ldr	r0, [pc, #8]	; (800589c <DMA1_Channel7_IRQHandler+0xc>)
 8005894:	f7fc f837 	bl	8001906 <HAL_DMA_IRQHandler>
 8005898:	bd08      	pop	{r3, pc}
 800589a:	bf00      	nop
 800589c:	20004cac 	.word	0x20004cac

080058a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80058a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80058a2:	4802      	ldr	r0, [pc, #8]	; (80058ac <USART1_IRQHandler+0xc>)
 80058a4:	f7fd fd4a 	bl	800333c <HAL_UART_IRQHandler>
 80058a8:	bd08      	pop	{r3, pc}
 80058aa:	bf00      	nop
 80058ac:	20004cf0 	.word	0x20004cf0

080058b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80058b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058b2:	4802      	ldr	r0, [pc, #8]	; (80058bc <USART2_IRQHandler+0xc>)
 80058b4:	f7fd fd42 	bl	800333c <HAL_UART_IRQHandler>
 80058b8:	bd08      	pop	{r3, pc}
 80058ba:	bf00      	nop
 80058bc:	20004d70 	.word	0x20004d70

080058c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80058c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80058c2:	4802      	ldr	r0, [pc, #8]	; (80058cc <TIM6_DAC_IRQHandler+0xc>)
 80058c4:	f7fd f893 	bl	80029ee <HAL_TIM_IRQHandler>
 80058c8:	bd08      	pop	{r3, pc}
 80058ca:	bf00      	nop
 80058cc:	20004aec 	.word	0x20004aec

080058d0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80058d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80058d2:	4802      	ldr	r0, [pc, #8]	; (80058dc <DMA2_Channel1_IRQHandler+0xc>)
 80058d4:	f7fc f817 	bl	8001906 <HAL_DMA_IRQHandler>
 80058d8:	bd08      	pop	{r3, pc}
 80058da:	bf00      	nop
 80058dc:	20004aa4 	.word	0x20004aa4

080058e0 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80058e0:	4b05      	ldr	r3, [pc, #20]	; (80058f8 <SystemInit+0x18>)
 80058e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80058e6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80058ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80058ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80058f2:	609a      	str	r2, [r3, #8]
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	e000ed00 	.word	0xe000ed00

080058fc <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80058fc:	b500      	push	{lr}
 80058fe:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005900:	2224      	movs	r2, #36	; 0x24
 8005902:	2100      	movs	r1, #0
 8005904:	a803      	add	r0, sp, #12
 8005906:	f000 fbba 	bl	800607e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800590a:	2300      	movs	r3, #0
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	9301      	str	r3, [sp, #4]
 8005910:	9302      	str	r3, [sp, #8]

  htim1.Instance = TIM1;
 8005912:	4814      	ldr	r0, [pc, #80]	; (8005964 <MX_TIM1_Init+0x68>)
 8005914:	4a14      	ldr	r2, [pc, #80]	; (8005968 <MX_TIM1_Init+0x6c>)
 8005916:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8005918:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800591a:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 0xFFFF;
 800591c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005920:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005922:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8005924:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005926:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005928:	2301      	movs	r3, #1
 800592a:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800592c:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 800592e:	2204      	movs	r2, #4
 8005930:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005932:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 8005934:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005936:	a903      	add	r1, sp, #12
 8005938:	f7fd f9b4 	bl	8002ca4 <HAL_TIM_Encoder_Init>
 800593c:	b958      	cbnz	r0, 8005956 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005942:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005944:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005946:	4669      	mov	r1, sp
 8005948:	4806      	ldr	r0, [pc, #24]	; (8005964 <MX_TIM1_Init+0x68>)
 800594a:	f7fd fbc7 	bl	80030dc <HAL_TIMEx_MasterConfigSynchronization>
 800594e:	b928      	cbnz	r0, 800595c <MX_TIM1_Init+0x60>
  {
    Error_Handler();
  }

}
 8005950:	b00d      	add	sp, #52	; 0x34
 8005952:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005956:	f7ff ff35 	bl	80057c4 <Error_Handler>
 800595a:	e7f0      	b.n	800593e <MX_TIM1_Init+0x42>
    Error_Handler();
 800595c:	f7ff ff32 	bl	80057c4 <Error_Handler>
}
 8005960:	e7f6      	b.n	8005950 <MX_TIM1_Init+0x54>
 8005962:	bf00      	nop
 8005964:	20004bac 	.word	0x20004bac
 8005968:	40012c00 	.word	0x40012c00

0800596c <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800596c:	b500      	push	{lr}
 800596e:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005970:	2224      	movs	r2, #36	; 0x24
 8005972:	2100      	movs	r1, #0
 8005974:	a803      	add	r0, sp, #12
 8005976:	f000 fb82 	bl	800607e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800597a:	2300      	movs	r3, #0
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	9301      	str	r3, [sp, #4]
 8005980:	9302      	str	r3, [sp, #8]

  htim4.Instance = TIM4;
 8005982:	4813      	ldr	r0, [pc, #76]	; (80059d0 <MX_TIM4_Init+0x64>)
 8005984:	4a13      	ldr	r2, [pc, #76]	; (80059d4 <MX_TIM4_Init+0x68>)
 8005986:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8005988:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800598a:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0xFFFF;
 800598c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005990:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005992:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005994:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005996:	2301      	movs	r3, #1
 8005998:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800599a:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 800599c:	2204      	movs	r2, #4
 800599e:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80059a0:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 80059a2:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80059a4:	a903      	add	r1, sp, #12
 80059a6:	f7fd f97d 	bl	8002ca4 <HAL_TIM_Encoder_Init>
 80059aa:	b950      	cbnz	r0, 80059c2 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059ac:	2300      	movs	r3, #0
 80059ae:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059b0:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80059b2:	4669      	mov	r1, sp
 80059b4:	4806      	ldr	r0, [pc, #24]	; (80059d0 <MX_TIM4_Init+0x64>)
 80059b6:	f7fd fb91 	bl	80030dc <HAL_TIMEx_MasterConfigSynchronization>
 80059ba:	b928      	cbnz	r0, 80059c8 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
  }

}
 80059bc:	b00d      	add	sp, #52	; 0x34
 80059be:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80059c2:	f7ff feff 	bl	80057c4 <Error_Handler>
 80059c6:	e7f1      	b.n	80059ac <MX_TIM4_Init+0x40>
    Error_Handler();
 80059c8:	f7ff fefc 	bl	80057c4 <Error_Handler>
}
 80059cc:	e7f6      	b.n	80059bc <MX_TIM4_Init+0x50>
 80059ce:	bf00      	nop
 80059d0:	20004b2c 	.word	0x20004b2c
 80059d4:	40000800 	.word	0x40000800

080059d8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80059d8:	b500      	push	{lr}
 80059da:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059dc:	2300      	movs	r3, #0
 80059de:	9301      	str	r3, [sp, #4]
 80059e0:	9302      	str	r3, [sp, #8]
 80059e2:	9303      	str	r3, [sp, #12]

  htim7.Instance = TIM7;
 80059e4:	480e      	ldr	r0, [pc, #56]	; (8005a20 <MX_TIM7_Init+0x48>)
 80059e6:	4a0f      	ldr	r2, [pc, #60]	; (8005a24 <MX_TIM7_Init+0x4c>)
 80059e8:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 71;
 80059ea:	2247      	movs	r2, #71	; 0x47
 80059ec:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059ee:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 9999;
 80059f0:	f242 720f 	movw	r2, #9999	; 0x270f
 80059f4:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059f6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80059f8:	f7fd f922 	bl	8002c40 <HAL_TIM_Base_Init>
 80059fc:	b950      	cbnz	r0, 8005a14 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059fe:	2300      	movs	r3, #0
 8005a00:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a02:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005a04:	a901      	add	r1, sp, #4
 8005a06:	4806      	ldr	r0, [pc, #24]	; (8005a20 <MX_TIM7_Init+0x48>)
 8005a08:	f7fd fb68 	bl	80030dc <HAL_TIMEx_MasterConfigSynchronization>
 8005a0c:	b928      	cbnz	r0, 8005a1a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
  }

}
 8005a0e:	b005      	add	sp, #20
 8005a10:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005a14:	f7ff fed6 	bl	80057c4 <Error_Handler>
 8005a18:	e7f1      	b.n	80059fe <MX_TIM7_Init+0x26>
    Error_Handler();
 8005a1a:	f7ff fed3 	bl	80057c4 <Error_Handler>
}
 8005a1e:	e7f6      	b.n	8005a0e <MX_TIM7_Init+0x36>
 8005a20:	20004c6c 	.word	0x20004c6c
 8005a24:	40001400 	.word	0x40001400

08005a28 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim17);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005a28:	b500      	push	{lr}
 8005a2a:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9305      	str	r3, [sp, #20]
 8005a30:	9306      	str	r3, [sp, #24]
 8005a32:	9307      	str	r3, [sp, #28]
 8005a34:	9308      	str	r3, [sp, #32]
 8005a36:	9309      	str	r3, [sp, #36]	; 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8005a38:	6803      	ldr	r3, [r0, #0]
 8005a3a:	4a24      	ldr	r2, [pc, #144]	; (8005acc <HAL_TIM_Encoder_MspInit+0xa4>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d005      	beq.n	8005a4c <HAL_TIM_Encoder_MspInit+0x24>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8005a40:	4a23      	ldr	r2, [pc, #140]	; (8005ad0 <HAL_TIM_Encoder_MspInit+0xa8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d022      	beq.n	8005a8c <HAL_TIM_Encoder_MspInit+0x64>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005a46:	b00b      	add	sp, #44	; 0x2c
 8005a48:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a4c:	4b21      	ldr	r3, [pc, #132]	; (8005ad4 <HAL_TIM_Encoder_MspInit+0xac>)
 8005a4e:	699a      	ldr	r2, [r3, #24]
 8005a50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a54:	619a      	str	r2, [r3, #24]
 8005a56:	699a      	ldr	r2, [r3, #24]
 8005a58:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005a5c:	9201      	str	r2, [sp, #4]
 8005a5e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a60:	695a      	ldr	r2, [r3, #20]
 8005a62:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005a66:	615a      	str	r2, [r3, #20]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a6e:	9302      	str	r3, [sp, #8]
 8005a70:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005a72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005a76:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a78:	2302      	movs	r3, #2
 8005a7a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005a7c:	2306      	movs	r3, #6
 8005a7e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a80:	a905      	add	r1, sp, #20
 8005a82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a86:	f7fb ff97 	bl	80019b8 <HAL_GPIO_Init>
 8005a8a:	e7dc      	b.n	8005a46 <HAL_TIM_Encoder_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a8c:	4b11      	ldr	r3, [pc, #68]	; (8005ad4 <HAL_TIM_Encoder_MspInit+0xac>)
 8005a8e:	69da      	ldr	r2, [r3, #28]
 8005a90:	f042 0204 	orr.w	r2, r2, #4
 8005a94:	61da      	str	r2, [r3, #28]
 8005a96:	69da      	ldr	r2, [r3, #28]
 8005a98:	f002 0204 	and.w	r2, r2, #4
 8005a9c:	9203      	str	r2, [sp, #12]
 8005a9e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aa0:	695a      	ldr	r2, [r3, #20]
 8005aa2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005aa6:	615a      	str	r2, [r3, #20]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aae:	9304      	str	r3, [sp, #16]
 8005ab0:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005ab2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005ab6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005abc:	230a      	movs	r3, #10
 8005abe:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ac0:	a905      	add	r1, sp, #20
 8005ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ac6:	f7fb ff77 	bl	80019b8 <HAL_GPIO_Init>
}
 8005aca:	e7bc      	b.n	8005a46 <HAL_TIM_Encoder_MspInit+0x1e>
 8005acc:	40012c00 	.word	0x40012c00
 8005ad0:	40000800 	.word	0x40000800
 8005ad4:	40021000 	.word	0x40021000

08005ad8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005ad8:	b500      	push	{lr}
 8005ada:	b085      	sub	sp, #20

  if(tim_baseHandle->Instance==TIM2)
 8005adc:	6803      	ldr	r3, [r0, #0]
 8005ade:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ae2:	d00b      	beq.n	8005afc <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 8005ae4:	4a20      	ldr	r2, [pc, #128]	; (8005b68 <HAL_TIM_Base_MspInit+0x90>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d014      	beq.n	8005b14 <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 8005aea:	4a20      	ldr	r2, [pc, #128]	; (8005b6c <HAL_TIM_Base_MspInit+0x94>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d024      	beq.n	8005b3a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM17)
 8005af0:	4a1f      	ldr	r2, [pc, #124]	; (8005b70 <HAL_TIM_Base_MspInit+0x98>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d02c      	beq.n	8005b50 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8005af6:	b005      	add	sp, #20
 8005af8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005afc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8005b00:	69da      	ldr	r2, [r3, #28]
 8005b02:	f042 0201 	orr.w	r2, r2, #1
 8005b06:	61da      	str	r2, [r3, #28]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	f003 0301 	and.w	r3, r3, #1
 8005b0e:	9300      	str	r3, [sp, #0]
 8005b10:	9b00      	ldr	r3, [sp, #0]
 8005b12:	e7f0      	b.n	8005af6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b14:	4b17      	ldr	r3, [pc, #92]	; (8005b74 <HAL_TIM_Base_MspInit+0x9c>)
 8005b16:	69da      	ldr	r2, [r3, #28]
 8005b18:	f042 0220 	orr.w	r2, r2, #32
 8005b1c:	61da      	str	r2, [r3, #28]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	f003 0320 	and.w	r3, r3, #32
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2105      	movs	r1, #5
 8005b2c:	2037      	movs	r0, #55	; 0x37
 8005b2e:	f7fb fe37 	bl	80017a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005b32:	2037      	movs	r0, #55	; 0x37
 8005b34:	f7fb fe66 	bl	8001804 <HAL_NVIC_EnableIRQ>
 8005b38:	e7dd      	b.n	8005af6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8005b3a:	4b0e      	ldr	r3, [pc, #56]	; (8005b74 <HAL_TIM_Base_MspInit+0x9c>)
 8005b3c:	699a      	ldr	r2, [r3, #24]
 8005b3e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005b42:	619a      	str	r2, [r3, #24]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b4a:	9302      	str	r3, [sp, #8]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	e7d2      	b.n	8005af6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005b50:	4b08      	ldr	r3, [pc, #32]	; (8005b74 <HAL_TIM_Base_MspInit+0x9c>)
 8005b52:	699a      	ldr	r2, [r3, #24]
 8005b54:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005b58:	619a      	str	r2, [r3, #24]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b60:	9303      	str	r3, [sp, #12]
 8005b62:	9b03      	ldr	r3, [sp, #12]
}
 8005b64:	e7c7      	b.n	8005af6 <HAL_TIM_Base_MspInit+0x1e>
 8005b66:	bf00      	nop
 8005b68:	40001400 	.word	0x40001400
 8005b6c:	40014400 	.word	0x40014400
 8005b70:	40014800 	.word	0x40014800
 8005b74:	40021000 	.word	0x40021000

08005b78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005b78:	b500      	push	{lr}
 8005b7a:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	9303      	str	r3, [sp, #12]
 8005b80:	9304      	str	r3, [sp, #16]
 8005b82:	9305      	str	r3, [sp, #20]
 8005b84:	9306      	str	r3, [sp, #24]
 8005b86:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM2)
 8005b88:	6803      	ldr	r3, [r0, #0]
 8005b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b8e:	d008      	beq.n	8005ba2 <HAL_TIM_MspPostInit+0x2a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM16)
 8005b90:	4a24      	ldr	r2, [pc, #144]	; (8005c24 <HAL_TIM_MspPostInit+0xac>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01c      	beq.n	8005bd0 <HAL_TIM_MspPostInit+0x58>

  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM17)
 8005b96:	4a24      	ldr	r2, [pc, #144]	; (8005c28 <HAL_TIM_MspPostInit+0xb0>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d02e      	beq.n	8005bfa <HAL_TIM_MspPostInit+0x82>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8005b9c:	b009      	add	sp, #36	; 0x24
 8005b9e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ba2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8005ba6:	695a      	ldr	r2, [r3, #20]
 8005ba8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005bac:	615a      	str	r2, [r3, #20]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bc4:	a903      	add	r1, sp, #12
 8005bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005bca:	f7fb fef5 	bl	80019b8 <HAL_GPIO_Init>
 8005bce:	e7e5      	b.n	8005b9c <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bd0:	4b16      	ldr	r3, [pc, #88]	; (8005c2c <HAL_TIM_MspPostInit+0xb4>)
 8005bd2:	695a      	ldr	r2, [r3, #20]
 8005bd4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005bd8:	615a      	str	r2, [r3, #20]
 8005bda:	695b      	ldr	r3, [r3, #20]
 8005bdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005be4:	2310      	movs	r3, #16
 8005be6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005be8:	2302      	movs	r3, #2
 8005bea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8005bec:	2301      	movs	r3, #1
 8005bee:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bf0:	a903      	add	r1, sp, #12
 8005bf2:	480f      	ldr	r0, [pc, #60]	; (8005c30 <HAL_TIM_MspPostInit+0xb8>)
 8005bf4:	f7fb fee0 	bl	80019b8 <HAL_GPIO_Init>
 8005bf8:	e7d0      	b.n	8005b9c <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	; (8005c2c <HAL_TIM_MspPostInit+0xb4>)
 8005bfc:	695a      	ldr	r2, [r3, #20]
 8005bfe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005c02:	615a      	str	r2, [r3, #20]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c0a:	9302      	str	r3, [sp, #8]
 8005c0c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005c0e:	2320      	movs	r3, #32
 8005c10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c12:	2302      	movs	r3, #2
 8005c14:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8005c16:	230a      	movs	r3, #10
 8005c18:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c1a:	a903      	add	r1, sp, #12
 8005c1c:	4804      	ldr	r0, [pc, #16]	; (8005c30 <HAL_TIM_MspPostInit+0xb8>)
 8005c1e:	f7fb fecb 	bl	80019b8 <HAL_GPIO_Init>
}
 8005c22:	e7bb      	b.n	8005b9c <HAL_TIM_MspPostInit+0x24>
 8005c24:	40014400 	.word	0x40014400
 8005c28:	40014800 	.word	0x40014800
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	48000400 	.word	0x48000400

08005c34 <MX_TIM2_Init>:
{
 8005c34:	b500      	push	{lr}
 8005c36:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005c38:	2300      	movs	r3, #0
 8005c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8005c3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c3e:	930c      	str	r3, [sp, #48]	; 0x30
 8005c40:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c42:	9307      	str	r3, [sp, #28]
 8005c44:	9308      	str	r3, [sp, #32]
 8005c46:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	9301      	str	r3, [sp, #4]
 8005c4c:	9302      	str	r3, [sp, #8]
 8005c4e:	9303      	str	r3, [sp, #12]
 8005c50:	9304      	str	r3, [sp, #16]
 8005c52:	9305      	str	r3, [sp, #20]
 8005c54:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8005c56:	4827      	ldr	r0, [pc, #156]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005c58:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005c5c:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 4;
 8005c5e:	2204      	movs	r2, #4
 8005c60:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c62:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 8005c64:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005c68:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c6a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c6c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005c6e:	f7fc ffe7 	bl	8002c40 <HAL_TIM_Base_Init>
 8005c72:	bb60      	cbnz	r0, 8005cce <MX_TIM2_Init+0x9a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c74:	a90e      	add	r1, sp, #56	; 0x38
 8005c76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c7a:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005c7e:	481d      	ldr	r0, [pc, #116]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005c80:	f7fd f94c 	bl	8002f1c <HAL_TIM_ConfigClockSource>
 8005c84:	bb30      	cbnz	r0, 8005cd4 <MX_TIM2_Init+0xa0>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005c86:	481b      	ldr	r0, [pc, #108]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005c88:	f7fc fff3 	bl	8002c72 <HAL_TIM_PWM_Init>
 8005c8c:	bb28      	cbnz	r0, 8005cda <MX_TIM2_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 8005c8e:	2360      	movs	r3, #96	; 0x60
 8005c90:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c92:	2300      	movs	r3, #0
 8005c94:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005c96:	a907      	add	r1, sp, #28
 8005c98:	4816      	ldr	r0, [pc, #88]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005c9a:	f7fd fa1f 	bl	80030dc <HAL_TIMEx_MasterConfigSynchronization>
 8005c9e:	b9f8      	cbnz	r0, 8005ce0 <MX_TIM2_Init+0xac>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ca0:	2360      	movs	r3, #96	; 0x60
 8005ca2:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ca8:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005caa:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005cac:	4669      	mov	r1, sp
 8005cae:	4811      	ldr	r0, [pc, #68]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005cb0:	f7fd f88e 	bl	8002dd0 <HAL_TIM_PWM_ConfigChannel>
 8005cb4:	b9b8      	cbnz	r0, 8005ce6 <MX_TIM2_Init+0xb2>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005cb6:	2204      	movs	r2, #4
 8005cb8:	4669      	mov	r1, sp
 8005cba:	480e      	ldr	r0, [pc, #56]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005cbc:	f7fd f888 	bl	8002dd0 <HAL_TIM_PWM_ConfigChannel>
 8005cc0:	b9a0      	cbnz	r0, 8005cec <MX_TIM2_Init+0xb8>
  HAL_TIM_MspPostInit(&htim2);
 8005cc2:	480c      	ldr	r0, [pc, #48]	; (8005cf4 <MX_TIM2_Init+0xc0>)
 8005cc4:	f7ff ff58 	bl	8005b78 <HAL_TIM_MspPostInit>
}
 8005cc8:	b00f      	add	sp, #60	; 0x3c
 8005cca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005cce:	f7ff fd79 	bl	80057c4 <Error_Handler>
 8005cd2:	e7cf      	b.n	8005c74 <MX_TIM2_Init+0x40>
    Error_Handler();
 8005cd4:	f7ff fd76 	bl	80057c4 <Error_Handler>
 8005cd8:	e7d5      	b.n	8005c86 <MX_TIM2_Init+0x52>
    Error_Handler();
 8005cda:	f7ff fd73 	bl	80057c4 <Error_Handler>
 8005cde:	e7d6      	b.n	8005c8e <MX_TIM2_Init+0x5a>
    Error_Handler();
 8005ce0:	f7ff fd70 	bl	80057c4 <Error_Handler>
 8005ce4:	e7dc      	b.n	8005ca0 <MX_TIM2_Init+0x6c>
    Error_Handler();
 8005ce6:	f7ff fd6d 	bl	80057c4 <Error_Handler>
 8005cea:	e7e4      	b.n	8005cb6 <MX_TIM2_Init+0x82>
    Error_Handler();
 8005cec:	f7ff fd6a 	bl	80057c4 <Error_Handler>
 8005cf0:	e7e7      	b.n	8005cc2 <MX_TIM2_Init+0x8e>
 8005cf2:	bf00      	nop
 8005cf4:	20004bec 	.word	0x20004bec

08005cf8 <MX_TIM16_Init>:
{
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005cfc:	2400      	movs	r4, #0
 8005cfe:	940b      	str	r4, [sp, #44]	; 0x2c
 8005d00:	940c      	str	r4, [sp, #48]	; 0x30
 8005d02:	940d      	str	r4, [sp, #52]	; 0x34
 8005d04:	940e      	str	r4, [sp, #56]	; 0x38
 8005d06:	940f      	str	r4, [sp, #60]	; 0x3c
 8005d08:	9410      	str	r4, [sp, #64]	; 0x40
 8005d0a:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005d0c:	222c      	movs	r2, #44	; 0x2c
 8005d0e:	4621      	mov	r1, r4
 8005d10:	4668      	mov	r0, sp
 8005d12:	f000 f9b4 	bl	800607e <memset>
  htim16.Instance = TIM16;
 8005d16:	4821      	ldr	r0, [pc, #132]	; (8005d9c <MX_TIM16_Init+0xa4>)
 8005d18:	4b21      	ldr	r3, [pc, #132]	; (8005da0 <MX_TIM16_Init+0xa8>)
 8005d1a:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 4;
 8005d1c:	2304      	movs	r3, #4
 8005d1e:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d20:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 1000;
 8005d22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d26:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d28:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8005d2a:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d2c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005d2e:	f7fc ff87 	bl	8002c40 <HAL_TIM_Base_Init>
 8005d32:	bb30      	cbnz	r0, 8005d82 <MX_TIM16_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8005d34:	4819      	ldr	r0, [pc, #100]	; (8005d9c <MX_TIM16_Init+0xa4>)
 8005d36:	f7fc ff9c 	bl	8002c72 <HAL_TIM_PWM_Init>
 8005d3a:	bb28      	cbnz	r0, 8005d88 <MX_TIM16_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005d3c:	2360      	movs	r3, #96	; 0x60
 8005d3e:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8005d40:	2200      	movs	r2, #0
 8005d42:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005d44:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005d46:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005d48:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005d4a:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005d4c:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005d4e:	a90b      	add	r1, sp, #44	; 0x2c
 8005d50:	4812      	ldr	r0, [pc, #72]	; (8005d9c <MX_TIM16_Init+0xa4>)
 8005d52:	f7fd f83d 	bl	8002dd0 <HAL_TIM_PWM_ConfigChannel>
 8005d56:	b9d0      	cbnz	r0, 8005d8e <MX_TIM16_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005d5c:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005d5e:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005d60:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005d62:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005d64:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005d68:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005d6a:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005d6c:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8005d6e:	4669      	mov	r1, sp
 8005d70:	480a      	ldr	r0, [pc, #40]	; (8005d9c <MX_TIM16_Init+0xa4>)
 8005d72:	f7fd f9fb 	bl	800316c <HAL_TIMEx_ConfigBreakDeadTime>
 8005d76:	b968      	cbnz	r0, 8005d94 <MX_TIM16_Init+0x9c>
  HAL_TIM_MspPostInit(&htim16);
 8005d78:	4808      	ldr	r0, [pc, #32]	; (8005d9c <MX_TIM16_Init+0xa4>)
 8005d7a:	f7ff fefd 	bl	8005b78 <HAL_TIM_MspPostInit>
}
 8005d7e:	b012      	add	sp, #72	; 0x48
 8005d80:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005d82:	f7ff fd1f 	bl	80057c4 <Error_Handler>
 8005d86:	e7d5      	b.n	8005d34 <MX_TIM16_Init+0x3c>
    Error_Handler();
 8005d88:	f7ff fd1c 	bl	80057c4 <Error_Handler>
 8005d8c:	e7d6      	b.n	8005d3c <MX_TIM16_Init+0x44>
    Error_Handler();
 8005d8e:	f7ff fd19 	bl	80057c4 <Error_Handler>
 8005d92:	e7e1      	b.n	8005d58 <MX_TIM16_Init+0x60>
    Error_Handler();
 8005d94:	f7ff fd16 	bl	80057c4 <Error_Handler>
 8005d98:	e7ee      	b.n	8005d78 <MX_TIM16_Init+0x80>
 8005d9a:	bf00      	nop
 8005d9c:	20004c2c 	.word	0x20004c2c
 8005da0:	40014400 	.word	0x40014400

08005da4 <MX_TIM17_Init>:
{
 8005da4:	b510      	push	{r4, lr}
 8005da6:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005da8:	2400      	movs	r4, #0
 8005daa:	940b      	str	r4, [sp, #44]	; 0x2c
 8005dac:	940c      	str	r4, [sp, #48]	; 0x30
 8005dae:	940d      	str	r4, [sp, #52]	; 0x34
 8005db0:	940e      	str	r4, [sp, #56]	; 0x38
 8005db2:	940f      	str	r4, [sp, #60]	; 0x3c
 8005db4:	9410      	str	r4, [sp, #64]	; 0x40
 8005db6:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005db8:	222c      	movs	r2, #44	; 0x2c
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4668      	mov	r0, sp
 8005dbe:	f000 f95e 	bl	800607e <memset>
  htim17.Instance = TIM17;
 8005dc2:	4821      	ldr	r0, [pc, #132]	; (8005e48 <MX_TIM17_Init+0xa4>)
 8005dc4:	4b21      	ldr	r3, [pc, #132]	; (8005e4c <MX_TIM17_Init+0xa8>)
 8005dc6:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 4;
 8005dc8:	2304      	movs	r3, #4
 8005dca:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dcc:	6084      	str	r4, [r0, #8]
  htim17.Init.Period = 1000;
 8005dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005dd2:	60c3      	str	r3, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dd4:	6104      	str	r4, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 8005dd6:	6144      	str	r4, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dd8:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8005dda:	f7fc ff31 	bl	8002c40 <HAL_TIM_Base_Init>
 8005dde:	bb30      	cbnz	r0, 8005e2e <MX_TIM17_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8005de0:	4819      	ldr	r0, [pc, #100]	; (8005e48 <MX_TIM17_Init+0xa4>)
 8005de2:	f7fc ff46 	bl	8002c72 <HAL_TIM_PWM_Init>
 8005de6:	bb28      	cbnz	r0, 8005e34 <MX_TIM17_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005de8:	2360      	movs	r3, #96	; 0x60
 8005dea:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8005dec:	2200      	movs	r2, #0
 8005dee:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005df0:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005df2:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005df4:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005df6:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005df8:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005dfa:	a90b      	add	r1, sp, #44	; 0x2c
 8005dfc:	4812      	ldr	r0, [pc, #72]	; (8005e48 <MX_TIM17_Init+0xa4>)
 8005dfe:	f7fc ffe7 	bl	8002dd0 <HAL_TIM_PWM_ConfigChannel>
 8005e02:	b9d0      	cbnz	r0, 8005e3a <MX_TIM17_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005e08:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005e0a:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005e0c:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005e0e:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005e10:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e14:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005e16:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005e18:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8005e1a:	4669      	mov	r1, sp
 8005e1c:	480a      	ldr	r0, [pc, #40]	; (8005e48 <MX_TIM17_Init+0xa4>)
 8005e1e:	f7fd f9a5 	bl	800316c <HAL_TIMEx_ConfigBreakDeadTime>
 8005e22:	b968      	cbnz	r0, 8005e40 <MX_TIM17_Init+0x9c>
  HAL_TIM_MspPostInit(&htim17);
 8005e24:	4808      	ldr	r0, [pc, #32]	; (8005e48 <MX_TIM17_Init+0xa4>)
 8005e26:	f7ff fea7 	bl	8005b78 <HAL_TIM_MspPostInit>
}
 8005e2a:	b012      	add	sp, #72	; 0x48
 8005e2c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005e2e:	f7ff fcc9 	bl	80057c4 <Error_Handler>
 8005e32:	e7d5      	b.n	8005de0 <MX_TIM17_Init+0x3c>
    Error_Handler();
 8005e34:	f7ff fcc6 	bl	80057c4 <Error_Handler>
 8005e38:	e7d6      	b.n	8005de8 <MX_TIM17_Init+0x44>
    Error_Handler();
 8005e3a:	f7ff fcc3 	bl	80057c4 <Error_Handler>
 8005e3e:	e7e1      	b.n	8005e04 <MX_TIM17_Init+0x60>
    Error_Handler();
 8005e40:	f7ff fcc0 	bl	80057c4 <Error_Handler>
 8005e44:	e7ee      	b.n	8005e24 <MX_TIM17_Init+0x80>
 8005e46:	bf00      	nop
 8005e48:	20004b6c 	.word	0x20004b6c
 8005e4c:	40014800 	.word	0x40014800

08005e50 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005e50:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8005e52:	480b      	ldr	r0, [pc, #44]	; (8005e80 <MX_USART1_UART_Init+0x30>)
 8005e54:	4b0b      	ldr	r3, [pc, #44]	; (8005e84 <MX_USART1_UART_Init+0x34>)
 8005e56:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8005e58:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005e5c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005e62:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005e64:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005e66:	220c      	movs	r2, #12
 8005e68:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e6a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e6c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005e6e:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005e70:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005e72:	f7fd fd70 	bl	8003956 <HAL_UART_Init>
 8005e76:	b900      	cbnz	r0, 8005e7a <MX_USART1_UART_Init+0x2a>
 8005e78:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 8005e7a:	f7ff fca3 	bl	80057c4 <Error_Handler>
  }

}
 8005e7e:	e7fb      	b.n	8005e78 <MX_USART1_UART_Init+0x28>
 8005e80:	20004cf0 	.word	0x20004cf0
 8005e84:	40013800 	.word	0x40013800

08005e88 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005e88:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005e8a:	480b      	ldr	r0, [pc, #44]	; (8005eb8 <MX_USART2_UART_Init+0x30>)
 8005e8c:	4b0b      	ldr	r3, [pc, #44]	; (8005ebc <MX_USART2_UART_Init+0x34>)
 8005e8e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8005e90:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005e94:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e96:	2300      	movs	r3, #0
 8005e98:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e9a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e9c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e9e:	220c      	movs	r2, #12
 8005ea0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ea2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ea4:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005ea6:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005ea8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005eaa:	f7fd fd54 	bl	8003956 <HAL_UART_Init>
 8005eae:	b900      	cbnz	r0, 8005eb2 <MX_USART2_UART_Init+0x2a>
 8005eb0:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 8005eb2:	f7ff fc87 	bl	80057c4 <Error_Handler>
  }

}
 8005eb6:	e7fb      	b.n	8005eb0 <MX_USART2_UART_Init+0x28>
 8005eb8:	20004d70 	.word	0x20004d70
 8005ebc:	40004400 	.word	0x40004400

08005ec0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	9305      	str	r3, [sp, #20]
 8005ec8:	9306      	str	r3, [sp, #24]
 8005eca:	9307      	str	r3, [sp, #28]
 8005ecc:	9308      	str	r3, [sp, #32]
 8005ece:	9309      	str	r3, [sp, #36]	; 0x24
  if(uartHandle->Instance==USART1)
 8005ed0:	6803      	ldr	r3, [r0, #0]
 8005ed2:	4a38      	ldr	r2, [pc, #224]	; (8005fb4 <HAL_UART_MspInit+0xf4>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d005      	beq.n	8005ee4 <HAL_UART_MspInit+0x24>
 8005ed8:	4604      	mov	r4, r0
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8005eda:	4a37      	ldr	r2, [pc, #220]	; (8005fb8 <HAL_UART_MspInit+0xf8>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d029      	beq.n	8005f34 <HAL_UART_MspInit+0x74>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005ee0:	b00a      	add	sp, #40	; 0x28
 8005ee2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ee4:	4b35      	ldr	r3, [pc, #212]	; (8005fbc <HAL_UART_MspInit+0xfc>)
 8005ee6:	699a      	ldr	r2, [r3, #24]
 8005ee8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005eec:	619a      	str	r2, [r3, #24]
 8005eee:	699a      	ldr	r2, [r3, #24]
 8005ef0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005ef4:	9201      	str	r2, [sp, #4]
 8005ef6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ef8:	695a      	ldr	r2, [r3, #20]
 8005efa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005efe:	615a      	str	r2, [r3, #20]
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f06:	9302      	str	r3, [sp, #8]
 8005f08:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005f0a:	2330      	movs	r3, #48	; 0x30
 8005f0c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f12:	2303      	movs	r3, #3
 8005f14:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f16:	2307      	movs	r3, #7
 8005f18:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f1a:	a905      	add	r1, sp, #20
 8005f1c:	4828      	ldr	r0, [pc, #160]	; (8005fc0 <HAL_UART_MspInit+0x100>)
 8005f1e:	f7fb fd4b 	bl	80019b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005f22:	2200      	movs	r2, #0
 8005f24:	2105      	movs	r1, #5
 8005f26:	2025      	movs	r0, #37	; 0x25
 8005f28:	f7fb fc3a 	bl	80017a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005f2c:	2025      	movs	r0, #37	; 0x25
 8005f2e:	f7fb fc69 	bl	8001804 <HAL_NVIC_EnableIRQ>
 8005f32:	e7d5      	b.n	8005ee0 <HAL_UART_MspInit+0x20>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005f34:	4b21      	ldr	r3, [pc, #132]	; (8005fbc <HAL_UART_MspInit+0xfc>)
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f3c:	61da      	str	r2, [r3, #28]
 8005f3e:	69da      	ldr	r2, [r3, #28]
 8005f40:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005f44:	9203      	str	r2, [sp, #12]
 8005f46:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f48:	695a      	ldr	r2, [r3, #20]
 8005f4a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f4e:	615a      	str	r2, [r3, #20]
 8005f50:	695b      	ldr	r3, [r3, #20]
 8005f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f56:	9304      	str	r3, [sp, #16]
 8005f58:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005f5a:	230c      	movs	r3, #12
 8005f5c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f5e:	2302      	movs	r3, #2
 8005f60:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f62:	2303      	movs	r3, #3
 8005f64:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005f66:	2307      	movs	r3, #7
 8005f68:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f6a:	a905      	add	r1, sp, #20
 8005f6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f70:	f7fb fd22 	bl	80019b8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005f74:	4813      	ldr	r0, [pc, #76]	; (8005fc4 <HAL_UART_MspInit+0x104>)
 8005f76:	4b14      	ldr	r3, [pc, #80]	; (8005fc8 <HAL_UART_MspInit+0x108>)
 8005f78:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005f7a:	2310      	movs	r3, #16
 8005f7c:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005f82:	2280      	movs	r2, #128	; 0x80
 8005f84:	60c2      	str	r2, [r0, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f86:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f88:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005f8a:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005f8c:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005f8e:	f7fb fc6d 	bl	800186c <HAL_DMA_Init>
 8005f92:	b958      	cbnz	r0, 8005fac <HAL_UART_MspInit+0xec>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005f94:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <HAL_UART_MspInit+0x104>)
 8005f96:	66a3      	str	r3, [r4, #104]	; 0x68
 8005f98:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 9, 0);
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2109      	movs	r1, #9
 8005f9e:	2026      	movs	r0, #38	; 0x26
 8005fa0:	f7fb fbfe 	bl	80017a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005fa4:	2026      	movs	r0, #38	; 0x26
 8005fa6:	f7fb fc2d 	bl	8001804 <HAL_NVIC_EnableIRQ>
}
 8005faa:	e799      	b.n	8005ee0 <HAL_UART_MspInit+0x20>
      Error_Handler();
 8005fac:	f7ff fc0a 	bl	80057c4 <Error_Handler>
 8005fb0:	e7f0      	b.n	8005f94 <HAL_UART_MspInit+0xd4>
 8005fb2:	bf00      	nop
 8005fb4:	40013800 	.word	0x40013800
 8005fb8:	40004400 	.word	0x40004400
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	48000800 	.word	0x48000800
 8005fc4:	20004cac 	.word	0x20004cac
 8005fc8:	40020080 	.word	0x40020080

08005fcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005fcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006004 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005fd0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005fd2:	e003      	b.n	8005fdc <LoopCopyDataInit>

08005fd4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005fd4:	4b0c      	ldr	r3, [pc, #48]	; (8006008 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005fd6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005fd8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005fda:	3104      	adds	r1, #4

08005fdc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005fdc:	480b      	ldr	r0, [pc, #44]	; (800600c <LoopForever+0xa>)
	ldr	r3, =_edata
 8005fde:	4b0c      	ldr	r3, [pc, #48]	; (8006010 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005fe0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005fe2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005fe4:	d3f6      	bcc.n	8005fd4 <CopyDataInit>
	ldr	r2, =_sbss
 8005fe6:	4a0b      	ldr	r2, [pc, #44]	; (8006014 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005fe8:	e002      	b.n	8005ff0 <LoopFillZerobss>

08005fea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005fea:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005fec:	f842 3b04 	str.w	r3, [r2], #4

08005ff0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <LoopForever+0x16>)
	cmp	r2, r3
 8005ff2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005ff4:	d3f9      	bcc.n	8005fea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005ff6:	f7ff fc73 	bl	80058e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ffa:	f000 f811 	bl	8006020 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005ffe:	f7ff fbb4 	bl	800576a <main>

08006002 <LoopForever>:

LoopForever:
    b LoopForever
 8006002:	e7fe      	b.n	8006002 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006004:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8006008:	08006140 	.word	0x08006140
	ldr	r0, =_sdata
 800600c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006010:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8006014:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8006018:	20004df0 	.word	0x20004df0

0800601c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800601c:	e7fe      	b.n	800601c <ADC1_2_IRQHandler>
	...

08006020 <__libc_init_array>:
 8006020:	b570      	push	{r4, r5, r6, lr}
 8006022:	4e0d      	ldr	r6, [pc, #52]	; (8006058 <__libc_init_array+0x38>)
 8006024:	4c0d      	ldr	r4, [pc, #52]	; (800605c <__libc_init_array+0x3c>)
 8006026:	1ba4      	subs	r4, r4, r6
 8006028:	10a4      	asrs	r4, r4, #2
 800602a:	2500      	movs	r5, #0
 800602c:	42a5      	cmp	r5, r4
 800602e:	d109      	bne.n	8006044 <__libc_init_array+0x24>
 8006030:	4e0b      	ldr	r6, [pc, #44]	; (8006060 <__libc_init_array+0x40>)
 8006032:	4c0c      	ldr	r4, [pc, #48]	; (8006064 <__libc_init_array+0x44>)
 8006034:	f000 f82c 	bl	8006090 <_init>
 8006038:	1ba4      	subs	r4, r4, r6
 800603a:	10a4      	asrs	r4, r4, #2
 800603c:	2500      	movs	r5, #0
 800603e:	42a5      	cmp	r5, r4
 8006040:	d105      	bne.n	800604e <__libc_init_array+0x2e>
 8006042:	bd70      	pop	{r4, r5, r6, pc}
 8006044:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006048:	4798      	blx	r3
 800604a:	3501      	adds	r5, #1
 800604c:	e7ee      	b.n	800602c <__libc_init_array+0xc>
 800604e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006052:	4798      	blx	r3
 8006054:	3501      	adds	r5, #1
 8006056:	e7f2      	b.n	800603e <__libc_init_array+0x1e>
 8006058:	08006138 	.word	0x08006138
 800605c:	08006138 	.word	0x08006138
 8006060:	08006138 	.word	0x08006138
 8006064:	0800613c 	.word	0x0800613c

08006068 <memcpy>:
 8006068:	b510      	push	{r4, lr}
 800606a:	1e43      	subs	r3, r0, #1
 800606c:	440a      	add	r2, r1
 800606e:	4291      	cmp	r1, r2
 8006070:	d100      	bne.n	8006074 <memcpy+0xc>
 8006072:	bd10      	pop	{r4, pc}
 8006074:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006078:	f803 4f01 	strb.w	r4, [r3, #1]!
 800607c:	e7f7      	b.n	800606e <memcpy+0x6>

0800607e <memset>:
 800607e:	4402      	add	r2, r0
 8006080:	4603      	mov	r3, r0
 8006082:	4293      	cmp	r3, r2
 8006084:	d100      	bne.n	8006088 <memset+0xa>
 8006086:	4770      	bx	lr
 8006088:	f803 1b01 	strb.w	r1, [r3], #1
 800608c:	e7f9      	b.n	8006082 <memset+0x4>
	...

08006090 <_init>:
 8006090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006092:	bf00      	nop
 8006094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006096:	bc08      	pop	{r3}
 8006098:	469e      	mov	lr, r3
 800609a:	4770      	bx	lr

0800609c <_fini>:
 800609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609e:	bf00      	nop
 80060a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a2:	bc08      	pop	{r3}
 80060a4:	469e      	mov	lr, r3
 80060a6:	4770      	bx	lr
