

================================================================
== Vitis HLS Report for 'ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:40:35 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Pipeline_N_Pipeline_M  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1054|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     2440|     2424|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|     2066|      352|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     40|     4506|     3929|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U151  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U152  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U153  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U154  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U155  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U156  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U157  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U158  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  226|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U159   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U160   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U161   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U162   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U163   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U164   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U165   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U166   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2440| 2424|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add106_fu_461_p2                   |         +|   0|  0|   34|          27|          27|
    |add115_fu_508_p2                   |         +|   0|  0|   17|          10|          10|
    |add91_fu_456_p2                    |         +|   0|  0|   12|           5|           5|
    |add_fu_474_p2                      |         +|   0|  0|   12|           5|           5|
    |add_ln64_20_fu_439_p2              |         +|   0|  0|   12|           5|           1|
    |add_ln64_fu_369_p2                 |         +|   0|  0|   18|          11|           1|
    |add_ln67_fu_420_p2                 |         +|   0|  0|   14|           7|           1|
    |and_ln80_fu_414_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0                       |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op61_write_state2     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op63_store_state2     |       and|   0|  0|    2|           1|           1|
    |inBounds_148_fu_884_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_149_fu_895_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_150_fu_906_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_151_fu_917_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_152_fu_928_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_153_fu_939_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_154_fu_950_p2             |       and|   0|  0|    2|           1|           1|
    |inBounds_fu_873_p2                 |       and|   0|  0|    2|           1|           1|
    |first_iter_1_fu_392_p2             |      icmp|   0|  0|   14|           7|           1|
    |icmp_ln64_fu_363_p2                |      icmp|   0|  0|   19|          11|          12|
    |icmp_ln67_fu_378_p2                |      icmp|   0|  0|   15|           7|           8|
    |icmp_ln83_fu_408_p2                |      icmp|   0|  0|    9|           2|           1|
    |inBoundsM_148_fu_566_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_149_fu_595_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_150_fu_624_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_151_fu_653_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_152_fu_682_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_153_fu_711_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_154_fu_740_p2            |      icmp|   0|  0|   39|          32|          32|
    |inBoundsM_fu_531_p2                |      icmp|   0|  0|   39|          32|          32|
    |inBoundsN_fu_484_p2                |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |        or|   0|  0|    2|           1|           1|
    |cPrev_2_fu_760_p3                  |    select|   0|  0|  221|           1|           1|
    |select_ln296_134_fu_888_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_135_fu_899_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_136_fu_910_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_137_fu_921_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_138_fu_932_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_139_fu_943_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_140_fu_954_p3         |    select|   0|  0|   32|           1|          32|
    |select_ln296_fu_877_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln64_20_fu_445_p3           |    select|   0|  0|    5|           1|           5|
    |select_ln64_fu_384_p3              |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0| 1054|         415|         643|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |aPipes_0_blk_n                         |   9|          2|    1|          2|
    |aPipes_1_blk_n                         |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_m1_load               |   9|          2|    7|         14|
    |bPipes_0_blk_n                         |   9|          2|    1|          2|
    |bPipes_1_blk_n                         |   9|          2|    1|          2|
    |indvar_flatten6_fu_158                 |   9|          2|   11|         22|
    |m1_fu_150                              |   9|          2|    7|         14|
    |n1_fu_154                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|   47|         94|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add91_reg_1099                           |   5|   0|    5|          0|
    |and_ln80_reg_1095                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |bitcast_ln32_306_reg_1304                |  32|   0|   32|          0|
    |bitcast_ln32_306_reg_1304_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_308_reg_1310                |  32|   0|   32|          0|
    |bitcast_ln32_308_reg_1310_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_310_reg_1316                |  32|   0|   32|          0|
    |bitcast_ln32_310_reg_1316_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_312_reg_1322                |  32|   0|   32|          0|
    |bitcast_ln32_312_reg_1322_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_314_reg_1328                |  32|   0|   32|          0|
    |bitcast_ln32_314_reg_1328_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_316_reg_1334                |  32|   0|   32|          0|
    |bitcast_ln32_316_reg_1334_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_318_reg_1340                |  32|   0|   32|          0|
    |bitcast_ln32_318_reg_1340_pp0_iter6_reg  |  32|   0|   32|          0|
    |bitcast_ln32_320_reg_1346                |  32|   0|   32|          0|
    |bitcast_ln32_320_reg_1346_pp0_iter6_reg  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1126                    |  10|   0|   10|          0|
    |empty_260_reg_1104                       |   4|   0|    4|          0|
    |empty_260_reg_1104_pp0_iter2_reg         |   4|   0|    4|          0|
    |first_iter_1_reg_1091                    |   1|   0|    1|          0|
    |icmp_ln67_reg_1080                       |   1|   0|    1|          0|
    |inBoundsM_148_reg_1154                   |   1|   0|    1|          0|
    |inBoundsM_149_reg_1164                   |   1|   0|    1|          0|
    |inBoundsM_150_reg_1174                   |   1|   0|    1|          0|
    |inBoundsM_151_reg_1184                   |   1|   0|    1|          0|
    |inBoundsM_152_reg_1194                   |   1|   0|    1|          0|
    |inBoundsM_153_reg_1204                   |   1|   0|    1|          0|
    |inBoundsM_154_reg_1214                   |   1|   0|    1|          0|
    |inBoundsM_reg_1132                       |   1|   0|    1|          0|
    |inBoundsN_reg_1109                       |   1|   0|    1|          0|
    |indvar_flatten6_fu_158                   |  11|   0|   11|          0|
    |m1_fu_150                                |   7|   0|    7|          0|
    |n1_fu_154                                |   5|   0|    5|          0|
    |res_499_reg_1224                         |  32|   0|   32|          0|
    |res_500_reg_1234                         |  32|   0|   32|          0|
    |res_501_reg_1244                         |  32|   0|   32|          0|
    |res_502_reg_1254                         |  32|   0|   32|          0|
    |res_503_reg_1264                         |  32|   0|   32|          0|
    |res_504_reg_1274                         |  32|   0|   32|          0|
    |res_505_reg_1284                         |  32|   0|   32|          0|
    |res_506_reg_1294                         |  32|   0|   32|          0|
    |select_ln296_134_reg_1357                |  32|   0|   32|          0|
    |select_ln296_135_reg_1362                |  32|   0|   32|          0|
    |select_ln296_136_reg_1367                |  32|   0|   32|          0|
    |select_ln296_137_reg_1372                |  32|   0|   32|          0|
    |select_ln296_138_reg_1377                |  32|   0|   32|          0|
    |select_ln296_139_reg_1382                |  32|   0|   32|          0|
    |select_ln296_140_reg_1387                |  32|   0|   32|          0|
    |select_ln296_reg_1352                    |  32|   0|   32|          0|
    |select_ln64_reg_1085                     |   7|   0|    7|          0|
    |tmp_295_reg_1239                         |  32|   0|   32|          0|
    |tmp_297_reg_1249                         |  32|   0|   32|          0|
    |tmp_299_reg_1259                         |  32|   0|   32|          0|
    |tmp_301_reg_1269                         |  32|   0|   32|          0|
    |tmp_303_reg_1279                         |  32|   0|   32|          0|
    |tmp_305_reg_1289                         |  32|   0|   32|          0|
    |tmp_307_reg_1299                         |  32|   0|   32|          0|
    |trunc_ln170_22_reg_1229                  |  32|   0|   32|          0|
    |cBuffer_addr_reg_1126                    |  64|  32|   10|          0|
    |inBoundsM_148_reg_1154                   |  64|  32|    1|          0|
    |inBoundsM_149_reg_1164                   |  64|  32|    1|          0|
    |inBoundsM_150_reg_1174                   |  64|  32|    1|          0|
    |inBoundsM_151_reg_1184                   |  64|  32|    1|          0|
    |inBoundsM_152_reg_1194                   |  64|  32|    1|          0|
    |inBoundsM_153_reg_1204                   |  64|  32|    1|          0|
    |inBoundsM_154_reg_1214                   |  64|  32|    1|          0|
    |inBoundsM_reg_1132                       |  64|  32|    1|          0|
    |inBoundsN_reg_1109                       |  64|  32|    1|          0|
    |select_ln64_reg_1085                     |  64|  32|    7|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2066| 352| 1388|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M|  return value|
|aPipes_0_dout            |   in|   32|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_empty_n         |   in|    1|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_0_read            |  out|    1|     ap_fifo|                                            aPipes_0|       pointer|
|aPipes_1_din             |  out|   32|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_full_n          |   in|    1|     ap_fifo|                                            aPipes_1|       pointer|
|aPipes_1_write           |  out|    1|     ap_fifo|                                            aPipes_1|       pointer|
|bPipes_0_dout            |   in|  256|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_empty_n         |   in|    1|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_0_read            |  out|    1|     ap_fifo|                                            bPipes_0|       pointer|
|bPipes_1_din             |  out|  256|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_num_data_valid  |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_fifo_cap        |   in|    3|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_full_n          |   in|    1|     ap_fifo|                                            bPipes_1|       pointer|
|bPipes_1_write           |  out|    1|     ap_fifo|                                            bPipes_1|       pointer|
|m0                       |   in|   23|     ap_none|                                                  m0|        scalar|
|cBuffer_address0         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_we0              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_d0               |  out|  256|   ap_memory|                                             cBuffer|         array|
|cBuffer_address1         |  out|   10|   ap_memory|                                             cBuffer|         array|
|cBuffer_ce1              |  out|    1|   ap_memory|                                             cBuffer|         array|
|cBuffer_q1               |   in|  256|   ap_memory|                                             cBuffer|         array|
|cmp111                   |   in|    1|     ap_none|                                              cmp111|        scalar|
|size_m                   |   in|   32|     ap_none|                                              size_m|        scalar|
|cond90                   |   in|    5|     ap_none|                                              cond90|        scalar|
|aBuffer_address0         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_we0              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_d0               |  out|   32|   ap_memory|                                             aBuffer|         array|
|aBuffer_address1         |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce1              |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_q1               |   in|   32|   ap_memory|                                             aBuffer|         array|
|mul                      |   in|   27|     ap_none|                                                 mul|        scalar|
|cond                     |   in|    5|     ap_none|                                                cond|        scalar|
|size_n                   |   in|   32|     ap_none|                                              size_n|        scalar|
|brmerge282               |   in|    1|     ap_none|                                          brmerge282|        scalar|
+-------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:67]   --->   Operation 12 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:64]   --->   Operation 13 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282"   --->   Operation 19 'read' 'brmerge282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 20 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond"   --->   Operation 21 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul"   --->   Operation 22 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90"   --->   Operation 23 'read' 'cond90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 24 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111"   --->   Operation 25 'read' 'cmp111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0"   --->   Operation 26 'read' 'm0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 0, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 0, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body58" [../kernel/Compute.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 31 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%icmp_ln64 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [../kernel/Compute.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.73ns)   --->   "%add_ln64 = add i11 %indvar_flatten6_load, i11 1" [../kernel/Compute.cpp:64]   --->   Operation 33 'add' 'add_ln64' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub" [../kernel/Compute.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 35 'load' 'm1_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln67 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Compute.cpp:67]   --->   Operation 36 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load" [../kernel/Compute.cpp:64]   --->   Operation 37 'select' 'select_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%first_iter_1 = icmp_eq  i7 %select_ln64, i7 0" [../kernel/Compute.cpp:64]   --->   Operation 38 'icmp' 'first_iter_1' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6" [../kernel/Compute.cpp:83]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.43ns)   --->   "%icmp_ln83 = icmp_eq  i2 %tmp, i2 0" [../kernel/Compute.cpp:83]   --->   Operation 40 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln64)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln80 = and i1 %brmerge282_read, i1 %icmp_ln83" [../kernel/Compute.cpp:80]   --->   Operation 41 'and' 'and_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %and_ln80, void %if.end86_ifconv, void %if.then72" [../kernel/Compute.cpp:80]   --->   Operation 42 'br' 'br_ln80' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %first_iter_1, void %if.then83, void %if.then75" [../kernel/Compute.cpp:85]   --->   Operation 43 'br' 'br_ln85' <Predicate = (!icmp_ln64 & and_ln80)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end86_ifconv" [../kernel/Compute.cpp:97]   --->   Operation 44 'br' 'br_ln97' <Predicate = (!icmp_ln64 & and_ln80)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln67 = add i7 %select_ln64, i7 1" [../kernel/Compute.cpp:67]   --->   Operation 45 'add' 'add_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln64 = store i11 %add_ln64, i11 %indvar_flatten6" [../kernel/Compute.cpp:64]   --->   Operation 46 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %m1" [../kernel/Compute.cpp:67]   --->   Operation 47 'store' 'store_ln67' <Predicate = (!icmp_ln64)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 48 'load' 'n1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln64_20 = add i5 %n1_load, i5 1" [../kernel/Compute.cpp:64]   --->   Operation 49 'add' 'add_ln64_20' <Predicate = (icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln64_20 = select i1 %icmp_ln67, i5 %add_ln64_20, i5 %n1_load" [../kernel/Compute.cpp:64]   --->   Operation 50 'select' 'select_ln64_20' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %select_ln64_20" [../kernel/Compute.cpp:64]   --->   Operation 51 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.70ns)   --->   "%add91 = add i5 %select_ln64_20, i5 %cond90_read" [../kernel/Compute.cpp:64]   --->   Operation 52 'add' 'add91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%add106 = add i27 %mul_read, i27 %zext_ln64" [../kernel/Compute.cpp:64]   --->   Operation 53 'add' 'add106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%add106_cast = zext i27 %add106" [../kernel/Compute.cpp:64]   --->   Operation 54 'zext' 'add106_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_260 = trunc i5 %select_ln64_20" [../kernel/Compute.cpp:64]   --->   Operation 55 'trunc' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.70ns)   --->   "%add = add i5 %select_ln64_20, i5 %cond_read" [../kernel/Compute.cpp:64]   --->   Operation 56 'add' 'add' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%add_cast = zext i5 %add" [../kernel/Compute.cpp:64]   --->   Operation 57 'zext' 'add_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%aBuffer_addr_22 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast" [../kernel/Compute.cpp:64]   --->   Operation 58 'getelementptr' 'aBuffer_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_read" [../kernel/Compute.cpp:64]   --->   Operation 59 'icmp' 'inBoundsN' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.46ns)   --->   "%read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:84]   --->   Operation 60 'read' 'read' <Predicate = (and_ln80)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 61 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_1, i32 %read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:94]   --->   Operation 61 'write' 'write_ln406' <Predicate = (and_ln80 & !first_iter_1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end85"   --->   Operation 62 'br' 'br_ln0' <Predicate = (and_ln80 & !first_iter_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %read, i5 %aBuffer_addr_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:87]   --->   Operation 63 'store' 'store_ln150' <Predicate = (and_ln80 & first_iter_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln89 = br void %if.end85" [../kernel/Compute.cpp:89]   --->   Operation 64 'br' 'br_ln89' <Predicate = (and_ln80 & first_iter_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln64 = store i5 %select_ln64_20, i5 %n1" [../kernel/Compute.cpp:64]   --->   Operation 65 'store' 'store_ln64' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%add91_cast = zext i5 %add91" [../kernel/Compute.cpp:64]   --->   Operation 66 'zext' 'add91_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast" [../kernel/Compute.cpp:64]   --->   Operation 67 'getelementptr' 'aBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 68 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.88>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%mul14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_260, i6 0" [../kernel/Compute.cpp:64]   --->   Operation 71 'bitconcatenate' 'mul14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %select_ln64" [../kernel/Compute.cpp:67]   --->   Operation 72 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:70]   --->   Operation 73 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.69ns)   --->   "%aVal = load i5 %aBuffer_addr" [../kernel/Compute.cpp:101]   --->   Operation 74 'load' 'aVal' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 75 [1/1] (0.98ns)   --->   "%bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:103]   --->   Operation 75 'read' 'bVal' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_1, i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:105]   --->   Operation 76 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 77 [1/1] (0.72ns)   --->   "%add115 = add i10 %mul14, i10 %zext_ln67" [../kernel/Compute.cpp:64]   --->   Operation 77 'add' 'add115' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%add115_cast = zext i10 %add115" [../kernel/Compute.cpp:64]   --->   Operation 78 'zext' 'add115_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln64" [../kernel/Compute.cpp:64]   --->   Operation 79 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0" [../kernel/Compute.cpp:64]   --->   Operation 80 'bitconcatenate' 'add4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 81 'getelementptr' 'cBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 82 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 83 [1/1] (0.88ns)   --->   "%inBoundsM = icmp_ult  i32 %add4, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 83 'icmp' 'inBoundsM' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %aVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 84 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i256 %bVal" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 85 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln32_305 = bitcast i32 %trunc_ln170" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 86 'bitcast' 'bitcast_ln32_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (4.90ns)   --->   "%res_499 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_305" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 87 'fmul' 'res_499' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1" [../kernel/Compute.cpp:125]   --->   Operation 88 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.88ns)   --->   "%inBoundsM_148 = icmp_ult  i32 %or_ln, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 89 'icmp' 'inBoundsM_148' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln32_307 = bitcast i32 %tmp_s" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 91 'bitcast' 'bitcast_ln32_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (4.90ns)   --->   "%res_500 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_307" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 92 'fmul' 'res_500' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2" [../kernel/Compute.cpp:125]   --->   Operation 93 'bitconcatenate' 'or_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.88ns)   --->   "%inBoundsM_149 = icmp_ult  i32 %or_ln125_s, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 94 'icmp' 'inBoundsM_149' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 95 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln32_309 = bitcast i32 %tmp_296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 96 'bitcast' 'bitcast_ln32_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (4.90ns)   --->   "%res_501 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_309" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 97 'fmul' 'res_501' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln125_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3" [../kernel/Compute.cpp:125]   --->   Operation 98 'bitconcatenate' 'or_ln125_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.88ns)   --->   "%inBoundsM_150 = icmp_ult  i32 %or_ln125_88, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 99 'icmp' 'inBoundsM_150' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 100 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln32_311 = bitcast i32 %tmp_298" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 101 'bitcast' 'bitcast_ln32_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (4.90ns)   --->   "%res_502 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_311" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 102 'fmul' 'res_502' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln125_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4" [../kernel/Compute.cpp:125]   --->   Operation 103 'bitconcatenate' 'or_ln125_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.88ns)   --->   "%inBoundsM_151 = icmp_ult  i32 %or_ln125_89, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 104 'icmp' 'inBoundsM_151' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 105 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln32_313 = bitcast i32 %tmp_300" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 106 'bitcast' 'bitcast_ln32_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (4.90ns)   --->   "%res_503 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_313" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 107 'fmul' 'res_503' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln125_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5" [../kernel/Compute.cpp:125]   --->   Operation 108 'bitconcatenate' 'or_ln125_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.88ns)   --->   "%inBoundsM_152 = icmp_ult  i32 %or_ln125_90, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 109 'icmp' 'inBoundsM_152' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 110 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln32_315 = bitcast i32 %tmp_302" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 111 'bitcast' 'bitcast_ln32_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (4.90ns)   --->   "%res_504 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_315" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 112 'fmul' 'res_504' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln125_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6" [../kernel/Compute.cpp:125]   --->   Operation 113 'bitconcatenate' 'or_ln125_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.88ns)   --->   "%inBoundsM_153 = icmp_ult  i32 %or_ln125_91, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 114 'icmp' 'inBoundsM_153' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 115 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln32_317 = bitcast i32 %tmp_304" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 116 'bitcast' 'bitcast_ln32_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (4.90ns)   --->   "%res_505 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_317" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 117 'fmul' 'res_505' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln125_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7" [../kernel/Compute.cpp:125]   --->   Operation 118 'bitconcatenate' 'or_ln125_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.88ns)   --->   "%inBoundsM_154 = icmp_ult  i32 %or_ln125_92, i32 %size_m_read" [../kernel/Compute.cpp:125]   --->   Operation 119 'icmp' 'inBoundsM_154' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 120 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln32_319 = bitcast i32 %tmp_306" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:129]   --->   Operation 121 'bitcast' 'bitcast_ln32_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (4.90ns)   --->   "%res_506 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_319" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 122 'fmul' 'res_506' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 123 [1/2] (1.20ns)   --->   "%cPrev = load i10 %cBuffer_addr" [../kernel/Compute.cpp:117]   --->   Operation 123 'load' 'cPrev' <Predicate = (!cmp111_read)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_5 : Operation 124 [1/1] (0.42ns)   --->   "%cPrev_2 = select i1 %cmp111_read, i256 0, i256 %cPrev" [../kernel/Compute.cpp:117]   --->   Operation 124 'select' 'cPrev_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/2] (4.90ns)   --->   "%res_499 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_305" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 125 'fmul' 'res_499' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln170_22 = trunc i256 %cPrev_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 126 'trunc' 'trunc_ln170_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (4.90ns)   --->   "%res_500 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_307" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 127 'fmul' 'res_500' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 32, i32 63" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 128 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/2] (4.90ns)   --->   "%res_501 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_309" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 129 'fmul' 'res_501' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 64, i32 95" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 130 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (4.90ns)   --->   "%res_502 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_311" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 131 'fmul' 'res_502' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 96, i32 127" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 132 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (4.90ns)   --->   "%res_503 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_313" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 133 'fmul' 'res_503' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 128, i32 159" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 134 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/2] (4.90ns)   --->   "%res_504 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_315" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 135 'fmul' 'res_504' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 160, i32 191" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 136 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (4.90ns)   --->   "%res_505 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_317" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 137 'fmul' 'res_505' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 192, i32 223" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 138 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (4.90ns)   --->   "%res_506 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_319" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50->../kernel/Compute.cpp:129]   --->   Operation 139 'fmul' 'res_506' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 224, i32 255" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 140 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln32_306 = bitcast i32 %trunc_ln170_22" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 141 'bitcast' 'bitcast_ln32_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [3/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_306, i32 %res_499" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 142 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln32_308 = bitcast i32 %tmp_295" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 143 'bitcast' 'bitcast_ln32_308' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (6.14ns)   --->   "%res_486 = fadd i32 %bitcast_ln32_308, i32 %res_500" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 144 'fadd' 'res_486' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln32_310 = bitcast i32 %tmp_297" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 145 'bitcast' 'bitcast_ln32_310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [3/3] (6.14ns)   --->   "%res_488 = fadd i32 %bitcast_ln32_310, i32 %res_501" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 146 'fadd' 'res_488' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln32_312 = bitcast i32 %tmp_299" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 147 'bitcast' 'bitcast_ln32_312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [3/3] (6.14ns)   --->   "%res_490 = fadd i32 %bitcast_ln32_312, i32 %res_502" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 148 'fadd' 'res_490' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln32_314 = bitcast i32 %tmp_301" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 149 'bitcast' 'bitcast_ln32_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [3/3] (6.14ns)   --->   "%res_492 = fadd i32 %bitcast_ln32_314, i32 %res_503" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 150 'fadd' 'res_492' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln32_316 = bitcast i32 %tmp_303" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 151 'bitcast' 'bitcast_ln32_316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [3/3] (6.14ns)   --->   "%res_494 = fadd i32 %bitcast_ln32_316, i32 %res_504" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 152 'fadd' 'res_494' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln32_318 = bitcast i32 %tmp_305" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 153 'bitcast' 'bitcast_ln32_318' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [3/3] (6.14ns)   --->   "%res_496 = fadd i32 %bitcast_ln32_318, i32 %res_505" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 154 'fadd' 'res_496' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln32_320 = bitcast i32 %tmp_307" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:32->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:171->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:239->../kernel/Compute.cpp:131]   --->   Operation 155 'bitcast' 'bitcast_ln32_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [3/3] (6.14ns)   --->   "%res_498 = fadd i32 %bitcast_ln32_320, i32 %res_506" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 156 'fadd' 'res_498' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.14>
ST_7 : Operation 157 [2/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_306, i32 %res_499" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 157 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/3] (6.14ns)   --->   "%res_486 = fadd i32 %bitcast_ln32_308, i32 %res_500" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 158 'fadd' 'res_486' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [2/3] (6.14ns)   --->   "%res_488 = fadd i32 %bitcast_ln32_310, i32 %res_501" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 159 'fadd' 'res_488' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [2/3] (6.14ns)   --->   "%res_490 = fadd i32 %bitcast_ln32_312, i32 %res_502" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 160 'fadd' 'res_490' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [2/3] (6.14ns)   --->   "%res_492 = fadd i32 %bitcast_ln32_314, i32 %res_503" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 161 'fadd' 'res_492' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/3] (6.14ns)   --->   "%res_494 = fadd i32 %bitcast_ln32_316, i32 %res_504" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 162 'fadd' 'res_494' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (6.14ns)   --->   "%res_496 = fadd i32 %bitcast_ln32_318, i32 %res_505" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 163 'fadd' 'res_496' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [2/3] (6.14ns)   --->   "%res_498 = fadd i32 %bitcast_ln32_320, i32 %res_506" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 164 'fadd' 'res_498' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.37>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln296)   --->   "%inBounds = and i1 %inBoundsN, i1 %inBoundsM" [../kernel/Compute.cpp:127]   --->   Operation 165 'and' 'inBounds' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/3] (6.14ns)   --->   "%res = fadd i32 %bitcast_ln32_306, i32 %res_499" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 166 'fadd' 'res' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_306" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 167 'select' 'select_ln296' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_134)   --->   "%inBounds_148 = and i1 %inBoundsN, i1 %inBoundsM_148" [../kernel/Compute.cpp:127]   --->   Operation 168 'and' 'inBounds_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/3] (6.14ns)   --->   "%res_486 = fadd i32 %bitcast_ln32_308, i32 %res_500" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 169 'fadd' 'res_486' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_134 = select i1 %inBounds_148, i32 %res_486, i32 %bitcast_ln32_308" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 170 'select' 'select_ln296_134' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_135)   --->   "%inBounds_149 = and i1 %inBoundsN, i1 %inBoundsM_149" [../kernel/Compute.cpp:127]   --->   Operation 171 'and' 'inBounds_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/3] (6.14ns)   --->   "%res_488 = fadd i32 %bitcast_ln32_310, i32 %res_501" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 172 'fadd' 'res_488' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_135 = select i1 %inBounds_149, i32 %res_488, i32 %bitcast_ln32_310" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 173 'select' 'select_ln296_135' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_136)   --->   "%inBounds_150 = and i1 %inBoundsN, i1 %inBoundsM_150" [../kernel/Compute.cpp:127]   --->   Operation 174 'and' 'inBounds_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/3] (6.14ns)   --->   "%res_490 = fadd i32 %bitcast_ln32_312, i32 %res_502" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 175 'fadd' 'res_490' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_136 = select i1 %inBounds_150, i32 %res_490, i32 %bitcast_ln32_312" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 176 'select' 'select_ln296_136' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_137)   --->   "%inBounds_151 = and i1 %inBoundsN, i1 %inBoundsM_151" [../kernel/Compute.cpp:127]   --->   Operation 177 'and' 'inBounds_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/3] (6.14ns)   --->   "%res_492 = fadd i32 %bitcast_ln32_314, i32 %res_503" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 178 'fadd' 'res_492' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_137 = select i1 %inBounds_151, i32 %res_492, i32 %bitcast_ln32_314" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 179 'select' 'select_ln296_137' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_138)   --->   "%inBounds_152 = and i1 %inBoundsN, i1 %inBoundsM_152" [../kernel/Compute.cpp:127]   --->   Operation 180 'and' 'inBounds_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/3] (6.14ns)   --->   "%res_494 = fadd i32 %bitcast_ln32_316, i32 %res_504" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 181 'fadd' 'res_494' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_138 = select i1 %inBounds_152, i32 %res_494, i32 %bitcast_ln32_316" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 182 'select' 'select_ln296_138' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_139)   --->   "%inBounds_153 = and i1 %inBoundsN, i1 %inBoundsM_153" [../kernel/Compute.cpp:127]   --->   Operation 183 'and' 'inBounds_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/3] (6.14ns)   --->   "%res_496 = fadd i32 %bitcast_ln32_318, i32 %res_505" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 184 'fadd' 'res_496' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_139 = select i1 %inBounds_153, i32 %res_496, i32 %bitcast_ln32_318" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 185 'select' 'select_ln296_139' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln296_140)   --->   "%inBounds_154 = and i1 %inBoundsN, i1 %inBoundsM_154" [../kernel/Compute.cpp:127]   --->   Operation 186 'and' 'inBounds_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/3] (6.14ns)   --->   "%res_498 = fadd i32 %bitcast_ln32_320, i32 %res_506" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25->../kernel/Compute.cpp:133]   --->   Operation 187 'fadd' 'res_498' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln296_140 = select i1 %inBounds_154, i32 %res_498, i32 %bitcast_ln32_320" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 188 'select' 'select_ln296_140' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %select_ln296" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 189 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln36_134 = bitcast i32 %select_ln296_134" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 190 'bitcast' 'bitcast_ln36_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln36_135 = bitcast i32 %select_ln296_135" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 191 'bitcast' 'bitcast_ln36_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln36_136 = bitcast i32 %select_ln296_136" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 192 'bitcast' 'bitcast_ln36_136' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln36_137 = bitcast i32 %select_ln296_137" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 193 'bitcast' 'bitcast_ln36_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln36_138 = bitcast i32 %select_ln296_138" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 194 'bitcast' 'bitcast_ln36_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln36_139 = bitcast i32 %select_ln296_139" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 195 'bitcast' 'bitcast_ln36_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln36_140 = bitcast i32 %select_ln296_140" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:36->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:184->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 196 'bitcast' 'bitcast_ln36_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_308 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_140, i32 %bitcast_ln36_139, i32 %bitcast_ln36_138, i32 %bitcast_ln36_137, i32 %bitcast_ln36_136, i32 %bitcast_ln36_135, i32 %bitcast_ln36_134, i32 %bitcast_ln36" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296->../kernel/Compute.cpp:137]   --->   Operation 197 'bitconcatenate' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %tmp_308, i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Compute.cpp:141]   --->   Operation 198 'store' 'store_ln150' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body58" [../kernel/Compute.cpp:67]   --->   Operation 199 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cmp111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brmerge282]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aPipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m1                    (alloca           ) [ 0100000000]
n1                    (alloca           ) [ 0110000000]
indvar_flatten6       (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
brmerge282_read       (read             ) [ 0000000000]
size_n_read           (read             ) [ 0110000000]
cond_read             (read             ) [ 0110000000]
mul_read              (read             ) [ 0110000000]
cond90_read           (read             ) [ 0110000000]
size_m_read           (read             ) [ 0111100000]
cmp111_read           (read             ) [ 0111110000]
m0_read               (read             ) [ 0111100000]
store_ln0             (store            ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
indvar_flatten6_load  (load             ) [ 0000000000]
icmp_ln64             (icmp             ) [ 0111111110]
add_ln64              (add              ) [ 0000000000]
br_ln64               (br               ) [ 0000000000]
m1_load               (load             ) [ 0000000000]
icmp_ln67             (icmp             ) [ 0110000000]
select_ln64           (select           ) [ 0111100000]
first_iter_1          (icmp             ) [ 0110000000]
tmp                   (partselect       ) [ 0000000000]
icmp_ln83             (icmp             ) [ 0000000000]
and_ln80              (and              ) [ 0110000000]
br_ln80               (br               ) [ 0000000000]
br_ln85               (br               ) [ 0000000000]
br_ln97               (br               ) [ 0000000000]
add_ln67              (add              ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
store_ln67            (store            ) [ 0000000000]
n1_load               (load             ) [ 0000000000]
add_ln64_20           (add              ) [ 0000000000]
select_ln64_20        (select           ) [ 0000000000]
zext_ln64             (zext             ) [ 0000000000]
add91                 (add              ) [ 0101000000]
add106                (add              ) [ 0000000000]
add106_cast           (zext             ) [ 0000000000]
empty_260             (trunc            ) [ 0101100000]
add                   (add              ) [ 0000000000]
add_cast              (zext             ) [ 0000000000]
aBuffer_addr_22       (getelementptr    ) [ 0000000000]
inBoundsN             (icmp             ) [ 0101111110]
read                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln89               (br               ) [ 0000000000]
store_ln64            (store            ) [ 0000000000]
add91_cast            (zext             ) [ 0000000000]
aBuffer_addr          (getelementptr    ) [ 0100100000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
mul14                 (bitconcatenate   ) [ 0000000000]
zext_ln67             (zext             ) [ 0000000000]
specpipeline_ln70     (specpipeline     ) [ 0000000000]
aVal                  (load             ) [ 0000000000]
bVal                  (read             ) [ 0000000000]
write_ln406           (write            ) [ 0000000000]
add115                (add              ) [ 0000000000]
add115_cast           (zext             ) [ 0000000000]
empty                 (trunc            ) [ 0000000000]
add4                  (bitconcatenate   ) [ 0000000000]
cBuffer_addr          (getelementptr    ) [ 0100011111]
inBoundsM             (icmp             ) [ 0100011110]
bitcast_ln32          (bitcast          ) [ 0100010000]
trunc_ln170           (trunc            ) [ 0000000000]
bitcast_ln32_305      (bitcast          ) [ 0100010000]
or_ln                 (bitconcatenate   ) [ 0000000000]
inBoundsM_148         (icmp             ) [ 0100011110]
tmp_s                 (partselect       ) [ 0000000000]
bitcast_ln32_307      (bitcast          ) [ 0100010000]
or_ln125_s            (bitconcatenate   ) [ 0000000000]
inBoundsM_149         (icmp             ) [ 0100011110]
tmp_296               (partselect       ) [ 0000000000]
bitcast_ln32_309      (bitcast          ) [ 0100010000]
or_ln125_88           (bitconcatenate   ) [ 0000000000]
inBoundsM_150         (icmp             ) [ 0100011110]
tmp_298               (partselect       ) [ 0000000000]
bitcast_ln32_311      (bitcast          ) [ 0100010000]
or_ln125_89           (bitconcatenate   ) [ 0000000000]
inBoundsM_151         (icmp             ) [ 0100011110]
tmp_300               (partselect       ) [ 0000000000]
bitcast_ln32_313      (bitcast          ) [ 0100010000]
or_ln125_90           (bitconcatenate   ) [ 0000000000]
inBoundsM_152         (icmp             ) [ 0100011110]
tmp_302               (partselect       ) [ 0000000000]
bitcast_ln32_315      (bitcast          ) [ 0100010000]
or_ln125_91           (bitconcatenate   ) [ 0000000000]
inBoundsM_153         (icmp             ) [ 0100011110]
tmp_304               (partselect       ) [ 0000000000]
bitcast_ln32_317      (bitcast          ) [ 0100010000]
or_ln125_92           (bitconcatenate   ) [ 0000000000]
inBoundsM_154         (icmp             ) [ 0100011110]
tmp_306               (partselect       ) [ 0000000000]
bitcast_ln32_319      (bitcast          ) [ 0100010000]
cPrev                 (load             ) [ 0000000000]
cPrev_2               (select           ) [ 0000000000]
res_499               (fmul             ) [ 0100001110]
trunc_ln170_22        (trunc            ) [ 0100001000]
res_500               (fmul             ) [ 0100001110]
tmp_295               (partselect       ) [ 0100001000]
res_501               (fmul             ) [ 0100001110]
tmp_297               (partselect       ) [ 0100001000]
res_502               (fmul             ) [ 0100001110]
tmp_299               (partselect       ) [ 0100001000]
res_503               (fmul             ) [ 0100001110]
tmp_301               (partselect       ) [ 0100001000]
res_504               (fmul             ) [ 0100001110]
tmp_303               (partselect       ) [ 0100001000]
res_505               (fmul             ) [ 0100001110]
tmp_305               (partselect       ) [ 0100001000]
res_506               (fmul             ) [ 0100001110]
tmp_307               (partselect       ) [ 0100001000]
bitcast_ln32_306      (bitcast          ) [ 0100000110]
bitcast_ln32_308      (bitcast          ) [ 0100000110]
bitcast_ln32_310      (bitcast          ) [ 0100000110]
bitcast_ln32_312      (bitcast          ) [ 0100000110]
bitcast_ln32_314      (bitcast          ) [ 0100000110]
bitcast_ln32_316      (bitcast          ) [ 0100000110]
bitcast_ln32_318      (bitcast          ) [ 0100000110]
bitcast_ln32_320      (bitcast          ) [ 0100000110]
inBounds              (and              ) [ 0000000000]
res                   (fadd             ) [ 0000000000]
select_ln296          (select           ) [ 0100000001]
inBounds_148          (and              ) [ 0000000000]
res_486               (fadd             ) [ 0000000000]
select_ln296_134      (select           ) [ 0100000001]
inBounds_149          (and              ) [ 0000000000]
res_488               (fadd             ) [ 0000000000]
select_ln296_135      (select           ) [ 0100000001]
inBounds_150          (and              ) [ 0000000000]
res_490               (fadd             ) [ 0000000000]
select_ln296_136      (select           ) [ 0100000001]
inBounds_151          (and              ) [ 0000000000]
res_492               (fadd             ) [ 0000000000]
select_ln296_137      (select           ) [ 0100000001]
inBounds_152          (and              ) [ 0000000000]
res_494               (fadd             ) [ 0000000000]
select_ln296_138      (select           ) [ 0100000001]
inBounds_153          (and              ) [ 0000000000]
res_496               (fadd             ) [ 0000000000]
select_ln296_139      (select           ) [ 0100000001]
inBounds_154          (and              ) [ 0000000000]
res_498               (fadd             ) [ 0000000000]
select_ln296_140      (select           ) [ 0100000001]
bitcast_ln36          (bitcast          ) [ 0000000000]
bitcast_ln36_134      (bitcast          ) [ 0000000000]
bitcast_ln36_135      (bitcast          ) [ 0000000000]
bitcast_ln36_136      (bitcast          ) [ 0000000000]
bitcast_ln36_137      (bitcast          ) [ 0000000000]
bitcast_ln36_138      (bitcast          ) [ 0000000000]
bitcast_ln36_139      (bitcast          ) [ 0000000000]
bitcast_ln36_140      (bitcast          ) [ 0000000000]
tmp_308               (bitconcatenate   ) [ 0000000000]
store_ln150           (store            ) [ 0000000000]
br_ln67               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bPipes_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bPipes_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cBuffer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp111">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp111"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cond90">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond90"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="aBuffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aBuffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cond">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="size_n">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="brmerge282">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge282"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="aPipes_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="aPipes_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aPipes_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pipeline_N_Pipeline_M_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="m1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="n1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="brmerge282_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge282_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="size_n_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="cond_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="27" slack="0"/>
<pin id="182" dir="0" index="1" bw="27" slack="0"/>
<pin id="183" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cond90_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond90_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="size_m_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cmp111_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp111_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m0_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="23" slack="0"/>
<pin id="206" dir="0" index="1" bw="23" slack="0"/>
<pin id="207" dir="1" index="2" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m0_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln406_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bVal_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="0"/>
<pin id="226" dir="0" index="1" bw="256" slack="0"/>
<pin id="227" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bVal/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln406_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="256" slack="0"/>
<pin id="233" dir="0" index="2" bw="256" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="aBuffer_addr_22_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr_22/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="259" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="260" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="262" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln150/2 aVal/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="aBuffer_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aBuffer_addr/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cBuffer_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cBuffer_addr/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="5"/>
<pin id="273" dir="0" index="1" bw="256" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="0"/>
<pin id="276" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="277" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="279" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="cPrev/4 store_ln150/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="1"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_486/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_488/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_490/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_492/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_494/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_496/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="res_498/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_499/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_500/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_501/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_502/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_503/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_504/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_505/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="res_506/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln0_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="11" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln64_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln67_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvar_flatten6_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln64_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="11" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln64_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="m1_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln67_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln64_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="first_iter_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="7" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="4" slack="0"/>
<pin id="403" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln83_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln80_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln67_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln64_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln67_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="n1_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln64_20_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_20/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln64_20_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="0" index="2" bw="5" slack="0"/>
<pin id="449" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_20/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln64_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add91_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="0" index="1" bw="5" slack="1"/>
<pin id="459" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add91/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add106_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="27" slack="1"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add106/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add106_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="27" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add106_cast/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="empty_260_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_260/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="1"/>
<pin id="477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_cast/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="inBoundsN_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsN/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln64_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add91_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add91_cast/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mul14_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="2"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul14/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln67_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="3"/>
<pin id="507" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add115_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="7" slack="0"/>
<pin id="511" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add115_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add115_cast/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="3"/>
<pin id="521" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="23" slack="3"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="0" index="3" bw="1" slack="0"/>
<pin id="527" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add4/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="inBoundsM_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="3"/>
<pin id="534" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="bitcast_ln32_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln170_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="256" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bitcast_ln32_305_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_305/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="23" slack="3"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="0" index="3" bw="1" slack="0"/>
<pin id="562" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="inBoundsM_148_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="3"/>
<pin id="569" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_148/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_s_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="256" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="bitcast_ln32_307_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_307/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="or_ln125_s_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="23" slack="3"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="0" index="3" bw="3" slack="0"/>
<pin id="591" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_s/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="inBoundsM_149_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="3"/>
<pin id="598" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_149/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_296_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="256" slack="0"/>
<pin id="603" dir="0" index="2" bw="8" slack="0"/>
<pin id="604" dir="0" index="3" bw="8" slack="0"/>
<pin id="605" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_296/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="bitcast_ln32_309_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_309/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln125_88_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="23" slack="3"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="3" slack="0"/>
<pin id="620" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_88/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="inBoundsM_150_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="3"/>
<pin id="627" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_150/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_298_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="256" slack="0"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="0" index="3" bw="8" slack="0"/>
<pin id="634" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_298/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="bitcast_ln32_311_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_311/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln125_89_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="23" slack="3"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="0" index="3" bw="3" slack="0"/>
<pin id="649" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_89/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="inBoundsM_151_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="3"/>
<pin id="656" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_151/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_300_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="256" slack="0"/>
<pin id="661" dir="0" index="2" bw="9" slack="0"/>
<pin id="662" dir="0" index="3" bw="9" slack="0"/>
<pin id="663" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_300/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="bitcast_ln32_313_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_313/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_ln125_90_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="23" slack="3"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="0" index="3" bw="3" slack="0"/>
<pin id="678" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_90/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="inBoundsM_152_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="3"/>
<pin id="685" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_152/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_302_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="256" slack="0"/>
<pin id="690" dir="0" index="2" bw="9" slack="0"/>
<pin id="691" dir="0" index="3" bw="9" slack="0"/>
<pin id="692" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_302/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="bitcast_ln32_315_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_315/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln125_91_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="23" slack="3"/>
<pin id="705" dir="0" index="2" bw="6" slack="0"/>
<pin id="706" dir="0" index="3" bw="2" slack="0"/>
<pin id="707" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_91/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="inBoundsM_153_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="3"/>
<pin id="714" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_153/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_304_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="256" slack="0"/>
<pin id="719" dir="0" index="2" bw="9" slack="0"/>
<pin id="720" dir="0" index="3" bw="9" slack="0"/>
<pin id="721" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_304/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="bitcast_ln32_317_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_317/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln125_92_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="23" slack="3"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="0" index="3" bw="1" slack="0"/>
<pin id="736" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln125_92/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="inBoundsM_154_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="3"/>
<pin id="743" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="inBoundsM_154/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_306_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="256" slack="0"/>
<pin id="748" dir="0" index="2" bw="9" slack="0"/>
<pin id="749" dir="0" index="3" bw="9" slack="0"/>
<pin id="750" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_306/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="bitcast_ln32_319_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_319/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="cPrev_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="4"/>
<pin id="762" dir="0" index="1" bw="256" slack="0"/>
<pin id="763" dir="0" index="2" bw="256" slack="0"/>
<pin id="764" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cPrev_2/5 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln170_22_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="256" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170_22/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_295_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="256" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="0" index="3" bw="7" slack="0"/>
<pin id="776" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_295/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_297_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="256" slack="0"/>
<pin id="784" dir="0" index="2" bw="8" slack="0"/>
<pin id="785" dir="0" index="3" bw="8" slack="0"/>
<pin id="786" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_297/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_299_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="256" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="8" slack="0"/>
<pin id="796" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_299/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_301_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="256" slack="0"/>
<pin id="804" dir="0" index="2" bw="9" slack="0"/>
<pin id="805" dir="0" index="3" bw="9" slack="0"/>
<pin id="806" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_301/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_303_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="256" slack="0"/>
<pin id="814" dir="0" index="2" bw="9" slack="0"/>
<pin id="815" dir="0" index="3" bw="9" slack="0"/>
<pin id="816" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_303/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_305_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="256" slack="0"/>
<pin id="824" dir="0" index="2" bw="9" slack="0"/>
<pin id="825" dir="0" index="3" bw="9" slack="0"/>
<pin id="826" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_305/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_307_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="256" slack="0"/>
<pin id="834" dir="0" index="2" bw="9" slack="0"/>
<pin id="835" dir="0" index="3" bw="9" slack="0"/>
<pin id="836" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_307/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="bitcast_ln32_306_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_306/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="bitcast_ln32_308_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_308/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="bitcast_ln32_310_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_310/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="bitcast_ln32_312_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_312/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="bitcast_ln32_314_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_314/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="bitcast_ln32_316_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_316/6 "/>
</bind>
</comp>

<comp id="865" class="1004" name="bitcast_ln32_318_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_318/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="bitcast_ln32_320_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32_320/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="inBounds_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="6"/>
<pin id="875" dir="0" index="1" bw="1" slack="4"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds/8 "/>
</bind>
</comp>

<comp id="877" class="1004" name="select_ln296_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="0" index="2" bw="32" slack="2"/>
<pin id="881" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="inBounds_148_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="6"/>
<pin id="886" dir="0" index="1" bw="1" slack="4"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_148/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln296_134_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="0" index="2" bw="32" slack="2"/>
<pin id="892" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_134/8 "/>
</bind>
</comp>

<comp id="895" class="1004" name="inBounds_149_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="6"/>
<pin id="897" dir="0" index="1" bw="1" slack="4"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_149/8 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln296_135_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="32" slack="0"/>
<pin id="902" dir="0" index="2" bw="32" slack="2"/>
<pin id="903" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_135/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="inBounds_150_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="6"/>
<pin id="908" dir="0" index="1" bw="1" slack="4"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_150/8 "/>
</bind>
</comp>

<comp id="910" class="1004" name="select_ln296_136_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="0" index="2" bw="32" slack="2"/>
<pin id="914" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_136/8 "/>
</bind>
</comp>

<comp id="917" class="1004" name="inBounds_151_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="6"/>
<pin id="919" dir="0" index="1" bw="1" slack="4"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_151/8 "/>
</bind>
</comp>

<comp id="921" class="1004" name="select_ln296_137_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="0" index="2" bw="32" slack="2"/>
<pin id="925" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_137/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="inBounds_152_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="6"/>
<pin id="930" dir="0" index="1" bw="1" slack="4"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_152/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="select_ln296_138_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="0" index="2" bw="32" slack="2"/>
<pin id="936" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_138/8 "/>
</bind>
</comp>

<comp id="939" class="1004" name="inBounds_153_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="6"/>
<pin id="941" dir="0" index="1" bw="1" slack="4"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_153/8 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln296_139_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="32" slack="2"/>
<pin id="947" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_139/8 "/>
</bind>
</comp>

<comp id="950" class="1004" name="inBounds_154_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="6"/>
<pin id="952" dir="0" index="1" bw="1" slack="4"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="inBounds_154/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="select_ln296_140_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="0" index="2" bw="32" slack="2"/>
<pin id="958" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_140/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln36_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/9 "/>
</bind>
</comp>

<comp id="964" class="1004" name="bitcast_ln36_134_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_134/9 "/>
</bind>
</comp>

<comp id="967" class="1004" name="bitcast_ln36_135_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_135/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="bitcast_ln36_136_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_136/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="bitcast_ln36_137_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_137/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln36_138_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_138/9 "/>
</bind>
</comp>

<comp id="979" class="1004" name="bitcast_ln36_139_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_139/9 "/>
</bind>
</comp>

<comp id="982" class="1004" name="bitcast_ln36_140_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_140/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_308_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="256" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="0" index="2" bw="32" slack="0"/>
<pin id="989" dir="0" index="3" bw="32" slack="0"/>
<pin id="990" dir="0" index="4" bw="32" slack="0"/>
<pin id="991" dir="0" index="5" bw="32" slack="0"/>
<pin id="992" dir="0" index="6" bw="32" slack="0"/>
<pin id="993" dir="0" index="7" bw="32" slack="0"/>
<pin id="994" dir="0" index="8" bw="32" slack="0"/>
<pin id="995" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_308/9 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="m1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="7" slack="0"/>
<pin id="1008" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="n1_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="0"/>
<pin id="1015" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="indvar_flatten6_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="0"/>
<pin id="1022" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="size_n_read_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_n_read "/>
</bind>
</comp>

<comp id="1032" class="1005" name="cond_read_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="5" slack="1"/>
<pin id="1034" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="1037" class="1005" name="mul_read_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="27" slack="1"/>
<pin id="1039" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_read "/>
</bind>
</comp>

<comp id="1042" class="1005" name="cond90_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="5" slack="1"/>
<pin id="1044" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="cond90_read "/>
</bind>
</comp>

<comp id="1047" class="1005" name="size_m_read_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="3"/>
<pin id="1049" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_m_read "/>
</bind>
</comp>

<comp id="1059" class="1005" name="cmp111_read_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="3"/>
<pin id="1061" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp111_read "/>
</bind>
</comp>

<comp id="1064" class="1005" name="m0_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="23" slack="3"/>
<pin id="1066" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="m0_read "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln64_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="7"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="icmp_ln67_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="select_ln64_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="7" slack="3"/>
<pin id="1087" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="select_ln64 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="first_iter_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="and_ln80_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add91_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="1"/>
<pin id="1101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add91 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="empty_260_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="4" slack="2"/>
<pin id="1106" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_260 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="inBoundsN_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="6"/>
<pin id="1111" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="inBoundsN "/>
</bind>
</comp>

<comp id="1121" class="1005" name="aBuffer_addr_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="5" slack="1"/>
<pin id="1123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="aBuffer_addr "/>
</bind>
</comp>

<comp id="1126" class="1005" name="cBuffer_addr_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="1"/>
<pin id="1128" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cBuffer_addr "/>
</bind>
</comp>

<comp id="1132" class="1005" name="inBoundsM_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="4"/>
<pin id="1134" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM "/>
</bind>
</comp>

<comp id="1137" class="1005" name="bitcast_ln32_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="bitcast_ln32_305_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_305 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="inBoundsM_148_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="4"/>
<pin id="1156" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_148 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="bitcast_ln32_307_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="1"/>
<pin id="1161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_307 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="inBoundsM_149_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="4"/>
<pin id="1166" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_149 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="bitcast_ln32_309_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_309 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="inBoundsM_150_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="4"/>
<pin id="1176" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_150 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="bitcast_ln32_311_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_311 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="inBoundsM_151_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="4"/>
<pin id="1186" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_151 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="bitcast_ln32_313_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_313 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="inBoundsM_152_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="4"/>
<pin id="1196" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_152 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="bitcast_ln32_315_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_315 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="inBoundsM_153_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="4"/>
<pin id="1206" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_153 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="bitcast_ln32_317_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_317 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="inBoundsM_154_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="4"/>
<pin id="1216" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="inBoundsM_154 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="bitcast_ln32_319_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_319 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="res_499_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_499 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="trunc_ln170_22_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln170_22 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="res_500_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_500 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="tmp_295_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_295 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="res_501_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_501 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_297_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_297 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="res_502_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_502 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_299_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_299 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="res_503_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_503 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_301_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_301 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="res_504_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_504 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_303_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_303 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="res_505_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_505 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_305_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_305 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="res_506_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="1"/>
<pin id="1296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res_506 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_307_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_307 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="bitcast_ln32_306_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="1"/>
<pin id="1306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_306 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="bitcast_ln32_308_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_308 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="bitcast_ln32_310_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="1"/>
<pin id="1318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_310 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="bitcast_ln32_312_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_312 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="bitcast_ln32_314_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="1"/>
<pin id="1330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_314 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="bitcast_ln32_316_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_316 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="bitcast_ln32_318_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_318 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="bitcast_ln32_320_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="1"/>
<pin id="1348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln32_320 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="select_ln296_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="select_ln296_134_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_134 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="select_ln296_135_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_135 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="select_ln296_136_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_136 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="select_ln296_137_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_137 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="select_ln296_138_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="1"/>
<pin id="1379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_138 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="select_ln296_139_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="1"/>
<pin id="1384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_139 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="select_ln296_140_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln296_140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="94" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="224" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="210" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="264" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="360" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="375" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="384" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="162" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="384" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="369" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="420" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="443"><net_src comp="436" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="445" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="452" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="445" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="445" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="488"><net_src comp="466" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="445" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="90" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="498" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="528"><net_src comp="98" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="530"><net_src comp="100" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="245" pin="7"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="546"><net_src comp="536" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="547"><net_src comp="536" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="551"><net_src comp="224" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="563"><net_src comp="98" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="519" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="102" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="557" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="104" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="224" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="108" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="571" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="592"><net_src comp="98" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="519" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="594"><net_src comp="110" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="586" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="606"><net_src comp="104" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="224" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="112" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="114" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="600" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="621"><net_src comp="98" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="519" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="623"><net_src comp="116" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="615" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="224" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="118" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="120" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="642"><net_src comp="629" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="650"><net_src comp="98" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="519" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="652"><net_src comp="122" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="657"><net_src comp="644" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="664"><net_src comp="104" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="224" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="124" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="126" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="658" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="679"><net_src comp="98" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="519" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="128" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="686"><net_src comp="673" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="693"><net_src comp="104" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="224" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="130" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="132" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="708"><net_src comp="98" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="519" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="710"><net_src comp="134" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="715"><net_src comp="702" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="104" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="224" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="136" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="138" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="519" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="739"><net_src comp="140" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="731" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="751"><net_src comp="104" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="224" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="142" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="144" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="758"><net_src comp="745" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="765"><net_src comp="146" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="766"><net_src comp="271" pin="7"/><net_sink comp="760" pin=2"/></net>

<net id="770"><net_src comp="760" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="777"><net_src comp="104" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="760" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="106" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="108" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="104" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="760" pin="3"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="112" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="114" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="797"><net_src comp="104" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="760" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="118" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="120" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="807"><net_src comp="104" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="760" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="124" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="126" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="817"><net_src comp="104" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="760" pin="3"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="130" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="132" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="827"><net_src comp="104" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="760" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="136" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="830"><net_src comp="138" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="837"><net_src comp="104" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="760" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="142" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="144" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="844"><net_src comp="841" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="852"><net_src comp="849" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="872"><net_src comp="869" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="281" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="893"><net_src comp="884" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="285" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="289" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="293" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="297" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="937"><net_src comp="928" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="301" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="948"><net_src comp="939" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="305" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="309" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="996"><net_src comp="148" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="997"><net_src comp="982" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="998"><net_src comp="979" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="999"><net_src comp="976" pin="1"/><net_sink comp="985" pin=3"/></net>

<net id="1000"><net_src comp="973" pin="1"/><net_sink comp="985" pin=4"/></net>

<net id="1001"><net_src comp="970" pin="1"/><net_sink comp="985" pin=5"/></net>

<net id="1002"><net_src comp="967" pin="1"/><net_sink comp="985" pin=6"/></net>

<net id="1003"><net_src comp="964" pin="1"/><net_sink comp="985" pin=7"/></net>

<net id="1004"><net_src comp="961" pin="1"/><net_sink comp="985" pin=8"/></net>

<net id="1005"><net_src comp="985" pin="9"/><net_sink comp="271" pin=1"/></net>

<net id="1009"><net_src comp="150" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="1016"><net_src comp="154" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1023"><net_src comp="158" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1030"><net_src comp="168" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1035"><net_src comp="174" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1040"><net_src comp="180" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1045"><net_src comp="186" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1050"><net_src comp="192" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1053"><net_src comp="1047" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1054"><net_src comp="1047" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1058"><net_src comp="1047" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1062"><net_src comp="198" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1067"><net_src comp="204" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1070"><net_src comp="1064" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1071"><net_src comp="1064" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1072"><net_src comp="1064" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1073"><net_src comp="1064" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1075"><net_src comp="1064" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1079"><net_src comp="363" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="378" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1088"><net_src comp="384" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1094"><net_src comp="392" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="414" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="456" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1107"><net_src comp="470" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1112"><net_src comp="484" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1116"><net_src comp="1109" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1118"><net_src comp="1109" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1119"><net_src comp="1109" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1120"><net_src comp="1109" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1124"><net_src comp="252" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1129"><net_src comp="264" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1135"><net_src comp="531" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1140"><net_src comp="536" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1144"><net_src comp="1137" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1145"><net_src comp="1137" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1146"><net_src comp="1137" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1147"><net_src comp="1137" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1148"><net_src comp="1137" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1152"><net_src comp="552" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1157"><net_src comp="566" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1162"><net_src comp="581" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1167"><net_src comp="595" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1172"><net_src comp="610" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1177"><net_src comp="624" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1182"><net_src comp="639" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1187"><net_src comp="653" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1192"><net_src comp="668" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1197"><net_src comp="682" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1202"><net_src comp="697" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1207"><net_src comp="711" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1212"><net_src comp="726" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1217"><net_src comp="740" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1222"><net_src comp="755" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1227"><net_src comp="313" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1232"><net_src comp="767" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1237"><net_src comp="317" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1242"><net_src comp="771" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1247"><net_src comp="321" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1252"><net_src comp="781" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1257"><net_src comp="325" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1262"><net_src comp="791" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1267"><net_src comp="329" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1272"><net_src comp="801" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1277"><net_src comp="333" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1282"><net_src comp="811" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1287"><net_src comp="337" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1292"><net_src comp="821" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1297"><net_src comp="341" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1302"><net_src comp="831" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1307"><net_src comp="841" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="1313"><net_src comp="845" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="1319"><net_src comp="849" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="1325"><net_src comp="853" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="910" pin=2"/></net>

<net id="1331"><net_src comp="857" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="921" pin=2"/></net>

<net id="1337"><net_src comp="861" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="932" pin=2"/></net>

<net id="1343"><net_src comp="865" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="1349"><net_src comp="869" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="1355"><net_src comp="877" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1360"><net_src comp="888" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1365"><net_src comp="899" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1370"><net_src comp="910" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1375"><net_src comp="921" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1380"><net_src comp="932" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1385"><net_src comp="943" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1390"><net_src comp="954" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="982" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bPipes_0 | {}
	Port: bPipes_1 | {4 }
	Port: cBuffer | {9 }
	Port: aBuffer | {2 }
	Port: aPipes_0 | {}
	Port: aPipes_1 | {2 }
 - Input state : 
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : bPipes_0 | {4 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : bPipes_1 | {}
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : m0 | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : cBuffer | {4 5 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : cmp111 | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : size_m | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : cond90 | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : aBuffer | {3 4 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : mul | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : cond | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : size_n | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : brmerge282 | {1 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : aPipes_0 | {2 }
	Port: ProcessingElement.1_Pipeline_Pipeline_N_Pipeline_M : aPipes_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln64 : 1
		store_ln67 : 1
		indvar_flatten6_load : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		m1_load : 1
		icmp_ln67 : 2
		select_ln64 : 3
		first_iter_1 : 4
		tmp : 4
		icmp_ln83 : 5
		and_ln80 : 6
		br_ln80 : 6
		br_ln85 : 5
		add_ln67 : 4
		store_ln64 : 3
		store_ln67 : 5
	State 2
		add_ln64_20 : 1
		select_ln64_20 : 2
		zext_ln64 : 3
		add91 : 3
		add106 : 4
		add106_cast : 5
		empty_260 : 3
		add : 3
		add_cast : 4
		aBuffer_addr_22 : 5
		inBoundsN : 6
		store_ln150 : 6
		store_ln64 : 3
	State 3
		aBuffer_addr : 1
		aVal : 2
	State 4
		add115 : 1
		add115_cast : 2
		add4 : 1
		cBuffer_addr : 3
		cPrev : 4
		inBoundsM : 2
		bitcast_ln32 : 1
		bitcast_ln32_305 : 1
		res_499 : 2
		or_ln : 1
		inBoundsM_148 : 2
		bitcast_ln32_307 : 1
		res_500 : 2
		or_ln125_s : 1
		inBoundsM_149 : 2
		bitcast_ln32_309 : 1
		res_501 : 2
		or_ln125_88 : 1
		inBoundsM_150 : 2
		bitcast_ln32_311 : 1
		res_502 : 2
		or_ln125_89 : 1
		inBoundsM_151 : 2
		bitcast_ln32_313 : 1
		res_503 : 2
		or_ln125_90 : 1
		inBoundsM_152 : 2
		bitcast_ln32_315 : 1
		res_504 : 2
		or_ln125_91 : 1
		inBoundsM_153 : 2
		bitcast_ln32_317 : 1
		res_505 : 2
		or_ln125_92 : 1
		inBoundsM_154 : 2
		bitcast_ln32_319 : 1
		res_506 : 2
	State 5
		cPrev_2 : 1
		trunc_ln170_22 : 2
		tmp_295 : 2
		tmp_297 : 2
		tmp_299 : 2
		tmp_301 : 2
		tmp_303 : 2
		tmp_305 : 2
		tmp_307 : 2
	State 6
		res : 1
		res_486 : 1
		res_488 : 1
		res_490 : 1
		res_492 : 1
		res_494 : 1
		res_496 : 1
		res_498 : 1
	State 7
	State 8
		select_ln296 : 1
		select_ln296_134 : 1
		select_ln296_135 : 1
		select_ln296_136 : 1
		select_ln296_137 : 1
		select_ln296_138 : 1
		select_ln296_139 : 1
		select_ln296_140 : 1
	State 9
		tmp_308 : 1
		store_ln150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_281         |    2    |   177   |   226   |
|          |          grp_fu_285         |    2    |   177   |   226   |
|          |          grp_fu_289         |    2    |   177   |   226   |
|   fadd   |          grp_fu_293         |    2    |   177   |   226   |
|          |          grp_fu_297         |    2    |   177   |   226   |
|          |          grp_fu_301         |    2    |   177   |   226   |
|          |          grp_fu_305         |    2    |   177   |   226   |
|          |          grp_fu_309         |    2    |   177   |   226   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_313         |    3    |   128   |    77   |
|          |          grp_fu_317         |    3    |   128   |    77   |
|          |          grp_fu_321         |    3    |   128   |    77   |
|   fmul   |          grp_fu_325         |    3    |   128   |    77   |
|          |          grp_fu_329         |    3    |   128   |    77   |
|          |          grp_fu_333         |    3    |   128   |    77   |
|          |          grp_fu_337         |    3    |   128   |    77   |
|          |          grp_fu_341         |    3    |   128   |    77   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln64_fu_384     |    0    |    0    |    7    |
|          |    select_ln64_20_fu_445    |    0    |    0    |    5    |
|          |        cPrev_2_fu_760       |    0    |    0    |   221   |
|          |     select_ln296_fu_877     |    0    |    0    |    32   |
|          |   select_ln296_134_fu_888   |    0    |    0    |    32   |
|  select  |   select_ln296_135_fu_899   |    0    |    0    |    32   |
|          |   select_ln296_136_fu_910   |    0    |    0    |    32   |
|          |   select_ln296_137_fu_921   |    0    |    0    |    32   |
|          |   select_ln296_138_fu_932   |    0    |    0    |    32   |
|          |   select_ln296_139_fu_943   |    0    |    0    |    32   |
|          |   select_ln296_140_fu_954   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln64_fu_363      |    0    |    0    |    18   |
|          |       icmp_ln67_fu_378      |    0    |    0    |    14   |
|          |     first_iter_1_fu_392     |    0    |    0    |    14   |
|          |       icmp_ln83_fu_408      |    0    |    0    |    9    |
|          |       inBoundsN_fu_484      |    0    |    0    |    39   |
|          |       inBoundsM_fu_531      |    0    |    0    |    39   |
|   icmp   |     inBoundsM_148_fu_566    |    0    |    0    |    39   |
|          |     inBoundsM_149_fu_595    |    0    |    0    |    39   |
|          |     inBoundsM_150_fu_624    |    0    |    0    |    39   |
|          |     inBoundsM_151_fu_653    |    0    |    0    |    39   |
|          |     inBoundsM_152_fu_682    |    0    |    0    |    39   |
|          |     inBoundsM_153_fu_711    |    0    |    0    |    39   |
|          |     inBoundsM_154_fu_740    |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln64_fu_369       |    0    |    0    |    18   |
|          |       add_ln67_fu_420       |    0    |    0    |    14   |
|          |      add_ln64_20_fu_439     |    0    |    0    |    12   |
|    add   |         add91_fu_456        |    0    |    0    |    12   |
|          |        add106_fu_461        |    0    |    0    |    34   |
|          |          add_fu_474         |    0    |    0    |    12   |
|          |        add115_fu_508        |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln80_fu_414       |    0    |    0    |    2    |
|          |       inBounds_fu_873       |    0    |    0    |    2    |
|          |     inBounds_148_fu_884     |    0    |    0    |    2    |
|          |     inBounds_149_fu_895     |    0    |    0    |    2    |
|    and   |     inBounds_150_fu_906     |    0    |    0    |    2    |
|          |     inBounds_151_fu_917     |    0    |    0    |    2    |
|          |     inBounds_152_fu_928     |    0    |    0    |    2    |
|          |     inBounds_153_fu_939     |    0    |    0    |    2    |
|          |     inBounds_154_fu_950     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | brmerge282_read_read_fu_162 |    0    |    0    |    0    |
|          |   size_n_read_read_fu_168   |    0    |    0    |    0    |
|          |    cond_read_read_fu_174    |    0    |    0    |    0    |
|          |     mul_read_read_fu_180    |    0    |    0    |    0    |
|   read   |   cond90_read_read_fu_186   |    0    |    0    |    0    |
|          |   size_m_read_read_fu_192   |    0    |    0    |    0    |
|          |   cmp111_read_read_fu_198   |    0    |    0    |    0    |
|          |     m0_read_read_fu_204     |    0    |    0    |    0    |
|          |       read_read_fu_210      |    0    |    0    |    0    |
|          |       bVal_read_fu_224      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln406_write_fu_216  |    0    |    0    |    0    |
|          |   write_ln406_write_fu_230  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_398         |    0    |    0    |    0    |
|          |         tmp_s_fu_571        |    0    |    0    |    0    |
|          |        tmp_296_fu_600       |    0    |    0    |    0    |
|          |        tmp_298_fu_629       |    0    |    0    |    0    |
|          |        tmp_300_fu_658       |    0    |    0    |    0    |
|          |        tmp_302_fu_687       |    0    |    0    |    0    |
|          |        tmp_304_fu_716       |    0    |    0    |    0    |
|partselect|        tmp_306_fu_745       |    0    |    0    |    0    |
|          |        tmp_295_fu_771       |    0    |    0    |    0    |
|          |        tmp_297_fu_781       |    0    |    0    |    0    |
|          |        tmp_299_fu_791       |    0    |    0    |    0    |
|          |        tmp_301_fu_801       |    0    |    0    |    0    |
|          |        tmp_303_fu_811       |    0    |    0    |    0    |
|          |        tmp_305_fu_821       |    0    |    0    |    0    |
|          |        tmp_307_fu_831       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln64_fu_452      |    0    |    0    |    0    |
|          |      add106_cast_fu_466     |    0    |    0    |    0    |
|   zext   |       add_cast_fu_479       |    0    |    0    |    0    |
|          |      add91_cast_fu_494      |    0    |    0    |    0    |
|          |       zext_ln67_fu_505      |    0    |    0    |    0    |
|          |      add115_cast_fu_514     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_260_fu_470      |    0    |    0    |    0    |
|   trunc  |         empty_fu_519        |    0    |    0    |    0    |
|          |      trunc_ln170_fu_548     |    0    |    0    |    0    |
|          |    trunc_ln170_22_fu_767    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mul14_fu_498        |    0    |    0    |    0    |
|          |         add4_fu_522         |    0    |    0    |    0    |
|          |         or_ln_fu_557        |    0    |    0    |    0    |
|          |      or_ln125_s_fu_586      |    0    |    0    |    0    |
|bitconcatenate|      or_ln125_88_fu_615     |    0    |    0    |    0    |
|          |      or_ln125_89_fu_644     |    0    |    0    |    0    |
|          |      or_ln125_90_fu_673     |    0    |    0    |    0    |
|          |      or_ln125_91_fu_702     |    0    |    0    |    0    |
|          |      or_ln125_92_fu_731     |    0    |    0    |    0    |
|          |        tmp_308_fu_985       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    40   |   2440  |   3456  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  aBuffer_addr_reg_1121  |    5   |
|      add91_reg_1099     |    5   |
|    and_ln80_reg_1095    |    1   |
|bitcast_ln32_305_reg_1149|   32   |
|bitcast_ln32_306_reg_1304|   32   |
|bitcast_ln32_307_reg_1159|   32   |
|bitcast_ln32_308_reg_1310|   32   |
|bitcast_ln32_309_reg_1169|   32   |
|bitcast_ln32_310_reg_1316|   32   |
|bitcast_ln32_311_reg_1179|   32   |
|bitcast_ln32_312_reg_1322|   32   |
|bitcast_ln32_313_reg_1189|   32   |
|bitcast_ln32_314_reg_1328|   32   |
|bitcast_ln32_315_reg_1199|   32   |
|bitcast_ln32_316_reg_1334|   32   |
|bitcast_ln32_317_reg_1209|   32   |
|bitcast_ln32_318_reg_1340|   32   |
|bitcast_ln32_319_reg_1219|   32   |
|bitcast_ln32_320_reg_1346|   32   |
|  bitcast_ln32_reg_1137  |   32   |
|  cBuffer_addr_reg_1126  |   10   |
|   cmp111_read_reg_1059  |    1   |
|   cond90_read_reg_1042  |    5   |
|    cond_read_reg_1032   |    5   |
|    empty_260_reg_1104   |    4   |
|  first_iter_1_reg_1091  |    1   |
|    icmp_ln64_reg_1076   |    1   |
|    icmp_ln67_reg_1080   |    1   |
|  inBoundsM_148_reg_1154 |    1   |
|  inBoundsM_149_reg_1164 |    1   |
|  inBoundsM_150_reg_1174 |    1   |
|  inBoundsM_151_reg_1184 |    1   |
|  inBoundsM_152_reg_1194 |    1   |
|  inBoundsM_153_reg_1204 |    1   |
|  inBoundsM_154_reg_1214 |    1   |
|    inBoundsM_reg_1132   |    1   |
|    inBoundsN_reg_1109   |    1   |
| indvar_flatten6_reg_1020|   11   |
|     m0_read_reg_1064    |   23   |
|       m1_reg_1006       |    7   |
|    mul_read_reg_1037    |   27   |
|       n1_reg_1013       |    5   |
|     res_499_reg_1224    |   32   |
|     res_500_reg_1234    |   32   |
|     res_501_reg_1244    |   32   |
|     res_502_reg_1254    |   32   |
|     res_503_reg_1264    |   32   |
|     res_504_reg_1274    |   32   |
|     res_505_reg_1284    |   32   |
|     res_506_reg_1294    |   32   |
|select_ln296_134_reg_1357|   32   |
|select_ln296_135_reg_1362|   32   |
|select_ln296_136_reg_1367|   32   |
|select_ln296_137_reg_1372|   32   |
|select_ln296_138_reg_1377|   32   |
|select_ln296_139_reg_1382|   32   |
|select_ln296_140_reg_1387|   32   |
|  select_ln296_reg_1352  |   32   |
|   select_ln64_reg_1085  |    7   |
|   size_m_read_reg_1047  |   32   |
|   size_n_read_reg_1027  |   32   |
|     tmp_295_reg_1239    |   32   |
|     tmp_297_reg_1249    |   32   |
|     tmp_299_reg_1259    |   32   |
|     tmp_301_reg_1269    |   32   |
|     tmp_303_reg_1279    |   32   |
|     tmp_305_reg_1289    |   32   |
|     tmp_307_reg_1299    |   32   |
| trunc_ln170_22_reg_1229 |   32   |
+-------------------------+--------+
|          Total          |  1504  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_245 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_271 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_281    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_289    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_293    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_297    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_301    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_309    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_313    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_313    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_317    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_321    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_325    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_329    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_333    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_337    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_341    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1536  ||  10.062 ||    0    ||   234   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2440  |  3456  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    0   |   234  |
|  Register |    -   |    -   |  1504  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   10   |  3944  |  3690  |
+-----------+--------+--------+--------+--------+
