Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 14 20:15:06 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.048        0.000                      0                    9        0.249        0.000                      0                    9        3.000        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  new_clk  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             8.904        0.000                      0                    1        0.249        0.000                      0                    1        3.000        0.000                       0                     4  
  new_clk         197.380        0.000                      0                    4        0.366        0.000                      0                    4       13.360        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            new_clk                  8.048        0.000                      0                    4        0.490        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 reset_prime_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.479ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.876     5.479    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_prime_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.456     5.935 r  reset_prime_reg/Q
                         net (fo=1, routed)           0.524     6.459    reset_prime
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.750    15.172    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
                         clock pessimism              0.306    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X0Y172         FDRE (Setup_fdre_C_D)       -0.081    15.362    reset_sync_reg
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  8.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_prime_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_prime_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  reset_prime_reg/Q
                         net (fo=1, routed)           0.174     1.905    reset_prime
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.944     2.109    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
                         clock pessimism             -0.519     1.590    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.066     1.656    reset_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y172     reset_prime_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y172     reset_sync_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_prime_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_prime_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_sync_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_prime_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_prime_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y172     reset_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.380ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.574ns (26.202%)  route 1.617ns (73.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    -0.163ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.809     5.412    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.240     5.172 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.190    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.286 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.875     9.162    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.456     9.618 r  counter_reg[1]/Q
                         net (fo=11, routed)          1.022    10.640    counter_OBUF[1]
    SLICE_X0Y174         LUT4 (Prop_lut4_I0_O)        0.118    10.758 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.594    11.352    p_0_in[3]
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.163   209.140    
                         clock uncertainty           -0.138   209.002    
    SLICE_X1Y175         FDCE (Setup_fdce_C_D)       -0.269   208.733    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.733    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                197.380    

Slack (MET) :             197.884ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.868%)  route 1.429ns (71.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.809     5.412    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.240     5.172 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.190    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.286 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.875     9.162    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.456     9.618 r  counter_reg[1]/Q
                         net (fo=11, routed)          1.429    11.047    counter_OBUF[1]
    SLICE_X0Y175         LUT3 (Prop_lut3_I1_O)        0.124    11.171 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.171    p_0_in[2]
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.141   209.161    
                         clock uncertainty           -0.138   209.024    
    SLICE_X0Y175         FDCE (Setup_fdce_C_D)        0.031   209.055    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.055    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                197.884    

Slack (MET) :             198.164ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.580ns (33.589%)  route 1.147ns (66.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.809     5.412    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.240     5.172 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.190    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.286 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.875     9.162    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.456     9.618 r  counter_reg[1]/Q
                         net (fo=11, routed)          1.147    10.764    counter_OBUF[1]
    SLICE_X0Y175         LUT2 (Prop_lut2_I1_O)        0.124    10.888 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.888    p_0_in[1]
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.141   209.161    
                         clock uncertainty           -0.138   209.024    
    SLICE_X0Y175         FDCE (Setup_fdce_C_D)        0.029   209.053    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        209.053    
                         arrival time                         -10.888    
  -------------------------------------------------------------------
                         slack                                198.164    

Slack (MET) :             198.370ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.580ns (38.089%)  route 0.943ns (61.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    9.162ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.809     5.412    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.240     5.172 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.018     7.190    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.286 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.875     9.162    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.456     9.618 f  counter_reg[0]/Q
                         net (fo=11, routed)          0.943    10.560    counter_OBUF[0]
    SLICE_X0Y175         LUT1 (Prop_lut1_I0_O)        0.124    10.684 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.684    p_0_in[0]
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.141   209.161    
                         clock uncertainty           -0.138   209.024    
    SLICE_X0Y175         FDCE (Setup_fdce_C_D)        0.031   209.055    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.055    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                198.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.624     1.544    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.255     1.799 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.447    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.669     3.142    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.141     3.283 r  counter_reg[2]/Q
                         net (fo=10, routed)          0.272     3.555    counter_OBUF[2]
    SLICE_X0Y175         LUT3 (Prop_lut3_I2_O)        0.045     3.600 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.600    p_0_in[2]
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.333     3.142    
    SLICE_X0Y175         FDCE (Hold_fdce_C_D)         0.092     3.234    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.188%)  route 0.277ns (59.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.624     1.544    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.255     1.799 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.447    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.669     3.142    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.141     3.283 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.277     3.560    counter_OBUF[0]
    SLICE_X0Y175         LUT2 (Prop_lut2_I0_O)        0.045     3.605 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.605    p_0_in[1]
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.333     3.142    
    SLICE_X0Y175         FDCE (Hold_fdce_C_D)         0.091     3.233    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.432%)  route 0.406ns (68.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.624     1.544    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.255     1.799 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.447    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.669     3.142    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDCE (Prop_fdce_C_Q)         0.141     3.283 f  counter_reg[0]/Q
                         net (fo=11, routed)          0.406     3.689    counter_OBUF[0]
    SLICE_X0Y175         LUT1 (Prop_lut1_I0_O)        0.045     3.734 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.734    p_0_in[0]
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.333     3.142    
    SLICE_X0Y175         FDCE (Hold_fdce_C_D)         0.092     3.234    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.187ns (26.956%)  route 0.507ns (73.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.624     1.544    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.255     1.799 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.648     2.447    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.473 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.669     3.142    new_clk_BUFG
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDCE (Prop_fdce_C_Q)         0.141     3.283 r  counter_reg[3]/Q
                         net (fo=9, routed)           0.262     3.544    counter_OBUF[3]
    SLICE_X0Y174         LUT4 (Prop_lut4_I3_O)        0.046     3.590 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.245     3.836    p_0_in[3]
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.333     3.142    
    SLICE_X1Y175         FDCE (Hold_fdce_C_D)         0.008     3.150    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.686    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y175     counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y175     counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y175     counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y175     counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y175     counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y175     counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y175     counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y175     counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y175     counter_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.281ns  (logic 0.456ns (8.635%)  route 4.825ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 195.479 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.876   195.479    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.456   195.935 f  reset_sync_reg/Q
                         net (fo=4, routed)           4.825   200.760    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.180   209.482    
                         clock uncertainty           -0.270   209.213    
    SLICE_X0Y175         FDCE (Recov_fdce_C_CLR)     -0.405   208.808    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.808    
                         arrival time                        -200.760    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.281ns  (logic 0.456ns (8.635%)  route 4.825ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 195.479 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.876   195.479    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.456   195.935 f  reset_sync_reg/Q
                         net (fo=4, routed)           4.825   200.760    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.180   209.482    
                         clock uncertainty           -0.270   209.213    
    SLICE_X0Y175         FDCE (Recov_fdce_C_CLR)     -0.405   208.808    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.808    
                         arrival time                        -200.760    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.281ns  (logic 0.456ns (8.635%)  route 4.825ns (91.365%))
  Logic Levels:           0  
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 195.479 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.876   195.479    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.456   195.935 f  reset_sync_reg/Q
                         net (fo=4, routed)           4.825   200.760    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.180   209.482    
                         clock uncertainty           -0.270   209.213    
    SLICE_X0Y175         FDCE (Recov_fdce_C_CLR)     -0.405   208.808    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.808    
                         arrival time                        -200.760    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.052ns  (required time - arrival time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (new_clk rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        5.277ns  (logic 0.456ns (8.642%)  route 4.821ns (91.358%))
  Logic Levels:           0  
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.302ns = ( 209.302 - 200.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 195.479 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.876   195.479    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.456   195.935 f  reset_sync_reg/Q
                         net (fo=4, routed)           4.821   200.755    reset_sync
    SLICE_X1Y175         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.683   205.105    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.433   205.538 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.923   207.461    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.552 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           1.750   209.302    new_clk_BUFG
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.180   209.482    
                         clock uncertainty           -0.270   209.213    
    SLICE_X1Y175         FDCE (Recov_fdce_C_CLR)     -0.405   208.808    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.808    
                         arrival time                        -200.755    
  -------------------------------------------------------------------
                         slack                                  8.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.141ns (6.110%)  route 2.167ns (93.890%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 f  reset_sync_reg/Q
                         net (fo=4, routed)           2.167     3.898    reset_sync
    SLICE_X1Y175         FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X1Y175         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.245     3.230    
                         clock uncertainty            0.270     3.500    
    SLICE_X1Y175         FDCE (Remov_fdce_C_CLR)     -0.092     3.408    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.098%)  route 2.171ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 f  reset_sync_reg/Q
                         net (fo=4, routed)           2.171     3.902    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.245     3.230    
                         clock uncertainty            0.270     3.500    
    SLICE_X0Y175         FDCE (Remov_fdce_C_CLR)     -0.092     3.408    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.098%)  route 2.171ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 f  reset_sync_reg/Q
                         net (fo=4, routed)           2.171     3.902    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.245     3.230    
                         clock uncertainty            0.270     3.500    
    SLICE_X0Y175         FDCE (Remov_fdce_C_CLR)     -0.092     3.408    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.098%)  route 2.171ns (93.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.670     1.590    clk_IBUF_BUFG
    SLICE_X0Y172         FDRE                                         r  reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.141     1.731 f  reset_sync_reg/Q
                         net (fo=4, routed)           2.171     3.902    reset_sync
    SLICE_X0Y175         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.898     2.063    clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.260     1.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.700     2.503    new_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.532 r  new_clk_BUFG_inst/O
                         net (fo=4, routed)           0.943     3.475    new_clk_BUFG
    SLICE_X0Y175         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.245     3.230    
                         clock uncertainty            0.270     3.500    
    SLICE_X0Y175         FDCE (Remov_fdce_C_CLR)     -0.092     3.408    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.408    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.494    





