

================================================================
== Vivado HLS Report for 'batch_norm'
================================================================
* Date:           Thu Sep  3 21:47:59 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        FracNetHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.194 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.19>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%bias_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %bias_V)" [FracNetHLS/pgconv.cc:58]   --->   Operation 2 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%weight_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weight_V)" [FracNetHLS/pgconv.cc:58]   --->   Operation 3 'read' 'weight_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sum_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sum_V)" [FracNetHLS/pgconv.cc:58]   --->   Operation 4 'read' 'sum_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = zext i8 %sum_V_read to i19" [FracNetHLS/pgconv.cc:58]   --->   Operation 5 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %weight_V_read to i19" [FracNetHLS/pgconv.cc:58]   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.84ns) (root node of the DSP)   --->   "%r_V_4 = mul i19 %r_V, %sext_ln1118" [FracNetHLS/pgconv.cc:58]   --->   Operation 7 'mul' 'r_V_4' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %bias_V_read to i19" [FracNetHLS/pgconv.cc:58]   --->   Operation 8 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.05ns)   --->   "%ret_V = add i19 %sext_ln703, %r_V_4" [FracNetHLS/pgconv.cc:58]   --->   Operation 9 'add' 'ret_V' <Predicate = true> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [FracNetHLS/pgconv.cc:58]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln731 = sext i11 %bias_V_read to i13" [FracNetHLS/pgconv.cc:58]   --->   Operation 11 'sext' 'sext_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i19 %r_V_4 to i13" [FracNetHLS/pgconv.cc:58]   --->   Operation 12 'trunc' 'trunc_ln731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.97ns)   --->   "%add_ln731 = add i13 %sext_ln731, %trunc_ln731" [FracNetHLS/pgconv.cc:58]   --->   Operation 13 'add' 'add_ln731' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %add_ln731, i1 false)" [FracNetHLS/pgconv.cc:58]   --->   Operation 14 'bitconcatenate' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln731, i32 12)" [FracNetHLS/pgconv.cc:58]   --->   Operation 15 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_PartSelect.i6.i19.i32.i32(i19 %ret_V, i32 13, i32 18)" [FracNetHLS/pgconv.cc:58]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln785 = icmp ne i6 %tmp, 0" [FracNetHLS/pgconv.cc:58]   --->   Operation 17 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_7, %icmp_ln785" [FracNetHLS/pgconv.cc:58]   --->   Operation 18 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [FracNetHLS/pgconv.cc:58]   --->   Operation 19 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.33ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [FracNetHLS/pgconv.cc:58]   --->   Operation 20 'and' 'overflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %p_Result_7, true" [FracNetHLS/pgconv.cc:58]   --->   Operation 21 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln786 = icmp ne i6 %tmp, -1" [FracNetHLS/pgconv.cc:58]   --->   Operation 22 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786" [FracNetHLS/pgconv.cc:58]   --->   Operation 23 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow = and i1 %or_ln786, %p_Result_s" [FracNetHLS/pgconv.cc:58]   --->   Operation 24 'and' 'underflow' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln340 = or i1 %underflow, %overflow" [FracNetHLS/pgconv.cc:58]   --->   Operation 25 'or' 'or_ln340' <Predicate = (or_ln340_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%xor_ln340 = xor i1 %underflow, true" [FracNetHLS/pgconv.cc:58]   --->   Operation 26 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_5 = or i1 %overflow, %xor_ln340" [FracNetHLS/pgconv.cc:58]   --->   Operation 27 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i14 8191, i14 %p_Val2_10" [FracNetHLS/pgconv.cc:58]   --->   Operation 28 'select' 'select_ln340' <Predicate = (or_ln340_5)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %p_Val2_10" [FracNetHLS/pgconv.cc:58]   --->   Operation 29 'select' 'select_ln388' <Predicate = (!or_ln340_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_5, i14 %select_ln340, i14 %select_ln388" [FracNetHLS/pgconv.cc:58]   --->   Operation 30 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "ret i14 %select_ln340_7" [FracNetHLS/pgconv.cc:58]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_V_read    (read          ) [ 00]
weight_V_read  (read          ) [ 00]
sum_V_read     (read          ) [ 00]
r_V            (zext          ) [ 00]
sext_ln1118    (sext          ) [ 00]
r_V_4          (mul           ) [ 00]
sext_ln703     (sext          ) [ 00]
ret_V          (add           ) [ 00]
p_Result_s     (bitselect     ) [ 00]
sext_ln731     (sext          ) [ 00]
trunc_ln731    (trunc         ) [ 00]
add_ln731      (add           ) [ 00]
p_Val2_10      (bitconcatenate) [ 00]
p_Result_7     (bitselect     ) [ 00]
tmp            (partselect    ) [ 00]
icmp_ln785     (icmp          ) [ 00]
or_ln785       (or            ) [ 00]
xor_ln785      (xor           ) [ 00]
overflow       (and           ) [ 00]
xor_ln786      (xor           ) [ 00]
icmp_ln786     (icmp          ) [ 00]
or_ln786       (or            ) [ 00]
underflow      (and           ) [ 00]
or_ln340       (or            ) [ 00]
xor_ln340      (xor           ) [ 00]
or_ln340_5     (or            ) [ 01]
select_ln340   (select        ) [ 00]
select_ln388   (select        ) [ 00]
select_ln340_7 (select        ) [ 00]
ret_ln58       (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="bias_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="11" slack="0"/>
<pin id="38" dir="0" index="1" bw="11" slack="0"/>
<pin id="39" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="weight_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sum_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="r_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln1118_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln703_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ret_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="19" slack="0"/>
<pin id="69" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_Result_s_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="19" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln731_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln731/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln731_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="19" slack="0"/>
<pin id="85" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln731/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln731_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="13" slack="0"/>
<pin id="89" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln731/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_10_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="13" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Result_7_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="13" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="19" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln785_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_ln785_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="xor_ln785_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="overflow_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln786_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln786_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln786/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="or_ln786_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="underflow_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln340_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln340_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="or_ln340_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln340_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="14" slack="0"/>
<pin id="187" dir="0" index="2" bw="14" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln388_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="14" slack="0"/>
<pin id="195" dir="0" index="2" bw="14" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln340_7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/1 "/>
</bind>
</comp>

<comp id="208" class="1007" name="r_V_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="42" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="36" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="66" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="82"><net_src comp="36" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="79" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="86" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="86" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="66" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="100" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="71" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="124" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="100" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="108" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="142" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="71" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="136" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="136" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="166" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="92" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="160" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="92" pin="3"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="178" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="192" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="54" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="58" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="215"><net_src comp="208" pin="2"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: batch_norm : sum_V | {1 }
	Port: batch_norm : weight_V | {1 }
	Port: batch_norm : bias_V | {1 }
  - Chain level:
	State 1
		r_V_4 : 1
		ret_V : 2
		p_Result_s : 3
		trunc_ln731 : 2
		add_ln731 : 3
		p_Val2_10 : 4
		p_Result_7 : 4
		tmp : 3
		icmp_ln785 : 4
		or_ln785 : 5
		xor_ln785 : 4
		overflow : 5
		xor_ln786 : 5
		icmp_ln786 : 4
		or_ln786 : 5
		underflow : 5
		or_ln340 : 5
		xor_ln340 : 5
		or_ln340_5 : 5
		select_ln340 : 5
		select_ln388 : 5
		select_ln340_7 : 5
		ret_ln58 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |        ret_V_fu_66       |    0    |    0    |    26   |
|          |      add_ln731_fu_86     |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln340_fu_184   |    0    |    0    |    14   |
|  select  |    select_ln388_fu_192   |    0    |    0    |    14   |
|          |   select_ln340_7_fu_200  |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln785_fu_118    |    0    |    0    |    11   |
|          |     icmp_ln786_fu_148    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln785_fu_124     |    0    |    0    |    2    |
|    or    |      or_ln786_fu_154     |    0    |    0    |    2    |
|          |      or_ln340_fu_166     |    0    |    0    |    2    |
|          |     or_ln340_5_fu_178    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln785_fu_130     |    0    |    0    |    2    |
|    xor   |     xor_ln786_fu_142     |    0    |    0    |    2    |
|          |     xor_ln340_fu_172     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |      overflow_fu_136     |    0    |    0    |    2    |
|          |     underflow_fu_160     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |       r_V_4_fu_208       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  bias_V_read_read_fu_36  |    0    |    0    |    0    |
|   read   | weight_V_read_read_fu_42 |    0    |    0    |    0    |
|          |   sum_V_read_read_fu_48  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |         r_V_fu_54        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln1118_fu_58    |    0    |    0    |    0    |
|   sext   |     sext_ln703_fu_62     |    0    |    0    |    0    |
|          |     sext_ln731_fu_79     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Result_s_fu_71     |    0    |    0    |    0    |
|          |     p_Result_7_fu_100    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln731_fu_83    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|      p_Val2_10_fu_92     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        tmp_fu_108        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   128   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |    0   |   128  |
+-----------+--------+--------+--------+
