<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\lcd_controller\impl\gwsynthesis\lcd_controller.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\lcd_controller\src\lcd_controller.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 23 15:42:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>320</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>25.000(MHz)</td>
<td>80.986(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>27.652</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/lcd_instruction_reg_4_s2/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.948</td>
</tr>
<tr>
<td>2</td>
<td>27.920</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_29_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.680</td>
</tr>
<tr>
<td>3</td>
<td>27.961</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/lcd_instruction_reg_2_s2/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.639</td>
</tr>
<tr>
<td>4</td>
<td>27.996</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.604</td>
</tr>
<tr>
<td>5</td>
<td>28.044</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_16_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.556</td>
</tr>
<tr>
<td>6</td>
<td>28.044</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_27_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.556</td>
</tr>
<tr>
<td>7</td>
<td>28.048</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.552</td>
</tr>
<tr>
<td>8</td>
<td>28.240</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_28_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.360</td>
</tr>
<tr>
<td>9</td>
<td>28.244</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_10_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.356</td>
</tr>
<tr>
<td>10</td>
<td>28.393</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_30_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.207</td>
</tr>
<tr>
<td>11</td>
<td>28.461</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_4_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.139</td>
</tr>
<tr>
<td>12</td>
<td>28.461</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_5_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.139</td>
</tr>
<tr>
<td>13</td>
<td>28.461</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_7_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.139</td>
</tr>
<tr>
<td>14</td>
<td>28.480</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_8_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.120</td>
</tr>
<tr>
<td>15</td>
<td>28.480</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_22_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.120</td>
</tr>
<tr>
<td>16</td>
<td>28.480</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_31_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.120</td>
</tr>
<tr>
<td>17</td>
<td>28.490</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_21_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.110</td>
</tr>
<tr>
<td>18</td>
<td>28.537</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/lcd_instruction_reg_5_s2/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.063</td>
</tr>
<tr>
<td>19</td>
<td>28.537</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_17_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.063</td>
</tr>
<tr>
<td>20</td>
<td>28.537</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_19_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.063</td>
</tr>
<tr>
<td>21</td>
<td>28.546</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_26_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>11.054</td>
</tr>
<tr>
<td>22</td>
<td>28.671</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_6_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.929</td>
</tr>
<tr>
<td>23</td>
<td>28.683</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/lcd_instruction_reg_0_s2/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.917</td>
</tr>
<tr>
<td>24</td>
<td>28.690</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_11_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.910</td>
</tr>
<tr>
<td>25</td>
<td>28.690</td>
<td>lcd_controller/clk_count_reg_11_s0/Q</td>
<td>lcd_controller/clk_count_reg_13_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>40.000</td>
<td>0.000</td>
<td>10.910</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>main_system_inst/rs_s1/Q</td>
<td>main_system_inst/rs_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>main_system_inst/count_next_0_s1/Q</td>
<td>main_system_inst/count_next_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>lcd_controller/ptr_reg_0_s0/Q</td>
<td>lcd_controller/ptr_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>lcd_controller/LCD_state_reg_2_s5/Q</td>
<td>lcd_controller/LCD_state_reg_2_s5/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>lcd_controller/clk_count_reg_2_s0/Q</td>
<td>lcd_controller/clk_count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>lcd_controller/clk_count_reg_13_s0/Q</td>
<td>lcd_controller/clk_count_reg_13_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>lcd_controller/clk_count_reg_3_s0/Q</td>
<td>lcd_controller/clk_count_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>lcd_controller/clk_count_reg_6_s0/Q</td>
<td>lcd_controller/clk_count_reg_6_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>lcd_controller/clk_count_reg_5_s0/Q</td>
<td>lcd_controller/clk_count_reg_5_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>lcd_controller/clk_count_reg_27_s0/Q</td>
<td>lcd_controller/clk_count_reg_27_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>lcd_controller/ptr_reg_2_s0/Q</td>
<td>lcd_controller/ptr_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>lcd_controller/clk_count_reg_8_s0/Q</td>
<td>lcd_controller/clk_count_reg_8_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.712</td>
<td>lcd_controller/LCD_state_reg_3_s0/Q</td>
<td>lcd_controller/LCD_state_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>lcd_controller/clk_count_reg_24_s0/Q</td>
<td>lcd_controller/clk_count_reg_24_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>15</td>
<td>0.893</td>
<td>lcd_controller/ptr_reg_3_s0/Q</td>
<td>lcd_controller/ptr_reg_3_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>16</td>
<td>0.894</td>
<td>lcd_controller/clk_count_reg_9_s0/Q</td>
<td>lcd_controller/clk_count_reg_9_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>17</td>
<td>0.894</td>
<td>lcd_controller/clk_count_reg_28_s0/Q</td>
<td>lcd_controller/clk_count_reg_28_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>18</td>
<td>0.895</td>
<td>lcd_controller/clk_count_reg_18_s0/Q</td>
<td>lcd_controller/clk_count_reg_18_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>19</td>
<td>0.937</td>
<td>main_system_inst/count_next_5_s0/Q</td>
<td>main_system_inst/count_reg_5_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>20</td>
<td>0.940</td>
<td>main_system_inst/count_next_0_s1/Q</td>
<td>main_system_inst/count_reg_0_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>21</td>
<td>0.940</td>
<td>lcd_controller/LCD_state_reg_5_s1/Q</td>
<td>lcd_controller/LCD_state_reg_4_s6/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>22</td>
<td>0.944</td>
<td>lcd_controller/LCD_state_reg_1_s0/Q</td>
<td>lcd_controller/LCD_state_reg_0_s1/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>23</td>
<td>0.950</td>
<td>lcd_controller/clk_count_reg_0_s0/Q</td>
<td>lcd_controller/clk_count_reg_1_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.950</td>
</tr>
<tr>
<td>24</td>
<td>0.972</td>
<td>main_system_inst/count_reg_5_s0/Q</td>
<td>main_system_inst/count_next_5_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.972</td>
</tr>
<tr>
<td>25</td>
<td>0.983</td>
<td>main_system_inst/count_next_2_s0/Q</td>
<td>main_system_inst/count_reg_2_s0/D</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.983</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>main_system_inst/data_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>main_system_inst/count_next_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>main_system_inst/count_next_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.720</td>
<td>18.970</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
<td>main_system_inst/count_next_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/lcd_instruction_reg_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>7.681</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/lcd_instruction_next_5_s10/I3</td>
</tr>
<tr>
<td>8.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_5_s10/F</td>
</tr>
<tr>
<td>9.539</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td>lcd_controller/lcd_instruction_next_4_s10/I3</td>
</tr>
<tr>
<td>10.638</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_4_s10/F</td>
</tr>
<tr>
<td>13.390</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[B]</td>
<td style=" font-weight:bold;">lcd_controller/lcd_instruction_reg_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[B]</td>
<td>lcd_controller/lcd_instruction_reg_4_s2/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[B]</td>
<td>lcd_controller/lcd_instruction_reg_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.428, 45.431%; route: 6.061, 50.733%; tC2Q: 0.458, 3.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.023</td>
<td>3.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller/clk_count_next_29_s6/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_29_s6/F</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller/clk_count_reg_29_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>lcd_controller/clk_count_reg_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 44.348%; route: 6.042, 51.728%; tC2Q: 0.458, 3.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/lcd_instruction_reg_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>7.681</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>lcd_controller/lcd_instruction_next_3_s11/I0</td>
</tr>
<tr>
<td>8.707</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_3_s11/F</td>
</tr>
<tr>
<td>9.128</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td>lcd_controller/lcd_instruction_next_2_s10/I3</td>
</tr>
<tr>
<td>10.160</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_2_s10/F</td>
</tr>
<tr>
<td>13.081</td>
<td>2.922</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[B]</td>
<td style=" font-weight:bold;">lcd_controller/lcd_instruction_reg_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[B]</td>
<td>lcd_controller/lcd_instruction_reg_2_s2/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[B]</td>
<td>lcd_controller/lcd_instruction_reg_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.355, 46.007%; route: 5.826, 50.055%; tC2Q: 0.458, 3.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.013</td>
<td>3.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_next_18_s6/I1</td>
</tr>
<tr>
<td>13.045</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_18_s6/F</td>
</tr>
<tr>
<td>13.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 44.064%; route: 6.032, 51.986%; tC2Q: 0.458, 3.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.176</td>
<td>3.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>lcd_controller/clk_count_next_16_s6/I1</td>
</tr>
<tr>
<td>12.998</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_16_s6/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>lcd_controller/clk_count_reg_16_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>lcd_controller/clk_count_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 42.427%; route: 6.195, 53.607%; tC2Q: 0.458, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.176</td>
<td>3.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_next_27_s6/I1</td>
</tr>
<tr>
<td>12.998</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_27_s6/F</td>
</tr>
<tr>
<td>12.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_reg_27_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 42.427%; route: 6.195, 53.607%; tC2Q: 0.458, 3.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.172</td>
<td>3.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_next_2_s6/I1</td>
</tr>
<tr>
<td>12.994</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>12.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 42.444%; route: 6.190, 53.589%; tC2Q: 0.458, 3.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.176</td>
<td>3.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_next_28_s6/I1</td>
</tr>
<tr>
<td>12.802</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_28_s6/F</td>
</tr>
<tr>
<td>12.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_reg_28_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 41.434%; route: 6.195, 54.532%; tC2Q: 0.458, 4.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.172</td>
<td>3.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/clk_count_next_10_s6/I1</td>
</tr>
<tr>
<td>12.798</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_10_s6/F</td>
</tr>
<tr>
<td>12.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/clk_count_reg_10_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>lcd_controller/clk_count_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 41.450%; route: 6.190, 54.514%; tC2Q: 0.458, 4.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>12.023</td>
<td>3.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>lcd_controller/clk_count_next_30_s6/I1</td>
</tr>
<tr>
<td>12.649</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_30_s6/F</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>lcd_controller/clk_count_reg_30_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[1][B]</td>
<td>lcd_controller/clk_count_reg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 41.999%; route: 6.042, 53.911%; tC2Q: 0.458, 4.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.549</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>lcd_controller/clk_count_next_4_s6/I1</td>
</tr>
<tr>
<td>12.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_4_s6/F</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>lcd_controller/clk_count_reg_4_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>lcd_controller/clk_count_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.901%; route: 5.568, 49.985%; tC2Q: 0.458, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.549</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_next_5_s6/I1</td>
</tr>
<tr>
<td>12.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_5_s6/F</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.901%; route: 5.568, 49.985%; tC2Q: 0.458, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.549</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>lcd_controller/clk_count_next_7_s6/I1</td>
</tr>
<tr>
<td>12.581</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_7_s6/F</td>
</tr>
<tr>
<td>12.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][B]</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.901%; route: 5.568, 49.985%; tC2Q: 0.458, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.530</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_next_8_s6/I1</td>
</tr>
<tr>
<td>12.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s6/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.982%; route: 5.548, 49.897%; tC2Q: 0.458, 4.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.530</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/clk_count_next_22_s6/I0</td>
</tr>
<tr>
<td>12.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_22_s6/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/clk_count_reg_22_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>lcd_controller/clk_count_reg_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.982%; route: 5.548, 49.897%; tC2Q: 0.458, 4.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.530</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>lcd_controller/clk_count_next_31_s6/I0</td>
</tr>
<tr>
<td>12.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s6/F</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 45.982%; route: 5.548, 49.897%; tC2Q: 0.458, 4.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.520</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>lcd_controller/clk_count_next_21_s6/I0</td>
</tr>
<tr>
<td>12.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_21_s6/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>lcd_controller/clk_count_reg_21_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>lcd_controller/clk_count_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 46.022%; route: 5.539, 49.852%; tC2Q: 0.458, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/lcd_instruction_reg_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>7.681</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>lcd_controller/lcd_instruction_next_5_s10/I3</td>
</tr>
<tr>
<td>8.707</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_5_s10/F</td>
</tr>
<tr>
<td>9.128</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>lcd_controller/lcd_instruction_next_5_s11/I3</td>
</tr>
<tr>
<td>9.754</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_5_s11/F</td>
</tr>
<tr>
<td>12.505</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">lcd_controller/lcd_instruction_reg_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>lcd_controller/lcd_instruction_reg_5_s2/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>lcd_controller/lcd_instruction_reg_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.949, 44.734%; route: 5.656, 51.123%; tC2Q: 0.458, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.683</td>
<td>2.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller/clk_count_next_17_s6/I1</td>
</tr>
<tr>
<td>12.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_17_s6/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller/clk_count_reg_17_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>lcd_controller/clk_count_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.320%; route: 5.701, 51.537%; tC2Q: 0.458, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.683</td>
<td>2.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>lcd_controller/clk_count_next_19_s6/I1</td>
</tr>
<tr>
<td>12.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_19_s6/F</td>
</tr>
<tr>
<td>12.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>lcd_controller/clk_count_reg_19_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>lcd_controller/clk_count_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.320%; route: 5.701, 51.537%; tC2Q: 0.458, 4.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.674</td>
<td>2.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>lcd_controller/clk_count_next_26_s6/I1</td>
</tr>
<tr>
<td>12.496</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_26_s6/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>lcd_controller/clk_count_reg_26_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>lcd_controller/clk_count_reg_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.357%; route: 5.692, 51.497%; tC2Q: 0.458, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.549</td>
<td>2.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_next_6_s6/I1</td>
</tr>
<tr>
<td>12.371</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_6_s6/F</td>
</tr>
<tr>
<td>12.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.861%; route: 5.568, 50.945%; tC2Q: 0.458, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/lcd_instruction_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.502</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>lcd_controller/lcd_instruction_next_0_s9/I2</td>
</tr>
<tr>
<td>9.128</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/lcd_instruction_next_0_s9/F</td>
</tr>
<tr>
<td>12.359</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[B]</td>
<td style=" font-weight:bold;">lcd_controller/lcd_instruction_reg_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller/lcd_instruction_reg_0_s2/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[B]</td>
<td>lcd_controller/lcd_instruction_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 35.936%; route: 6.535, 59.866%; tC2Q: 0.458, 4.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.530</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_next_11_s6/I1</td>
</tr>
<tr>
<td>12.352</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_11_s6/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.942%; route: 5.548, 50.857%; tC2Q: 0.458, 4.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>lcd_controller/clk_count_reg_11_s0/CLK</td>
</tr>
<tr>
<td>1.900</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.716</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td>lcd_controller/ptr_next_3_s8/I0</td>
</tr>
<tr>
<td>3.815</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s8/F</td>
</tr>
<tr>
<td>4.641</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>lcd_controller/ptr_next_3_s4/I3</td>
</tr>
<tr>
<td>5.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s4/F</td>
</tr>
<tr>
<td>6.554</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][B]</td>
<td>lcd_controller/ptr_next_3_s3/I0</td>
</tr>
<tr>
<td>7.615</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C28[3][B]</td>
<td style=" background: #97FFFF;">lcd_controller/ptr_next_3_s3/F</td>
</tr>
<tr>
<td>8.050</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>lcd_controller/clk_count_next_31_s7/I2</td>
</tr>
<tr>
<td>8.872</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_31_s7/F</td>
</tr>
<tr>
<td>11.530</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_next_13_s6/I1</td>
</tr>
<tr>
<td>12.352</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_13_s6/F</td>
</tr>
<tr>
<td>12.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.442</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>41.042</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 44.942%; route: 5.548, 50.857%; tC2Q: 0.458, 4.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.442, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/rs_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/rs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>main_system_inst/rs_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/rs_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>main_system_inst/n346_s4/I2</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">main_system_inst/n346_s4/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/rs_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>main_system_inst/rs_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[0][A]</td>
<td>main_system_inst/rs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_next_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_next_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>main_system_inst/count_next_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_0_s1/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>main_system_inst/n282_s3/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">main_system_inst/n282_s3/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>main_system_inst/count_next_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>main_system_inst/count_next_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>lcd_controller/ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.349</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>lcd_controller/n201_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/n201_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>lcd_controller/ptr_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>lcd_controller/ptr_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_2_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_2_s5/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_2_s5/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/LCD_state_next_2_s11/I0</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_2_s11/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_2_s5/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_next_2_s6/I2</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_2_s6/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>lcd_controller/clk_count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_next_13_s6/I3</td>
</tr>
<tr>
<td>1.722</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_13_s6/F</td>
</tr>
<tr>
<td>1.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_reg_13_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>lcd_controller/clk_count_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>lcd_controller/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>lcd_controller/clk_count_next_3_s6/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_3_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>lcd_controller/clk_count_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>lcd_controller/clk_count_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_next_6_s6/I3</td>
</tr>
<tr>
<td>1.724</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_6_s6/F</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>lcd_controller/clk_count_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_next_5_s6/I2</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_5_s6/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>lcd_controller/clk_count_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_reg_27_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_27_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_next_27_s6/I2</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_27_s6/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_reg_27_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>lcd_controller/clk_count_reg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller/n199_s0/I2</td>
</tr>
<tr>
<td>1.725</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/n199_s0/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller/ptr_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>lcd_controller/ptr_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_next_8_s6/I3</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_8_s6/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.354</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/LCD_state_next_3_s5/I1</td>
</tr>
<tr>
<td>1.726</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_3_s5/F</td>
</tr>
<tr>
<td>1.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_24_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_24_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_next_24_s6/I3</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_24_s6/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_24_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>lcd_controller/clk_count_reg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.350</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller/n198_s0/I3</td>
</tr>
<tr>
<td>1.906</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/n198_s0/F</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/ptr_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>lcd_controller/clk_count_reg_9_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_9_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>lcd_controller/clk_count_next_9_s6/I3</td>
</tr>
<tr>
<td>1.908</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_9_s6/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>lcd_controller/clk_count_reg_9_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>lcd_controller/clk_count_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_reg_28_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_28_s0/Q</td>
</tr>
<tr>
<td>1.352</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_next_28_s6/I3</td>
</tr>
<tr>
<td>1.908</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_28_s6/F</td>
</tr>
<tr>
<td>1.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_reg_28_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[2][A]</td>
<td>lcd_controller/clk_count_reg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/Q</td>
</tr>
<tr>
<td>1.353</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_next_18_s6/I3</td>
</tr>
<tr>
<td>1.909</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_18_s6/F</td>
</tr>
<tr>
<td>1.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_reg_18_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>lcd_controller/clk_count_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_next_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>main_system_inst/count_next_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_5_s0/Q</td>
</tr>
<tr>
<td>1.950</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>main_system_inst/count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_next_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>main_system_inst/count_next_0_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_0_s1/Q</td>
</tr>
<tr>
<td>1.953</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>main_system_inst/count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>main_system_inst/count_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>lcd_controller/LCD_state_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_5_s1/Q</td>
</tr>
<tr>
<td>1.581</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>lcd_controller/LCD_state_next_4_s11/I1</td>
</tr>
<tr>
<td>1.953</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">lcd_controller/LCD_state_next_4_s11/F</td>
</tr>
<tr>
<td>1.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>lcd_controller/LCD_state_reg_4_s6/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>lcd_controller/LCD_state_reg_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/LCD_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>lcd_controller/LCD_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.957</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">lcd_controller/LCD_state_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_controller/LCD_state_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>lcd_controller/LCD_state_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.675%; tC2Q: 0.333, 35.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_controller/clk_count_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>lcd_controller/clk_count_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>lcd_controller/clk_count_next_1_s6/I2</td>
</tr>
<tr>
<td>1.964</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">lcd_controller/clk_count_next_1_s6/F</td>
</tr>
<tr>
<td>1.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" font-weight:bold;">lcd_controller/clk_count_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>lcd_controller/clk_count_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>lcd_controller/clk_count_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.155%; route: 0.245, 25.760%; tC2Q: 0.333, 35.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_next_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>main_system_inst/count_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>main_system_inst/n277_s/I1</td>
</tr>
<tr>
<td>1.985</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">main_system_inst/n277_s/SUM</td>
</tr>
<tr>
<td>1.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>main_system_inst/count_next_5_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>main_system_inst/count_next_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.556%; route: 0.244, 25.133%; tC2Q: 0.333, 34.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_system_inst/count_next_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_system_inst/count_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td>main_system_inst/count_next_2_s0/CLK</td>
</tr>
<tr>
<td>1.347</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C25[1][A]</td>
<td style=" font-weight:bold;">main_system_inst/count_next_2_s0/Q</td>
</tr>
<tr>
<td>1.997</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">main_system_inst/count_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>73</td>
<td>R30C0</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>1.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>main_system_inst/count_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>main_system_inst/count_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.014, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/LCD_state_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/LCD_state_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/ptr_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/ptr_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_31_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_system_inst/data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>main_system_inst/data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>main_system_inst/data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_system_inst/count_next_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>main_system_inst/count_next_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>main_system_inst/count_next_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_controller/clk_count_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_controller/clk_count_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_system_inst/count_next_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>main_system_inst/count_next_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>main_system_inst/count_next_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_system_inst/count_next_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>22.044</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>main_system_inst/count_next_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>gowin_osc_inst/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>gowin_osc_inst/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>41.014</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>main_system_inst/count_next_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>73</td>
<td>clk</td>
<td>27.652</td>
<td>2.044</td>
</tr>
<tr>
<td>32</td>
<td>clk_count_next_31_11</td>
<td>27.920</td>
<td>3.305</td>
</tr>
<tr>
<td>32</td>
<td>clk_count_next_31_12</td>
<td>29.176</td>
<td>1.529</td>
</tr>
<tr>
<td>14</td>
<td>n441_7</td>
<td>32.688</td>
<td>0.830</td>
</tr>
<tr>
<td>13</td>
<td>clk_count_next_15_11</td>
<td>30.437</td>
<td>1.672</td>
</tr>
<tr>
<td>13</td>
<td>count_reg[2]</td>
<td>32.783</td>
<td>1.341</td>
</tr>
<tr>
<td>13</td>
<td>count_reg[3]</td>
<td>32.688</td>
<td>1.346</td>
</tr>
<tr>
<td>12</td>
<td>LCD_state_reg[3]</td>
<td>32.744</td>
<td>1.793</td>
</tr>
<tr>
<td>12</td>
<td>count_reg[0]</td>
<td>34.678</td>
<td>0.840</td>
</tr>
<tr>
<td>11</td>
<td>start_Z</td>
<td>32.934</td>
<td>1.316</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C26</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C25</td>
<td>70.83%</td>
</tr>
<tr>
<td>R13C25</td>
<td>63.89%</td>
</tr>
<tr>
<td>R13C27</td>
<td>62.50%</td>
</tr>
<tr>
<td>R13C33</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C27</td>
<td>59.72%</td>
</tr>
<tr>
<td>R14C33</td>
<td>58.33%</td>
</tr>
<tr>
<td>R15C31</td>
<td>58.33%</td>
</tr>
<tr>
<td>R14C28</td>
<td>56.94%</td>
</tr>
<tr>
<td>R14C26</td>
<td>55.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
