```verilog
module top_module (
    input clk,
    input reset,
    output reg [3:0] q
);

    // Initial block to set the initial state of q
    initial begin
        q = 4'b0001; // Start at 1
    end

    // Always block triggered on the rising edge of the clock
    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0001; // Reset the counter to 1
        end else begin
            if (q == 4'b1010) begin
                q <= 4'b0001; // Reset to 1 when 10 is reached
            end else begin
                q <= q + 1'b1; // Increment the counter
            end
        end
    end

endmodule
```