// Seed: 3478583784
`define pp_4 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  initial begin
    id_3 = 1'b0;
  end
  logic id_4 = 1;
  logic id_5;
  logic id_6 = 1;
  assign id_6 = (id_5);
  assign id_5 = id_2;
  type_12(
      0, id_0, id_2 == 1
  );
endmodule
