#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe360a041c0 .scope module, "tb_Flow_Control_Flow" "tb_Flow_Control_Flow" 2 2;
 .timescale -9 -9;
P_0x7fe360a04330 .param/l "DATA_SIZE" 0 2 3, +C4<00000000000000000000000000001000>;
v0x7fe35f629890_0 .var "CLK", 0 0;
v0x7fe35f629930_0 .var "Data_i", 7 0;
o0x7fe35f5329c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fe35f629a10_0 .net "Data_o", 7 0, o0x7fe35f5329c8;  0 drivers
v0x7fe35f629aa0_0 .var "RESET_n", 0 0;
v0x7fe35f629b30_0 .var "Ready_i", 0 0;
v0x7fe35f629c00_0 .net "Ready_o", 0 0, L_0x7fe360a046a0;  1 drivers
v0x7fe35f629cd0_0 .var "Valid_i", 0 0;
v0x7fe35f629da0_0 .net "Valid_o", 0 0, L_0x7fe360a04540;  1 drivers
S_0x7fe35f704170 .scope module, "F1" "Flow_Control_Flow" 2 8, 3 5 0, S_0x7fe360a041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Valid_i";
    .port_info 1 /INPUT 1 "Ready_i";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET_n";
    .port_info 4 /INPUT 8 "Data_i";
    .port_info 5 /OUTPUT 8 "Data_o";
    .port_info 6 /OUTPUT 1 "Ready_o";
    .port_info 7 /OUTPUT 1 "Valid_o";
L_0x7fe35f629e70 .functor BUFZ 8, v0x7fe35f6272a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fe35f628d00_0 .net "CLK", 0 0, v0x7fe35f629890_0;  1 drivers
v0x7fe35f628da0_0 .net "Data_i", 7 0, v0x7fe35f629930_0;  1 drivers
v0x7fe35f628e40_0 .net "Data_o", 7 0, o0x7fe35f5329c8;  alias, 0 drivers
v0x7fe35f628ef0_0 .net "Data_o_DFF", 7 0, L_0x7fe35f629e70;  1 drivers
v0x7fe35f628fa0_0 .net "Data_o_ram", 7 0, v0x7fe35f628ab0_0;  1 drivers
v0x7fe35f629070_0 .net "LD", 2 0, L_0x7fe360a047d0;  1 drivers
v0x7fe35f629120_0 .net "Q1", 7 0, v0x7fe35f6264b0_0;  1 drivers
v0x7fe35f6291f0_0 .net "Q2", 7 0, v0x7fe35f626ba0_0;  1 drivers
v0x7fe35f6292d0_0 .net "Q3", 7 0, v0x7fe35f6272a0_0;  1 drivers
v0x7fe35f6293e0_0 .net "RESET_n", 0 0, v0x7fe35f629aa0_0;  1 drivers
v0x7fe35f6294f0_0 .net "Ready_i", 0 0, v0x7fe35f629b30_0;  1 drivers
v0x7fe35f629580_0 .net "Ready_o", 0 0, L_0x7fe360a046a0;  alias, 1 drivers
v0x7fe35f629610_0 .net "Valid_i", 0 0, v0x7fe35f629cd0_0;  1 drivers
v0x7fe35f6296a0_0 .net "Valid_o", 0 0, L_0x7fe360a04540;  alias, 1 drivers
v0x7fe35f629730_0 .net "addr", 1 0, v0x7fe35f628350_0;  1 drivers
L_0x7fe360a04930 .part L_0x7fe360a047d0, 0, 1;
L_0x7fe360a049d0 .part L_0x7fe360a047d0, 1, 1;
L_0x7fe360a04af0 .part L_0x7fe360a047d0, 2, 1;
S_0x7fe35f704440 .scope module, "D0" "DFF" 3 20, 4 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET_n";
    .port_info 3 /INPUT 1 "LD";
    .port_info 4 /OUTPUT 8 "Q";
P_0x7fe35f704610 .param/l "DATA_SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fe360804cb0_0 .net "CLK", 0 0, v0x7fe35f629890_0;  alias, 1 drivers
v0x7fe35f626340_0 .net "D", 7 0, v0x7fe35f629930_0;  alias, 1 drivers
v0x7fe35f626400_0 .net "LD", 0 0, L_0x7fe360a04930;  1 drivers
v0x7fe35f6264b0_0 .var "Q", 7 0;
v0x7fe35f626540_0 .net "RESET_n", 0 0, v0x7fe35f629aa0_0;  alias, 1 drivers
E_0x7fe360804690/0 .event negedge, v0x7fe35f626540_0;
E_0x7fe360804690/1 .event posedge, v0x7fe360804cb0_0;
E_0x7fe360804690 .event/or E_0x7fe360804690/0, E_0x7fe360804690/1;
S_0x7fe35f626680 .scope module, "D1" "DFF" 3 21, 4 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET_n";
    .port_info 3 /INPUT 1 "LD";
    .port_info 4 /OUTPUT 8 "Q";
P_0x7fe35f626850 .param/l "DATA_SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fe35f626980_0 .net "CLK", 0 0, v0x7fe35f629890_0;  alias, 1 drivers
v0x7fe35f626a40_0 .net "D", 7 0, v0x7fe35f6264b0_0;  alias, 1 drivers
v0x7fe35f626af0_0 .net "LD", 0 0, L_0x7fe360a049d0;  1 drivers
v0x7fe35f626ba0_0 .var "Q", 7 0;
v0x7fe35f626c40_0 .net "RESET_n", 0 0, v0x7fe35f629aa0_0;  alias, 1 drivers
S_0x7fe35f626d80 .scope module, "D2" "DFF" 3 22, 4 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET_n";
    .port_info 3 /INPUT 1 "LD";
    .port_info 4 /OUTPUT 8 "Q";
P_0x7fe35f626f60 .param/l "DATA_SIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fe35f627090_0 .net "CLK", 0 0, v0x7fe35f629890_0;  alias, 1 drivers
v0x7fe35f627160_0 .net "D", 7 0, v0x7fe35f626ba0_0;  alias, 1 drivers
v0x7fe35f6271f0_0 .net "LD", 0 0, L_0x7fe360a04af0;  1 drivers
v0x7fe35f6272a0_0 .var "Q", 7 0;
v0x7fe35f627340_0 .net "RESET_n", 0 0, v0x7fe35f629aa0_0;  alias, 1 drivers
S_0x7fe35f6274b0 .scope module, "c1" "control" 3 17, 5 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Valid_i";
    .port_info 1 /INPUT 1 "Ready_i";
    .port_info 2 /INPUT 8 "Data_o";
    .port_info 3 /OUTPUT 1 "Valid_o";
    .port_info 4 /OUTPUT 1 "Ready_o";
    .port_info 5 /OUTPUT 3 "LD";
L_0x7fe360a046a0 .functor BUFZ 1, v0x7fe35f629b30_0, C4<0>, C4<0>, C4<0>;
v0x7fe35f627700_0 .net "Data_o", 7 0, v0x7fe35f6272a0_0;  alias, 1 drivers
v0x7fe35f6277b0_0 .net "LD", 2 0, L_0x7fe360a047d0;  alias, 1 drivers
v0x7fe35f627850_0 .net "Ready_i", 0 0, v0x7fe35f629b30_0;  alias, 1 drivers
v0x7fe35f627900_0 .net "Ready_o", 0 0, L_0x7fe360a046a0;  alias, 1 drivers
v0x7fe35f6279a0_0 .net "Valid_i", 0 0, v0x7fe35f629cd0_0;  alias, 1 drivers
v0x7fe35f627a80_0 .net "Valid_o", 0 0, L_0x7fe360a04540;  alias, 1 drivers
L_0x7fe35f563008 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fe35f627b20_0 .net/2u *"_ivl_0", 7 0, L_0x7fe35f563008;  1 drivers
L_0x7fe35f5630e0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fe35f627bd0_0 .net/2u *"_ivl_12", 2 0, L_0x7fe35f5630e0;  1 drivers
L_0x7fe35f563128 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe35f627c80_0 .net/2u *"_ivl_14", 2 0, L_0x7fe35f563128;  1 drivers
v0x7fe35f627d90_0 .net *"_ivl_2", 0 0, L_0x7fe360a04370;  1 drivers
L_0x7fe35f563050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe35f627e30_0 .net/2u *"_ivl_4", 0 0, L_0x7fe35f563050;  1 drivers
L_0x7fe35f563098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe35f627ee0_0 .net/2u *"_ivl_6", 0 0, L_0x7fe35f563098;  1 drivers
L_0x7fe360a04370 .cmp/gt 8, v0x7fe35f6272a0_0, L_0x7fe35f563008;
L_0x7fe360a04540 .functor MUXZ 1, L_0x7fe35f563098, L_0x7fe35f563050, L_0x7fe360a04370, C4<>;
L_0x7fe360a047d0 .functor MUXZ 3, L_0x7fe35f563128, L_0x7fe35f5630e0, v0x7fe35f629cd0_0, C4<>;
S_0x7fe35f628020 .scope module, "count" "counter" 3 18, 6 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Reset_n";
    .port_info 2 /OUTPUT 2 "addr";
v0x7fe35f628230_0 .net "CLK", 0 0, v0x7fe35f629890_0;  alias, 1 drivers
v0x7fe35f6282c0_0 .net "Reset_n", 0 0, v0x7fe35f629aa0_0;  alias, 1 drivers
v0x7fe35f628350_0 .var "addr", 1 0;
S_0x7fe35f628440 .scope module, "ram" "ram_1" 3 19, 7 1 0, S_0x7fe35f704170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x7fe35f628600 .param/l "DATA_DEPTH" 0 7 3, +C4<00000000000000000000000000000010>;
P_0x7fe35f628640 .param/l "DATA_SIZE" 0 7 2, +C4<00000000000000000000000000001000>;
v0x7fe35f628820_0 .net "addr", 1 0, v0x7fe35f628350_0;  alias, 1 drivers
v0x7fe35f6288f0_0 .net "clk", 0 0, v0x7fe35f629890_0;  alias, 1 drivers
v0x7fe35f628a00_0 .net "data_in", 7 0, L_0x7fe35f629e70;  alias, 1 drivers
v0x7fe35f628ab0_0 .var "data_out", 7 0;
v0x7fe35f628b40 .array "ram", 1 0, 7 0;
v0x7fe35f628c10_0 .net "wr_", 0 0, v0x7fe35f629b30_0;  alias, 1 drivers
E_0x7fe35f6287d0 .event posedge, v0x7fe360804cb0_0;
    .scope S_0x7fe35f628020;
T_0 ;
    %wait E_0x7fe360804690;
    %load/vec4 v0x7fe35f6282c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe35f628350_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe35f628350_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe35f628350_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fe35f628350_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fe35f628350_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe35f628440;
T_1 ;
    %wait E_0x7fe35f6287d0;
    %load/vec4 v0x7fe35f628c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fe35f628a00_0;
    %load/vec4 v0x7fe35f628820_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe35f628b40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe35f628820_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fe35f628b40, 4;
    %assign/vec4 v0x7fe35f628ab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe35f704440;
T_2 ;
    %wait E_0x7fe360804690;
    %load/vec4 v0x7fe35f626540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe35f6264b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe35f626400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fe35f626340_0;
    %assign/vec4 v0x7fe35f6264b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fe35f6264b0_0;
    %assign/vec4 v0x7fe35f6264b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe35f626680;
T_3 ;
    %wait E_0x7fe360804690;
    %load/vec4 v0x7fe35f626c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe35f626ba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe35f626af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fe35f626a40_0;
    %assign/vec4 v0x7fe35f626ba0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fe35f626ba0_0;
    %assign/vec4 v0x7fe35f626ba0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe35f626d80;
T_4 ;
    %wait E_0x7fe360804690;
    %load/vec4 v0x7fe35f627340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe35f6272a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe35f6271f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fe35f627160_0;
    %assign/vec4 v0x7fe35f6272a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fe35f6272a0_0;
    %assign/vec4 v0x7fe35f6272a0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe360a041c0;
T_5 ;
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe360a041c0 {0 0 0};
    %vpi_call 2 11 "$dumpfile", "tb_Flow_Control_Flow.vcd" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fe360a041c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629aa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629aa0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fe360a041c0;
T_7 ;
    %delay 10, 0;
    %load/vec4 v0x7fe35f629890_0;
    %inv;
    %store/vec4 v0x7fe35f629890_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe360a041c0;
T_8 ;
    %delay 20, 0;
    %vpi_func 2 19 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v0x7fe35f629930_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fe360a041c0;
T_9 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe35f629b30_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 29 "$stop" {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./src/tb_Flow_Control.v";
    "./src/Flow_Control_Flow_top.v";
    "/Users/alexieshe/Desktop/MyDigitalworks/My_Digitalworks/Summer_campus/CPU_ISA&Microarc/homework/src/DFF.v";
    "/Users/alexieshe/Desktop/MyDigitalworks/My_Digitalworks/Summer_campus/CPU_ISA&Microarc/homework/src/control.v";
    "/Users/alexieshe/Desktop/MyDigitalworks/My_Digitalworks/Summer_campus/CPU_ISA&Microarc/homework/src/counter.v";
    "/Users/alexieshe/Desktop/MyDigitalworks/My_Digitalworks/Summer_campus/CPU_ISA&Microarc/homework/src/ram_1.v";
