![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# ğŸ”€ Multiplexed Digital Processing Unit

> **A multiplexed digital system with 4 specialized processing units**

ğŸ‡«ğŸ‡· [Version franÃ§aise](README_FR.md)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TinyTapeout Interface                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ui_in[7:6] (CTRL)      â”‚ uio_in[7:0] + ui_in[5:0] (DATA)  â”‚
â”‚        â†“               â”‚                â†“                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚ MUX CONTROL â”‚â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â†’â”‚   DEMULTIPLEXER â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                        â”‚              â”‚                    â”‚
â”‚                        â”‚              â†“                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                     â”‚            4 MODULES             â”‚ â”‚
â”‚  â”‚  00: BRENT         01: 1HALF     10: VGA      11: CAM   â”‚ â”‚
â”‚  â”‚ â”Œâ”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”    â”‚ â”‚
â”‚  â”‚ â”‚ â•  â”‚           â”‚ ğŸµ  â”‚       â”‚ ğŸ“º  â”‚      â”‚ ğŸ“‹  â”‚    â”‚ â”‚
â”‚  â”‚ â”‚B-K  â”‚           â”‚1.5bitâ”‚      â”‚ VGA â”‚      â”‚ CAM â”‚    â”‚ â”‚
â”‚  â”‚ â””â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”˜    â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                        â”‚              â†‘                    â”‚
â”‚                        â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚                        â”‚     â”‚   MULTIPLEXER   â”‚           â”‚
â”‚                        â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                        â”‚              â†“                    â”‚
â”‚                        â”‚        uo_out[7:0]                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“‹ Module Documentation

| Module | Description | Documentation |
|--------|-------------|---------------|
| ğŸ”€ **TOP** | Main controller and multiplexing | [ğŸ“– top.md](docs/top.md) |
| â• **BRENT-KUNG** | Optimized parallel adder | [ğŸ“– brent-kung.md](docs/brent-kung.md) |
| ğŸ“º **VGA** | Video signal generator | [ğŸ“– vga.md](docs/vga.md) |
| ğŸµ **1HALF** | Sigma-delta audio latch | [ğŸ“– 1half_latch.md](docs/1half_latch.md) |
| ğŸ“‹ **CAM** | Content-addressable memory | [ğŸ“– cam.md](docs/cam.md) |

## ğŸ›ï¸ Multiplexing Usage

### Module Selection
```
ui_in[7:6] = CTRL[1:0]
â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚CTRL â”‚   MODULE    â”‚     FUNCTION        â”‚
â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 00  â”‚ â• BRENT-K  â”‚ Adder               â”‚
â”‚ 01  â”‚ ğŸµ 1HALF    â”‚ Audio latch         â”‚
â”‚ 10  â”‚ ğŸ“º VGA      â”‚ Video generator     â”‚
â”‚ 11  â”‚ ğŸ“‹ CAM      â”‚ Associative memory  â”‚
â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Data Routing
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   INPUTS     â”‚   MULTIPLEXING  â”‚    OUTPUTS      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ui_in[5:0]   â”‚        â”‚        â”‚                 â”‚
â”‚              â”‚   DEMUX 4:1     â”‚   uo_out[7:0]   â”‚
â”‚ uio_in[7:0]  â”‚        â”‚        â”‚                 â”‚
â”‚              â”‚        â†“        â”‚        â†‘        â”‚
â”‚ clk, rst_n   â”‚   ACTIVE MODULE â”‚    MUX 4:1      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ”Œ Pin Usage

- **`ui_in[7:6]`** : Module selection  
  (00=BRENT, 01=1HALF, 10=VGA, 11=CAM)
- **`ui_in[5:0]` + `uio_in[7:0]`** : Data inputs  
  (14 bits available for modules)
- **`uo_out[7:0]`** : Results from active module

See individual module documentation for specific pin assignments.

## ğŸ“Š Specifications

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ FREQUENCY       â”‚ 66 MHz                  â”‚
â”‚ DATA INPUTS     â”‚ 14 bits available       â”‚
â”‚ CONTROL         â”‚ 2 bits (multiplexing)   â”‚
â”‚ OUTPUTS         â”‚ 8 bits                  â”‚
â”‚ MODULES         â”‚ 4 specialized units     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ—ï¸ Project Architecture

```
ğŸ“ src/
â”œâ”€â”€ ğŸ”§ config.json      # TinyTapeout configuration
â”œâ”€â”€ ğŸ”€ top.v           # Main module + MUX/DEMUX
â”œâ”€â”€ ğŸ”„ mux.v           # Multiplexing utilities
â”œâ”€â”€ â• brent-kung.v    # Brent-Kung adder
â”œâ”€â”€ ğŸµ 1half_latch.v   # Sigma-delta 1.5bit latch
â”œâ”€â”€ ğŸ“º vga.v           # VGA generator + H/V sync
â””â”€â”€ ğŸ“‹ cam.v           # Content-Addressable Memory

ğŸ“ docs/
â”œâ”€â”€ ğŸ“– top.md          # Main module documentation
â”œâ”€â”€ ğŸ“– brent-kung.md   # Adder documentation
â”œâ”€â”€ ğŸ“– vga.md          # VGA documentation
â”œâ”€â”€ ğŸ“– 1half_latch.md  # Audio latch documentation
â””â”€â”€ ğŸ“– cam.md          # CAM memory documentation
```

## ğŸ¯ Applications

- **ğŸµ Audio** : Class D amplifier with sigma-delta modulator
- **ğŸ“º Video** : VGA pattern generator for testing and display  
- **ğŸ§® Computing** : Fast arithmetic for signal processing
- **ğŸ’¾ Memory** : Associative cache and lookup tables

