library verilog;
use verilog.vl_types.all;
entity testbench01 is
    generic(
        test_number     : integer := 8
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of test_number : constant is 1;
end testbench01;
