WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547208 heartbeat IPC: 3.92587 cumulative IPC: 3.92587 (Simulation time: 0 hr 2 min 56 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547209 cumulative IPC: 3.92587 (Simulation time: 0 hr 2 min 56 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547209 (Simulation time: 0 hr 2 min 56 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 6464265 heartbeat IPC: 2.55294 cumulative IPC: 2.55294 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11246071 heartbeat IPC: 2.09127 cumulative IPC: 2.29916 (Simulation time: 0 hr 11 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 15647156 heartbeat IPC: 2.27217 cumulative IPC: 2.29009 (Simulation time: 0 hr 15 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 19962633 heartbeat IPC: 2.31725 cumulative IPC: 2.29682 (Simulation time: 0 hr 20 min 1 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 24769036 heartbeat IPC: 2.08056 cumulative IPC: 2.25005 (Simulation time: 0 hr 23 min 38 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 22221828 cumulative IPC: 2.25004 (Simulation time: 0 hr 23 min 38 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 22221828 (Simulation time: 0 hr 23 min 38 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.25004 instructions: 50000001 cycles: 22221828
CPU 0 Branch Prediction Accuracy: 96.2376% MPKI: 3.63382 Average ROB Occupancy at Mispredict: 71.8187
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.6273
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723711  HIT:     496548  MISS:     227163
LLC LOAD         ACCESS:     307868  HIT:     207599  MISS:     100269
LLC RFO          ACCESS:     264591  HIT:     137799  MISS:     126792
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     151144  HIT:     151144  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 238.117 cycles
cpu0_DTLB TOTAL       ACCESS:    9542693  HIT:    9470342  MISS:      72351
cpu0_DTLB LOAD         ACCESS:    9542693  HIT:    9470342  MISS:      72351
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.85623 cycles
cpu0_ITLB TOTAL       ACCESS:      10317  HIT:      10309  MISS:          8
cpu0_ITLB LOAD         ACCESS:      10317  HIT:      10309  MISS:          8
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 379.25 cycles
cpu0_L1D TOTAL       ACCESS:   11482976  HIT:    6148492  MISS:    5334484
cpu0_L1D LOAD         ACCESS:    7731389  HIT:    4516071  MISS:    3215318
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3750542  HIT:    1631694  MISS:    2118848
cpu0_L1D TRANSLATION  ACCESS:       1045  HIT:        727  MISS:        318
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.1099 cycles
cpu0_L1I TOTAL       ACCESS:      13444  HIT:       9909  MISS:       3535
cpu0_L1I LOAD         ACCESS:      13444  HIT:       9909  MISS:       3535
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 92.6648 cycles
cpu0_L2C TOTAL       ACCESS:    1261762  HIT:     689122  MISS:     572640
cpu0_L2C LOAD         ACCESS:     630702  HIT:     322834  MISS:     307868
cpu0_L2C RFO          ACCESS:     279525  HIT:      14932  MISS:     264593
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351400  HIT:     351329  MISS:         71
cpu0_L2C TRANSLATION  ACCESS:        135  HIT:         27  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 114.882 cycles
cpu0_STLB TOTAL       ACCESS:      15751  HIT:      14894  MISS:        857
cpu0_STLB LOAD         ACCESS:      15751  HIT:      14894  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 265.019 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     138560
  ROW_BUFFER_MISS:      88218
 AVG DBUS CONGESTED CYCLE:    3.93012
 WQ ROW_BUFFER_HIT:      11438
  ROW_BUFFER_MISS:      36119  FULL:          0

