Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 41c928458ba648709b30842d312d84a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testcase2_main_SIM_behav xil_defaultlib.testcase2_main_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clock_scan_sys_clk_wiz
Compiling module xil_defaultlib.clock_scan_sys
Compiling module xil_defaultlib.scan_module_default
Compiling module xil_defaultlib.testcase2_main
Compiling module xil_defaultlib.testcase2_main_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot testcase2_main_SIM_behav
