--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
v6pcieDMA.twr -v 3 -l 30 -nodatasheet -fastpaths v6pcieDMA_routed.ncd
v6pcieDMA.pcf

Design file:              v6pcieDMA_routed.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTREFCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTREFCLK0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3972 paths analyzed, 2698 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y197.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10
    SLICE_X50Y194.C1     net (fanout=2)        1.355   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[10]
    SLICE_X50Y194.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X65Y197.D4     net (fanout=2)        0.957   N262
    SLICE_X65Y197.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X49Y195.C2     net (fanout=2)        1.156   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X49Y195.CMUX   Tilo                  0.281   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X48Y195.A3     net (fanout=2)        0.429   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X48Y195.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1-In1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (0.903ns logic, 3.897ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y193.BMUX   Tshcko                0.482   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1
    SLICE_X50Y192.C1     net (fanout=2)        0.974   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q[1]
    SLICE_X50Y192.C      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X58Y196.B1     net (fanout=2)        1.062   N278
    SLICE_X58Y196.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.C2     net (fanout=2)        0.797   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.CMUX   Tilo                  0.281   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X54Y194.A2     net (fanout=2)        0.805   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X54Y194.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    -------------------------------------------------  ---------------------------
    Total                                      4.686ns (1.048ns logic, 3.638ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.672 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y193.BMUX   Tshcko                0.482   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1
    SLICE_X50Y192.C1     net (fanout=2)        0.974   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q[1]
    SLICE_X50Y192.C      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X50Y192.D1     net (fanout=2)        0.681   N278
    SLICE_X50Y192.D      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X60Y193.D3     net (fanout=2)        0.694   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X60Y193.D      Tilo                  0.105   theTlpControl/tx_Itf/pio_FC_stop_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.B1     net (fanout=1)        0.986   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X65Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X65Y195.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (0.977ns logic, 3.678ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y197.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10
    SLICE_X50Y194.C1     net (fanout=2)        1.355   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[10]
    SLICE_X50Y194.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X65Y197.D4     net (fanout=2)        0.957   N262
    SLICE_X65Y197.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X49Y195.C2     net (fanout=2)        1.156   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X49Y195.CMUX   Tilo                  0.281   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X49Y195.B5     net (fanout=2)        0.220   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X49Y195.CLK    Tas                   0.073   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.943ns logic, 3.688ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y195.DMUX   Tshcko                0.527   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3
    SLICE_X71Y195.B1     net (fanout=2)        1.059   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
    SLICE_X71Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X42Y195.C6     net (fanout=1)        0.925   N260
    SLICE_X42Y195.C      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D4     net (fanout=5)        0.383   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.B1     net (fanout=1)        0.941   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X56Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X56Y195.A4     net (fanout=1)        0.361   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.649ns (0.980ns logic, 3.669ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.496ns (1.163 - 1.659)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_10
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO10 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X61Y198.A1           net (fanout=1)        2.739   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[26]
    SLICE_X61Y198.CLK          Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT21
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_10
    -------------------------------------------------------  ---------------------------
    Total                                            4.252ns (1.513ns logic, 2.739ns route)
                                                             (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.498ns (1.165 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXDATA1 Tgtpcko_RXDATA        0.955   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X54Y194.BX           net (fanout=1)        3.032   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter[1]
    SLICE_X54Y194.CLK          Tdick                 0.044   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1
    -------------------------------------------------------  ---------------------------
    Total                                            4.031ns (0.999ns logic, 3.032ns route)
                                                             (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      -0.503ns (1.160 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.TXRATEDONE Tgtpcko_TXRATEDONE    0.943   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X63Y195.D5              net (fanout=1)        3.009   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_txratedone[0]
    SLICE_X63Y195.CLK             Tas                   0.072   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
                                                                pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_RATE_TXRATEDONE_GND_916_o_MUX_4959_o11
                                                                pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    ----------------------------------------------------------  ---------------------------
    Total                                               4.024ns (1.015ns logic, 3.009ns route)
                                                                (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y195.CMUX   Tshcko                0.525   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2
    SLICE_X71Y195.B4     net (fanout=2)        0.856   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[2]
    SLICE_X71Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X42Y195.C6     net (fanout=1)        0.925   N260
    SLICE_X42Y195.C      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D4     net (fanout=5)        0.383   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.B1     net (fanout=1)        0.941   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X56Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X56Y195.A4     net (fanout=1)        0.361   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (0.978ns logic, 3.466ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.503ns (1.156 - 1.659)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_7
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO7 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X68Y198.C2          net (fanout=1)        2.561   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[23]
    SLICE_X68Y198.CLK         Tas                   0.013   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT141
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_7
    ------------------------------------------------------  ---------------------------
    Total                                           4.012ns (1.451ns logic, 2.561ns route)
                                                            (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.679 - 0.718)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y196.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10
    SLICE_X50Y192.C5     net (fanout=2)        0.745   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[10]
    SLICE_X50Y192.C      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X58Y196.B1     net (fanout=2)        1.062   N278
    SLICE_X58Y196.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.C2     net (fanout=2)        0.797   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.CMUX   Tilo                  0.281   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X54Y194.A2     net (fanout=2)        0.805   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X54Y194.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.945ns logic, 3.409ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.334ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.679 - 0.717)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y195.AMUX   Tshcko                0.485   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4
    SLICE_X71Y195.B3     net (fanout=2)        0.786   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[4]
    SLICE_X71Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X42Y195.C6     net (fanout=1)        0.925   N260
    SLICE_X42Y195.C      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D4     net (fanout=5)        0.383   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.B1     net (fanout=1)        0.941   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X56Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X56Y195.A4     net (fanout=1)        0.361   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.938ns logic, 3.396ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.489ns (1.163 - 1.652)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_2
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.PHYSTATUS Tgtpcko_PHYSTATUS     0.929   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X58Y194.B2             net (fanout=3)        2.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_phystatus[2]
    SLICE_X58Y194.CLK            Tas                   0.073   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1[2]
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_PHYSTATUS[3]_GND_913_o_mux_6_OUT31
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/phystatus_reg1_2
    ---------------------------------------------------------  ---------------------------
    Total                                              3.882ns (1.002ns logic, 2.880ns route)
                                                               (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.672 - 0.718)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y196.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10
    SLICE_X50Y192.C5     net (fanout=2)        0.745   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[10]
    SLICE_X50Y192.C      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X50Y192.D1     net (fanout=2)        0.681   N278
    SLICE_X50Y192.D      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X60Y193.D3     net (fanout=2)        0.694   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X60Y193.D      Tilo                  0.105   theTlpControl/tx_Itf/pio_FC_stop_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.B1     net (fanout=1)        0.986   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X65Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X65Y195.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.874ns logic, 3.449ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.112 - 0.136)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y195.AMUX   Tshcko                0.485   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0
    SLICE_X71Y195.B5     net (fanout=2)        0.720   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q[0]
    SLICE_X71Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X42Y195.C6     net (fanout=1)        0.925   N260
    SLICE_X42Y195.C      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D4     net (fanout=5)        0.383   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X42Y195.D      Tilo                  0.105   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.B1     net (fanout=1)        0.941   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X56Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X56Y195.A4     net (fanout=1)        0.361   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.938ns logic, 3.330ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Skew:      -0.498ns (1.165 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO0 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X55Y197.A2          net (fanout=1)        2.396   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[0]
    SLICE_X55Y197.CLK         Tas                   0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT17
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    ------------------------------------------------------  ---------------------------
    Total                                           3.880ns (1.484ns logic, 2.396ns route)
                                                            (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.496ns (1.163 - 1.659)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO1 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X61Y198.D3          net (fanout=1)        2.367   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[17]
    SLICE_X61Y198.CLK         Tas                   0.054   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT81
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    ------------------------------------------------------  ---------------------------
    Total                                           3.859ns (1.492ns logic, 2.367ns route)
                                                            (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.498ns (1.165 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXDATA0 Tgtpcko_RXDATA        0.955   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X54Y194.AX           net (fanout=1)        2.737   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter[0]
    SLICE_X54Y194.CLK          Tdick                 0.032   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0
    -------------------------------------------------------  ---------------------------
    Total                                            3.724ns (0.987ns logic, 2.737ns route)
                                                             (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.503ns (1.160 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXDATA13 Tgtpcko_RXDATA        0.955   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X62Y198.B2            net (fanout=1)        2.689   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter[13]
    SLICE_X62Y198.CLK           Tas                   0.010   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[15]
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_data_wire_filter[13]_rt
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13
    --------------------------------------------------------  ---------------------------
    Total                                             3.654ns (0.965ns logic, 2.689ns route)
                                                              (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.679 - 0.718)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y198.BQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[15]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13
    SLICE_X51Y195.C1     net (fanout=3)        1.404   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]
    SLICE_X51Y195.C      Tilo                  0.105   theTlpControl/rx_Itf/CplD_Channel/ds_DMA_Bytes_Add_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X56Y193.B2     net (fanout=2)        0.921   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111
    SLICE_X56Y193.B      Tilo                  0.105   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[26]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.D1     net (fanout=1)        0.786   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X56Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X56Y195.C5     net (fanout=1)        0.220   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X56Y195.CLK    Tas                   0.031   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (0.779ns logic, 3.331ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.498ns (1.165 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_13
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO13 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X55Y197.C4           net (fanout=1)        2.246   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[13]
    SLICE_X55Y197.CLK          Tas                   0.073   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[15]
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT51
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_13
    -------------------------------------------------------  ---------------------------
    Total                                            3.757ns (1.511ns logic, 2.246ns route)
                                                             (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 0)
  Clock Path Skew:      -0.500ns (1.163 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXCHARISK0 Tgtpcko_RXCHARISK     0.956   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X58Y193.AX              net (fanout=1)        2.640   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_data_k_wire_filter[0]
    SLICE_X58Y193.CLK             Tdick                 0.032   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                                pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_0
    ----------------------------------------------------------  ---------------------------
    Total                                               3.628ns (0.988ns logic, 2.640ns route)
                                                                (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.497ns (1.166 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO4 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X52Y197.B4          net (fanout=1)        2.280   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[4]
    SLICE_X52Y197.CLK         Tas                   0.029   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT111
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    ------------------------------------------------------  ---------------------------
    Total                                           3.747ns (1.467ns logic, 2.280ns route)
                                                            (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.503ns (1.156 - 1.659)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_8
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO8 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X68Y198.D1          net (fanout=1)        2.264   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[24]
    SLICE_X68Y198.CLK         Tas                   0.031   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT151
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_8
    ------------------------------------------------------  ---------------------------
    Total                                           3.733ns (1.469ns logic, 2.264ns route)
                                                            (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_reg1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.492ns (1.160 - 1.652)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_reg1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.RXVALID Tgtpcko_RXVALID       0.954   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X62Y196.B1           net (fanout=2)        2.636   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid[2]
    SLICE_X62Y196.CLK          Tas                   0.029   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1[2]
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/Mmux_USER_RXVALID_IN_GND_915_o_MUX_4915_o11
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxvalid_reg1
    -------------------------------------------------------  ---------------------------
    Total                                            3.619ns (0.983ns logic, 2.636ns route)
                                                             (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y193.BMUX   Tshcko                0.482   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1
    SLICE_X50Y192.C1     net (fanout=2)        0.974   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q[1]
    SLICE_X50Y192.C      Tilo                  0.105   theTlpControl/Memory_Space/Regs_WrMask_r1[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1111_SW0
    SLICE_X58Y196.B1     net (fanout=2)        1.062   N278
    SLICE_X58Y196.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.C2     net (fanout=2)        0.797   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X58Y193.CMUX   Tilo                  0.281   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X58Y193.A5     net (fanout=2)        0.229   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X58Y193.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1-In1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (1.048ns logic, 3.062ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.672 - 0.723)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y194.CMUX   Tshcko                0.483   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2
    SLICE_X52Y192.C1     net (fanout=2)        0.818   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[2]
    SLICE_X52Y192.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxstatus_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X52Y192.A5     net (fanout=1)        0.217   N284
    SLICE_X52Y192.A      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxstatus_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X60Y193.D6     net (fanout=5)        0.538   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X60Y193.D      Tilo                  0.105   theTlpControl/tx_Itf/pio_FC_stop_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.B1     net (fanout=1)        0.986   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X65Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X65Y195.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.155ns logic, 2.902ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.672 - 0.723)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y194.DMUX   Tshcko                0.485   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3
    SLICE_X52Y192.C2     net (fanout=2)        0.813   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
    SLICE_X52Y192.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxstatus_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3_SW0
    SLICE_X52Y192.A5     net (fanout=1)        0.217   N284
    SLICE_X52Y192.A      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxstatus_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X60Y193.D6     net (fanout=5)        0.538   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd3-In3
    SLICE_X60Y193.D      Tilo                  0.105   theTlpControl/tx_Itf/pio_FC_stop_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.B1     net (fanout=1)        0.986   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o1
    SLICE_X65Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o12
    SLICE_X65Y195.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o11
    SLICE_X65Y195.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o14
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.157ns logic, 2.897ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.503ns (1.156 - 1.659)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO5 Tgtpcko_DRPDO         1.438   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X68Y198.B1          net (fanout=1)        2.241   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_do[21]
    SLICE_X68Y198.CLK         Tas                   0.012   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_918_o_mux_1_OUT121
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5
    ------------------------------------------------------  ---------------------------
    Total                                           3.691ns (1.450ns logic, 2.241ns route)
                                                            (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.039ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.124 - 0.150)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y186.BMUX   Tshcko                0.482   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/resetdone_reg2[2]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_3
    SLICE_X48Y185.D3     net (fanout=1)        0.843   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2[3]
    SLICE_X48Y185.DMUX   Tilo                  0.308   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/load_cnt[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In11
    SLICE_X54Y188.C3     net (fanout=4)        0.828   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In1
    SLICE_X54Y188.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt[2]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In111
    SLICE_X51Y187.B2     net (fanout=2)        0.950   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5-In11
    SLICE_X51Y187.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4-In35
    SLICE_X51Y187.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4-In36
    SLICE_X51Y187.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4-In36
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (1.075ns logic, 2.964ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_7 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_7 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y198.DMUX     Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_7
    PCIE_X0Y0.PIPERX1DATA7 net (fanout=3)        0.725   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.514   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.392ns (-0.333ns logic, 0.725ns route)
                                                         (-84.9% logic, 184.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y198.BQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1
    PCIE_X0Y0.PIPERX1DATA1 net (fanout=3)        0.765   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[1]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.514   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.392ns (-0.373ns logic, 0.765ns route)
                                                         (-95.2% logic, 195.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y198.CQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2
    PCIE_X0Y0.PIPERX1DATA2 net (fanout=2)        0.773   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[2]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.513   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.401ns (-0.372ns logic, 0.773ns route)
                                                         (-92.8% logic, 192.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (0.924 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X58Y193.DQ           Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    PCIE_X0Y0.PIPERX3PHYSTATUS net (fanout=1)        0.771   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
    PCIE_X0Y0.PIPECLK          Tpcickc_MGT3(-Th)     0.506   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.406ns (-0.365ns logic, 0.771ns route)
                                                             (-89.9% logic, 189.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.398ns (0.924 - 0.526)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y195.AMUX     Tshcko                0.182   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4
    PCIE_X0Y0.PIPERX3DATA4 net (fanout=2)        0.755   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[4]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.528   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.409ns (-0.346ns logic, 0.755ns route)
                                                         (-84.6% logic, 184.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y198.AMUX     Tshcko                0.182   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_4
    PCIE_X0Y0.PIPERX1DATA4 net (fanout=2)        0.732   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[4]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT1(-Th)     0.511   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.403ns (-0.329ns logic, 0.732ns route)
                                                         (-81.6% logic, 181.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.398ns (0.924 - 0.526)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X65Y195.AQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd2
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    PCIE_X0Y0.PIPERX0VALID net (fanout=5)        0.728   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT0(-Th)     0.457   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.412ns (-0.316ns logic, 0.728ns route)
                                                         (-76.7% logic, 176.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.396ns (0.924 - 0.528)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y187.CQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_6
    PCIE_X0Y0.PIPERX0DATA6 net (fanout=3)        0.755   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[6]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT0(-Th)     0.486   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.410ns (-0.345ns logic, 0.755ns route)
                                                         (-84.1% logic, 184.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.321ns (1.475 - 1.154)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y196.DMUX   Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/load_cnt[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X62Y197.C4     net (fanout=2)        0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X62Y197.CLK    Tah         (-Th)     0.082   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/txresetdone_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_RATE_DRP_DONE_GND_916_o_MUX_4957_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.099ns logic, 0.433ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y195.BMUX     Tshcko                0.202   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9
    PCIE_X0Y0.PIPERX3DATA9 net (fanout=3)        0.734   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[9]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.523   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.413ns (-0.321ns logic, 0.734ns route)
                                                         (-77.7% logic, 177.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (0.924 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X59Y196.AQ         Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                           pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    PCIE_X0Y0.PIPERX3STATUS0 net (fanout=1)        0.780   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[0]
    PCIE_X0Y0.PIPECLK        Tpcickc_MGT3(-Th)     0.504   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.417ns (-0.363ns logic, 0.780ns route)
                                                           (-87.1% logic, 187.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.397ns (0.924 - 0.527)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y196.CMUX      Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14
    PCIE_X0Y0.PIPERX2DATA14 net (fanout=5)        0.735   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]
    PCIE_X0Y0.PIPECLK       Tpcickc_MGT2(-Th)     0.492   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.424ns (-0.311ns logic, 0.735ns route)
                                                          (-73.3% logic, 173.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.320ns (1.473 - 1.153)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y189.DMUX   Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/load_cnt[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X62Y196.D5     net (fanout=2)        0.440   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X62Y196.CLK    Tah         (-Th)     0.082   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1[2]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_DRP_DONE[3]_GND_913_o_mux_1_OUT41
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.099ns logic, 0.440ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.324ns (1.473 - 1.149)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y190.AMUX   Tshcko                0.182   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X64Y193.D4     net (fanout=4)        0.317   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X64Y193.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.106ns logic, 0.317ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.397ns (0.924 - 0.527)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X63Y196.BQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[11]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9
    PCIE_X0Y0.PIPERX0DATA9 net (fanout=3)        0.771   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[9]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT0(-Th)     0.487   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.425ns (-0.346ns logic, 0.771ns route)
                                                         (-81.4% logic, 181.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.576ns (1.109 - 0.533)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X47Y197.BQ            Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/addr[4]
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_0
    GTPE2_CHANNEL_X0Y4.DRPADDR4 net (fanout=8)        0.581   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg[0]
    GTPE2_CHANNEL_X0Y4.DRPCLK   Tgtpckc_DRPADDR(-Th)     0.109   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    --------------------------------------------------------  ---------------------------
    Total                                             0.613ns (0.032ns logic, 0.581ns route)
                                                              (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.396ns (0.924 - 0.528)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y187.BQ       Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[7]
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_5
    PCIE_X0Y0.PIPERX0DATA5 net (fanout=3)        0.779   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[5]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT0(-Th)     0.486   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.434ns (-0.345ns logic, 0.779ns route)
                                                         (-79.5% logic, 179.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (0.924 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X59Y196.BMUX       Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                           pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    PCIE_X0Y0.PIPERX3STATUS2 net (fanout=1)        0.752   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
    PCIE_X0Y0.PIPECLK        Tpcickc_MGT3(-Th)     0.497   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                           pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.436ns (-0.316ns logic, 0.752ns route)
                                                           (-72.5% logic, 172.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.328ns (1.477 - 1.149)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y190.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X55Y191.B5     net (fanout=4)        0.354   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.094ns logic, 0.354ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.328ns (1.477 - 1.149)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y190.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X55Y191.A5     net (fanout=4)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X55Y191.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.095ns logic, 0.353ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_4 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 0)
  Clock Path Skew:      0.578ns (1.109 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_4 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y194.AQ          Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_4
    GTPE2_CHANNEL_X0Y4.DRPDI4 net (fanout=1)        0.548   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[4]
    GTPE2_CHANNEL_X0Y4.DRPCLK Tgtpckc_DRPDI(-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.628ns (0.080ns logic, 0.548ns route)
                                                            (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.324ns (1.473 - 1.149)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y190.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd3
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X65Y194.A2     net (fanout=4)        0.351   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X65Y194.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.095ns logic, 0.351ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_15 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.399ns (0.924 - 0.525)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_15 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y186.AQ        Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[12]
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_15
    PCIE_X0Y0.PIPERX3DATA15 net (fanout=4)        0.829   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[15]
    PCIE_X0Y0.PIPECLK       Tpcickc_MGT3(-Th)     0.519   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.451ns (-0.378ns logic, 0.829ns route)
                                                          (-83.8% logic, 183.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.393ns (0.924 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y195.BMUX     Tshcko                0.202   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_1
    PCIE_X0Y0.PIPERX3DATA1 net (fanout=3)        0.772   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[1]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.526   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.448ns (-0.324ns logic, 0.772ns route)
                                                         (-72.3% logic, 172.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (0.924 - 0.532)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X52Y195.DQ          Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q
    PCIE_X0Y0.PIPERX2ELECIDLE net (fanout=1)        0.786   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q
    PCIE_X0Y0.PIPECLK         Tpcickc_MGT2(-Th)     0.502   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.448ns (-0.338ns logic, 0.786ns route)
                                                            (-75.4% logic, 175.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      0.393ns (0.924 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X54Y194.DMUX     Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_3
    PCIE_X0Y0.PIPERX0DATA3 net (fanout=2)        0.746   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[3]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT0(-Th)     0.478   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.449ns (-0.297ns logic, 0.746ns route)
                                                         (-66.1% logic, 166.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 0)
  Clock Path Skew:      0.578ns (1.109 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y194.DQ          Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_7
    GTPE2_CHANNEL_X0Y4.DRPDI7 net (fanout=1)        0.558   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
    GTPE2_CHANNEL_X0Y4.DRPCLK Tgtpckc_DRPDI(-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.638ns (0.080ns logic, 0.558ns route)
                                                            (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.393ns (0.924 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X56Y195.AMUX     Tshcko                0.201   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_0
    PCIE_X0Y0.PIPERX3DATA0 net (fanout=3)        0.778   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[0]
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT3(-Th)     0.524   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.455ns (-0.323ns logic, 0.778ns route)
                                                         (-71.0% logic, 171.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.580ns (1.109 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X58Y196.CQ          Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[3]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_2
    GTPE2_CHANNEL_X0Y4.DRPDI2 net (fanout=1)        0.587   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[2]
    GTPE2_CHANNEL_X0Y4.DRPCLK Tgtpckc_DRPDI(-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.644ns (0.057ns logic, 0.587ns route)
                                                            (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_6 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.578ns (1.109 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_6 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X56Y194.CQ          Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[7]
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_6
    GTPE2_CHANNEL_X0Y4.DRPDI6 net (fanout=1)        0.564   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[6]
    GTPE2_CHANNEL_X0Y4.DRPCLK Tgtpckc_DRPDI(-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.644ns (0.080ns logic, 0.564ns route)
                                                            (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Location pin: GTPE2_COMMON_X0Y1.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y7.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Location pin: BUFGCTRL_X0Y1.I1
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q[3]/CLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q_4/CK
  Location pin: SLICE_X22Y195.CLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q[3]/CLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q_4/CK
  Location pin: SLICE_X22Y195.CLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q[3]/CLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q_4/CK
  Location pin: SLICE_X22Y195.CLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q[3]/SR
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q_4/SR
  Location pin: SLICE_X22Y195.SR
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/clock_locked_inv
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q[3]/CLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pl_ltssm_state_q_0/CK
  Location pin: SLICE_X22Y195.CLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRU14 net (fanout=8)        2.137   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[10]
    RAMB36_X1Y47.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.211ns (1.074ns logic, 2.137ns route)
                                                              (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.211ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR10      Tpcicko_RXRAM         0.584   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRL14 net (fanout=8)        2.137   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[10]
    RAMB36_X1Y47.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.211ns (1.074ns logic, 2.137ns route)
                                                              (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR8       Tpcicko_RXRAM         0.554   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRL12 net (fanout=8)        1.967   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[8]
    RAMB36_X1Y47.CLKARDCLKL     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.011ns (1.044ns logic, 1.967ns route)
                                                              (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR8       Tpcicko_RXRAM         0.554   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRU12 net (fanout=8)        1.965   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[8]
    RAMB36_X1Y47.CLKARDCLKU     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.009ns (1.044ns logic, 1.965ns route)
                                                              (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR10      Tpcicko_RXRAM         0.548   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRL14 net (fanout=8)        1.970   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[10]
    RAMB36_X1Y47.CLKARDCLKL     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.008ns (1.038ns logic, 1.970ns route)
                                                              (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR10      Tpcicko_RXRAM         0.548   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRU14 net (fanout=8)        1.968   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[10]
    RAMB36_X1Y47.CLKARDCLKU     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             3.006ns (1.038ns logic, 1.968ns route)
                                                              (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR6       Tpcicko_TXRAM         0.581   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRU10 net (fanout=8)        1.886   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[6]
    RAMB36_X1Y44.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.957ns (1.071ns logic, 1.886ns route)
                                                              (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR6       Tpcicko_TXRAM         0.581   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRL10 net (fanout=8)        1.886   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[6]
    RAMB36_X1Y44.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.957ns (1.071ns logic, 1.886ns route)
                                                              (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR5      Tpcicko_RXRAM         0.596   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRU9 net (fanout=8)        1.864   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X1Y47.CLKBWRCLKU    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.950ns (1.086ns logic, 1.864ns route)
                                                             (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR5      Tpcicko_RXRAM         0.596   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRL9 net (fanout=8)        1.864   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X1Y47.CLKBWRCLKL    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.950ns (1.086ns logic, 1.864ns route)
                                                             (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR3      Tpcicko_RXRAM         0.600   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRU7 net (fanout=8)        1.841   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X1Y47.CLKBWRCLKU    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.931ns (1.090ns logic, 1.841ns route)
                                                             (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR3      Tpcicko_RXRAM         0.600   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRL7 net (fanout=8)        1.841   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X1Y47.CLKBWRCLKL    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.931ns (1.090ns logic, 1.841ns route)
                                                             (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR3      Tpcicko_RXRAM         0.561   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRL7 net (fanout=8)        1.856   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[3]
    RAMB36_X1Y47.CLKARDCLKL    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.907ns (1.051ns logic, 1.856ns route)
                                                             (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR3      Tpcicko_RXRAM         0.561   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRU7 net (fanout=8)        1.855   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[3]
    RAMB36_X1Y47.CLKARDCLKU    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.906ns (1.051ns logic, 1.855ns route)
                                                             (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR1      Tpcicko_RXRAM         0.593   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRU5 net (fanout=8)        1.796   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[1]
    RAMB36_X1Y47.CLKBWRCLKU    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.879ns (1.083ns logic, 1.796ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.812 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR1      Tpcicko_RXRAM         0.593   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRBWRADDRL5 net (fanout=8)        1.796   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[1]
    RAMB36_X1Y47.CLKBWRCLKL    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.879ns (1.083ns logic, 1.796ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR0      Tpcicko_RXRAM         0.600   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRL4 net (fanout=8)        1.787   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[0]
    RAMB36_X1Y47.CLKARDCLKL    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.877ns (1.090ns logic, 1.787ns route)
                                                             (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR8       Tpcicko_TXRAM         0.581   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL12 net (fanout=8)        1.794   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[8]
    RAMB36_X1Y44.CLKARDCLKL     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.865ns (1.071ns logic, 1.794ns route)
                                                              (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR0      Tpcicko_RXRAM         0.600   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRU4 net (fanout=8)        1.786   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[0]
    RAMB36_X1Y47.CLKARDCLKU    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.876ns (1.090ns logic, 1.786ns route)
                                                             (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR8       Tpcicko_TXRAM         0.581   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU12 net (fanout=8)        1.792   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[8]
    RAMB36_X1Y44.CLKARDCLKU     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.863ns (1.071ns logic, 1.792ns route)
                                                              (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR3      Tpcicko_TXRAM         0.584   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRU7 net (fanout=8)        1.781   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[3]
    RAMB36_X1Y44.CLKBWRCLKU    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.855ns (1.074ns logic, 1.781ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.855ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR3      Tpcicko_TXRAM         0.584   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRL7 net (fanout=8)        1.781   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[3]
    RAMB36_X1Y44.CLKBWRCLKL    Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.855ns (1.074ns logic, 1.781ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR1      Tpcicko_RXRAM         0.586   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRL5 net (fanout=8)        1.787   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[1]
    RAMB36_X1Y47.CLKARDCLKL    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.863ns (1.076ns logic, 1.787ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.813 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR1      Tpcicko_RXRAM         0.586   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y47.ADDRARDADDRU5 net (fanout=8)        1.786   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[1]
    RAMB36_X1Y47.CLKARDCLKU    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.862ns (1.076ns logic, 1.786ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR3      Tpcicko_TXRAM         0.582   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL7 net (fanout=8)        1.775   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[3]
    RAMB36_X1Y44.CLKARDCLKL    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.847ns (1.072ns logic, 1.775ns route)
                                                             (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR3      Tpcicko_TXRAM         0.582   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU7 net (fanout=8)        1.773   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[3]
    RAMB36_X1Y44.CLKARDCLKU    Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.845ns (1.072ns logic, 1.773ns route)
                                                             (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR8       Tpcicko_TXRAM         0.576   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRU12 net (fanout=8)        1.775   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[8]
    RAMB36_X1Y44.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.841ns (1.066ns logic, 1.775ns route)
                                                              (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR8       Tpcicko_TXRAM         0.576   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRL12 net (fanout=8)        1.775   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[8]
    RAMB36_X1Y44.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.841ns (1.066ns logic, 1.775ns route)
                                                              (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR10      Tpcicko_TXRAM         0.591   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL14 net (fanout=8)        1.755   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[10]
    RAMB36_X1Y44.CLKARDCLKL     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.836ns (1.081ns logic, 1.755ns route)
                                                              (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR10      Tpcicko_TXRAM         0.591   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU14 net (fanout=8)        1.753   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[10]
    RAMB36_X1Y44.CLKARDCLKU     Trcck_ADDRA           0.490   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                              pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.834ns (1.081ns logic, 1.753ns route)
                                                              (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[57]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[59]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[66]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA61  Tpcicko_TXRAM         0.041   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI7     net (fanout=1)        0.468   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[61]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.213ns (-0.255ns logic, 0.468ns route)
                                                          (-119.7% logic, 219.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA62  Tpcicko_TXRAM         0.045   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI8     net (fanout=1)        0.468   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[62]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.217ns (-0.251ns logic, 0.468ns route)
                                                          (-115.7% logic, 215.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA68  Tpcicko_TXRAM         0.045   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI14    net (fanout=1)        0.468   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[68]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.217ns (-0.251ns logic, 0.468ns route)
                                                          (-115.7% logic, 215.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA60  Tpcicko_TXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI6     net (fanout=1)        0.470   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[60]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.221ns (-0.249ns logic, 0.470ns route)
                                                          (-112.7% logic, 212.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.408 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA29  Tpcicko_TXRAM         0.022   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y43.DIADI11    net (fanout=1)        0.488   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[29]
    RAMB36_X1Y43.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.214ns (-0.274ns logic, 0.488ns route)
                                                          (-128.0% logic, 228.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA56  Tpcicko_TXRAM         0.046   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI2     net (fanout=1)        0.472   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[56]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.222ns (-0.250ns logic, 0.472ns route)
                                                          (-112.6% logic, 212.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA58  Tpcicko_TXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI4     net (fanout=1)        0.472   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[58]
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.223ns (-0.249ns logic, 0.472ns route)
                                                          (-111.7% logic, 211.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.412 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA38  Tpcicko_TXRAM         0.048   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y42.DIADI2     net (fanout=1)        0.475   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[38]
    RAMB36_X1Y42.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.227ns (-0.248ns logic, 0.475ns route)
                                                          (-109.3% logic, 209.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA67  Tpcicko_TXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI13    net (fanout=1)        0.484   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[67]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.235ns (-0.249ns logic, 0.484ns route)
                                                          (-106.0% logic, 206.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.412 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA40  Tpcicko_TXRAM         0.048   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y42.DIADI4     net (fanout=1)        0.480   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[40]
    RAMB36_X1Y42.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.232ns (-0.248ns logic, 0.480ns route)
                                                          (-106.9% logic, 206.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.408 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA26  Tpcicko_TXRAM         0.026   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y43.DIADI8     net (fanout=1)        0.499   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[26]
    RAMB36_X1Y43.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.229ns (-0.270ns logic, 0.499ns route)
                                                          (-117.9% logic, 217.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA55  Tpcicko_TXRAM         0.042   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI1     net (fanout=1)        0.492   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[55]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.238ns (-0.254ns logic, 0.492ns route)
                                                          (-106.7% logic, 206.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.408 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA25  Tpcicko_TXRAM         0.027   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y43.DIADI7     net (fanout=1)        0.501   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[25]
    RAMB36_X1Y43.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.232ns (-0.269ns logic, 0.501ns route)
                                                          (-115.9% logic, 215.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA5   Tpcicko_RXRAM         0.043   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI5     net (fanout=1)        0.482   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[5]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.229ns (-0.253ns logic, 0.482ns route)
                                                          (-110.5% logic, 210.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA6   Tpcicko_RXRAM         0.040   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI6     net (fanout=1)        0.486   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[6]
    RAMB36_X1Y45.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.230ns (-0.256ns logic, 0.486ns route)
                                                          (-111.3% logic, 211.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA4   Tpcicko_RXRAM         0.041   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI4     net (fanout=1)        0.485   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[4]
    RAMB36_X1Y45.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.230ns (-0.255ns logic, 0.485ns route)
                                                          (-110.9% logic, 210.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.408 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA22  Tpcicko_TXRAM         0.023   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y43.DIADI4     net (fanout=1)        0.506   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[22]
    RAMB36_X1Y43.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.233ns (-0.273ns logic, 0.506ns route)
                                                          (-117.2% logic, 217.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA11  Tpcicko_RXRAM         0.046   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI11    net (fanout=1)        0.482   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[11]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.232ns (-0.250ns logic, 0.482ns route)
                                                          (-107.8% logic, 207.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA13  Tpcicko_RXRAM         0.048   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI13    net (fanout=1)        0.482   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[13]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.234ns (-0.248ns logic, 0.482ns route)
                                                          (-106.0% logic, 206.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA10  Tpcicko_RXRAM         0.045   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI10    net (fanout=1)        0.485   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[10]
    RAMB36_X1Y45.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.234ns (-0.251ns logic, 0.485ns route)
                                                          (-107.3% logic, 207.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA3   Tpcicko_RXRAM         0.042   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI3     net (fanout=1)        0.489   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[3]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.235ns (-0.254ns logic, 0.489ns route)
                                                          (-108.1% logic, 208.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA7   Tpcicko_RXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI7     net (fanout=1)        0.485   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[7]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.236ns (-0.249ns logic, 0.485ns route)
                                                          (-105.5% logic, 205.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA15  Tpcicko_RXRAM         0.048   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI15    net (fanout=1)        0.486   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[15]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.238ns (-0.248ns logic, 0.486ns route)
                                                          (-104.2% logic, 204.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA65  Tpcicko_TXRAM         0.038   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI11    net (fanout=1)        0.507   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[65]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.249ns (-0.258ns logic, 0.507ns route)
                                                          (-103.6% logic, 203.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA12  Tpcicko_RXRAM         0.046   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI12    net (fanout=1)        0.489   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[12]
    RAMB36_X1Y45.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.239ns (-0.250ns logic, 0.489ns route)
                                                          (-104.6% logic, 204.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.405 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWDATA9   Tpcicko_RXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.DIADI9     net (fanout=1)        0.489   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_wdata[9]
    RAMB36_X1Y45.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.240ns (-0.249ns logic, 0.489ns route)
                                                          (-103.8% logic, 203.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA63  Tpcicko_TXRAM         0.035   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI9     net (fanout=1)        0.522   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[63]
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.261ns (-0.261ns logic, 0.522ns route)
                                                          (-100.0% logic, 200.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y47.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y47.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y47.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y47.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y42.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y42.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y42.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y42.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X2Y46.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X2Y46.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X2Y46.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X2Y46.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y41.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y41.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y41.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y41.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y45.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y45.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y45.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y45.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y44.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y44.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y44.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y44.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y46.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y46.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y46.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y46.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y43.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 275376 paths analyzed, 30446 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.971ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_19
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_19
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_16
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_16
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_10
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_10
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_8
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_8
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_30
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/reg09_rd_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/reg09_rd_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.DMUX   Topad                 0.779   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X67Y159.CE     net (fanout=7)        0.723   ad9467_1/_n0898_inv
    SLICE_X67Y159.CLK    Tceck                 0.168   ad9467_1/reg09_rd[19]
                                                       ad9467_1/reg09_rd_30
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (3.515ns logic, 4.421ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y152.CE     net (fanout=8)        0.760   ad9467_1/n0019
    SLICE_X63Y152.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[3]
                                                       ad9467_1/debug_data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.893ns (3.435ns logic, 4.458ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y153.CE     net (fanout=8)        0.756   ad9467_1/n0019
    SLICE_X63Y153.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[7]
                                                       ad9467_1/debug_data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (3.435ns logic, 4.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y155.CE     net (fanout=8)        0.727   ad9467_1/n0019
    SLICE_X63Y155.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[15]
                                                       ad9467_1/debug_data1_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.435ns logic, 4.425ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y155.CE     net (fanout=8)        0.727   ad9467_1/n0019
    SLICE_X63Y155.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[15]
                                                       ad9467_1/debug_data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.435ns logic, 4.425ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y155.CE     net (fanout=8)        0.727   ad9467_1/n0019
    SLICE_X63Y155.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[15]
                                                       ad9467_1/debug_data1_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.435ns logic, 4.425ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X6Y38.DOBDO2  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X140Y189.D6    net (fanout=1)        1.257   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb[2]
    SLICE_X140Y189.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[12]
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X72Y159.A1     net (fanout=1)        2.441   eb_dout[12]
    SLICE_X72Y159.CMUX   Topac                 0.699   ad9467_1/reg06_rd
                                                       ad9467_1/n0019<63>_wg_lut<8>
                                                       ad9467_1/_n0898_inv1_cy
    SLICE_X63Y155.CE     net (fanout=8)        0.727   ad9467_1/n0019
    SLICE_X63Y155.CLK    Tceck                 0.168   ad9467_1/debug_data1_reg[15]
                                                       ad9467_1/debug_data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.435ns logic, 4.425ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y160.DQ        Tcko                  0.141   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58
    RAMB36_X2Y32.DIBDI22    net (fanout=1)        0.218   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.063ns (-0.155ns logic, 0.218ns route)
                                                          (-246.0% logic, 346.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_57 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_57 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y160.BQ        Tcko                  0.141   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_58
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_57
    RAMB36_X2Y32.DIBDI21    net (fanout=1)        0.220   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_57
    RAMB36_X2Y32.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.065ns (-0.155ns logic, 0.220ns route)
                                                          (-238.5% logic, 338.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_25 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_25 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y159.BQ        Tcko                  0.141   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_27
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_25
    RAMB36_X2Y32.DIADI25    net (fanout=1)        0.240   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_25
    RAMB36_X2Y32.CLKBWRCLKU Trckd_DIA   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.085ns (-0.155ns logic, 0.240ns route)
                                                          (-182.4% logic, 282.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/Memory_Space/Last_Ctrl_Word_ds_21 (FF)
  Destination:          theTlpControl/Memory_Space/DMA_ds_Control_i_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/Memory_Space/Last_Ctrl_Word_ds_21 to theTlpControl/Memory_Space/DMA_ds_Control_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y177.CQ     Tcko                  0.141   theTlpControl/Memory_Space/Last_Ctrl_Word_ds[22]
                                                       theTlpControl/Memory_Space/Last_Ctrl_Word_ds_21
    SLICE_X46Y177.B6     net (fanout=2)        0.064   theTlpControl/Memory_Space/Last_Ctrl_Word_ds[21]
    SLICE_X46Y177.CLK    Tah         (-Th)     0.076   theTlpControl/Memory_Space/DMA_ds_Control_i[23]
                                                       theTlpControl/Memory_Space/Mmux_DMA_ds_Control_i[63]_DMA_ds_Control_i[63]_mux_359_OUT141
                                                       theTlpControl/Memory_Space/DMA_ds_Control_i_21
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.065ns logic, 0.064ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_15 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_15 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y188.BQ     Tcko                  0.141   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_18
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_15
    SLICE_X18Y187.BX     net (fanout=1)        0.098   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_15
    SLICE_X18Y187.CLK    Tdh         (-Th)     0.109   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[17]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.032ns logic, 0.098ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_14 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_14 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y188.AQ     Tcko                  0.141   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_18
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_14
    SLICE_X18Y187.AX     net (fanout=1)        0.098   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_14
    SLICE_X18Y187.CLK    Tdh         (-Th)     0.102   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[17]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/Memory_Space/reg03_td_i_7 (FF)
  Destination:          ad9467_1/reg03_strobe_length_cur_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/Memory_Space/reg03_td_i_7 to ad9467_1/reg03_strobe_length_cur_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y160.DQ     Tcko                  0.141   reg03_td[7]
                                                       theTlpControl/Memory_Space/reg03_td_i_7
    SLICE_X72Y160.D5     net (fanout=1)        0.079   reg03_td[7]
    SLICE_X72Y160.CLK    Tah         (-Th)     0.082   ad9467_1/reg03_strobe_length_cur[3]
                                                       reg03_td[7]_rt
                                                       ad9467_1/reg03_strobe_length_cur_7
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.059ns logic, 0.079ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp_5 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/tRAM_AddrB_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp_5 to theTlpControl/rx_Itf/Downstream_DMA_Engine/tRAM_AddrB_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y195.CQ     Tcko                  0.141   theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp[3]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp_5
    SLICE_X37Y195.CX     net (fanout=3)        0.077   theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp[5]
    SLICE_X37Y195.CLK    Tckdi       (-Th)     0.076   theTlpControl/rx_Itf/Downstream_DMA_Engine/Tag_DMA_dsp[3]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/tRAM_AddrB_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.065ns logic, 0.077ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tlast (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tlast to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y190.CQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tkeep
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tlast
    PCIE_X0Y0.TRNTEOF    net (fanout=2)        0.488   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tlast
    PCIE_X0Y0.USERCLK2   Tpcickd_TRN (-Th)     0.486   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (-0.345ns logic, 0.488ns route)
                                                       (-241.3% logic, 341.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/Memory_Space/reg03_td_i_4 (FF)
  Destination:          ad9467_1/reg03_strobe_length_cur_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/Memory_Space/reg03_td_i_4 to ad9467_1/reg03_strobe_length_cur_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y160.AQ     Tcko                  0.141   reg03_td[7]
                                                       theTlpControl/Memory_Space/reg03_td_i_4
    SLICE_X72Y160.A5     net (fanout=1)        0.086   reg03_td[4]
    SLICE_X72Y160.CLK    Tah         (-Th)     0.083   ad9467_1/reg03_strobe_length_cur[3]
                                                       reg03_td[4]_rt
                                                       ad9467_1/reg03_strobe_length_cur_4
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.058ns logic, 0.086ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_42 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_72 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_42 to theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y174.BQ     Tcko                  0.141   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i[40]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_42
    SLICE_X39Y174.C6     net (fanout=1)        0.050   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i[42]
    SLICE_X39Y174.CLK    Tah         (-Th)     0.047   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[73]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/Mmux_DMA_State[2]_ChBuf_WrDin_i[127]_wide_mux_34_OUT941
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_72
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.094ns logic, 0.050ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_34 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_34 to theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y172.BQ     Tcko                  0.141   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i[32]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i_34
    SLICE_X39Y172.C6     net (fanout=1)        0.050   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_Calculation/DMA_BDA_fsm_i[34]
    SLICE_X39Y172.CLK    Tah         (-Th)     0.047   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[65]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/Mmux_DMA_State[2]_ChBuf_WrDin_i[127]_wide_mux_34_OUT851
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.094ns logic, 0.050ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y189.AQ     Tcko                  0.141   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1[19]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy
    PCIE_X0Y0.TRNTSRCRDY net (fanout=2)        0.502   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tsrc_rdy
    PCIE_X0Y0.USERCLK2   Tpcickd_TRN (-Th)     0.499   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.358ns logic, 0.502ns route)
                                                       (-248.6% logic, 348.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_16 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_16 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y188.CQ     Tcko                  0.141   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_18
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_16
    SLICE_X18Y187.CX     net (fanout=1)        0.099   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_16
    SLICE_X18Y187.CLK    Tdh         (-Th)     0.094   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[17]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.047ns logic, 0.099ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50 (FF)
  Destination:          theTlpControl/tx_Itf/usTlp_Qout_to_TLP_84 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50 to theTlpControl/tx_Itf/usTlp_Qout_to_TLP_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y170.DQ     Tcko                  0.141   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i[50]
                                                       theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50
    SLICE_X40Y170.C5     net (fanout=1)        0.088   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i[50]
    SLICE_X40Y170.CLK    Tah         (-Th)     0.082   theTlpControl/tx_Itf/usTlp_Qout_to_TLP[117]
                                                       theTlpControl/tx_Itf/Mmux_GND_157_o_usTlp_Qout[61]_mux_16_OUT961
                                                       theTlpControl/tx_Itf/usTlp_Qout_to_TLP_84
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.059ns logic, 0.088ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/debug_data2_reg_31 (FF)
  Destination:          ad9467_1/reg10_rd_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/debug_data2_reg_31 to ad9467_1/reg10_rd_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y172.DQ     Tcko                  0.141   ad9467_1/debug_data2_reg[31]
                                                       ad9467_1/debug_data2_reg_31
    SLICE_X64Y172.D5     net (fanout=2)        0.090   ad9467_1/debug_data2_reg[31]
    SLICE_X64Y172.CLK    Tah         (-Th)     0.082   ad9467_1/reg10_rd[23]
                                                       ad9467_1/debug_data2_reg[31]_rt
                                                       ad9467_1/reg10_rd_31
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.059ns logic, 0.090ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_62 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[62].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_62 to theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[62].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y172.AQ     Tcko                  0.141   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[65]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_62
    SLICE_X36Y172.BX     net (fanout=1)        0.117   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[62]
    SLICE_X36Y172.CLK    Tdh         (-Th)     0.109   theTlpControl/dsMRd_Qout[64]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[62].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.032ns logic, 0.117ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64 (FF)
  Destination:          theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[64].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64 to theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[64].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y172.CQ     Tcko                  0.141   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[65]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i_64
    SLICE_X36Y172.DX     net (fanout=1)        0.117   theTlpControl/rx_Itf/Downstream_DMA_Engine/ds_DMA_StateMachine/ChBuf_WrDin_i[64]
    SLICE_X36Y172.CLK    Tdh         (-Th)     0.108   theTlpControl/dsMRd_Qout[64]
                                                       theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[64].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.033ns logic, 0.117ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/prog_full_q (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_aFull_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/prog_full_q to theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_aFull_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y152.AQ     Tcko                  0.141   theTlpControl/tx_Itf/mbuf_aFull
                                                       theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/prog_full_q
    SLICE_X40Y152.A5     net (fanout=1)        0.086   theTlpControl/tx_Itf/mbuf_aFull
    SLICE_X40Y152.CLK    Tah         (-Th)     0.075   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_aFull_r1
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_aFull_i_mbuf_UserFull_i_OR_651_o1
                                                       theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_aFull_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.066ns logic, 0.086ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_18 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_18 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y160.CQ        Tcko                  0.141   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_19
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_18
    RAMB36_X2Y32.DIADI18    net (fanout=1)        0.307   theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_18
    RAMB36_X2Y32.CLKBWRCLKL Trckd_DIA   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.152ns (-0.155ns logic, 0.307ns route)
                                                          (-102.0% logic, 202.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i_8 (FF)
  Destination:          theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i_8 to theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y186.DQ     Tcko                  0.141   theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i[8]
                                                       theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i_8
    SLICE_X72Y186.C5     net (fanout=1)        0.088   theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_Calculation/DMA_Snout_Length_i[8]
    SLICE_X72Y186.CLK    Tah         (-Th)     0.076   theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i[7]
                                                       theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/Mmux_DMA_State[2]_ChBuf_WrDin_i[127]_wide_mux_34_OUT911
                                                       theTlpControl/rx_Itf/Upstream_DMA_Engine/us_DMA_StateMachine/ChBuf_WrDin_i_6
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.065ns logic, 0.088ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50 (FF)
  Destination:          theTlpControl/tx_Itf/usTlp_Qout_to_TLP_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50 to theTlpControl/tx_Itf/usTlp_Qout_to_TLP_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y170.DQ     Tcko                  0.141   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i[50]
                                                       theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i_50
    SLICE_X40Y170.C5     net (fanout=1)        0.088   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_i[50]
    SLICE_X40Y170.CLK    Tah         (-Th)     0.076   theTlpControl/tx_Itf/usTlp_Qout_to_TLP[117]
                                                       theTlpControl/tx_Itf/Mmux_GND_157_o_usTlp_Qout[61]_mux_16_OUT191
                                                       theTlpControl/tx_Itf/usTlp_Qout_to_TLP_116
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.065ns logic, 0.088ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_66 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[66].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_66 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[66].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y193.BQ     Tcko                  0.141   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_96
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_66
    SLICE_X8Y193.AX      net (fanout=1)        0.115   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_66
    SLICE_X8Y193.CLK     Tdh         (-Th)     0.102   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[96]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[66].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.039ns logic, 0.115ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9467_1/debug_data2_reg_28 (FF)
  Destination:          ad9467_1/reg10_rd_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9467_1/debug_data2_reg_28 to ad9467_1/reg10_rd_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y172.AQ     Tcko                  0.141   ad9467_1/debug_data2_reg[31]
                                                       ad9467_1/debug_data2_reg_28
    SLICE_X64Y172.A5     net (fanout=2)        0.097   ad9467_1/debug_data2_reg[28]
    SLICE_X64Y172.CLK    Tah         (-Th)     0.083   ad9467_1/reg10_rd[23]
                                                       ad9467_1/debug_data2_reg[28]_rt
                                                       ad9467_1/reg10_rd_28
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.058ns logic, 0.097ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/Memory_Space/Last_Ctrl_Word_ds_29 (FF)
  Destination:          theTlpControl/Memory_Space/DMA_ds_Control_i_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/Memory_Space/Last_Ctrl_Word_ds_29 to theTlpControl/Memory_Space/DMA_ds_Control_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y178.CQ     Tcko                  0.141   theTlpControl/Memory_Space/Last_Ctrl_Word_ds[30]
                                                       theTlpControl/Memory_Space/Last_Ctrl_Word_ds_29
    SLICE_X50Y178.B6     net (fanout=2)        0.067   theTlpControl/Memory_Space/Last_Ctrl_Word_ds[29]
    SLICE_X50Y178.CLK    Tah         (-Th)     0.047   theTlpControl/Memory_Space/DMA_ds_Control_i[31]
                                                       theTlpControl/Memory_Space/Mmux_DMA_ds_Control_i[63]_DMA_ds_Control_i[63]_mux_359_OUT221
                                                       theTlpControl/Memory_Space/DMA_ds_Control_i_29
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.094ns logic, 0.067ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[111].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[111].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y195.BQ     Tcko                  0.164   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
    SLICE_X42Y194.BX     net (fanout=1)        0.108   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_111
    SLICE_X42Y194.CLK    Tdh         (-Th)     0.109   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[113]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[111].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.055ns logic, 0.108ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_63 (FF)
  Destination:          theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[63].gv4.srl16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_63 to theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[63].gv4.srl16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y194.CQ     Tcko                  0.164   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_64
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_63
    SLICE_X10Y195.BX     net (fanout=1)        0.108   theTlpControl/rx_Itf/MRd_Channel/pioCplD_din_63
    SLICE_X10Y195.CLK    Tdh         (-Th)     0.109   theTlpControl/rx_Itf/MRd_Channel/pioCplD_Qout_wire[65]
                                                       theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[63].gv4.srl16
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.055ns logic, 0.108ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/Trn_Qout_reg_53 (FF)
  Destination:          theTlpControl/tx_Itf/trn_td_i_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/Trn_Qout_reg_53 to theTlpControl/tx_Itf/trn_td_i_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y173.BQ     Tcko                  0.164   theTlpControl/tx_Itf/Trn_Qout_reg[56]
                                                       theTlpControl/tx_Itf/Trn_Qout_reg_53
    SLICE_X21Y173.C6     net (fanout=1)        0.048   theTlpControl/tx_Itf/Trn_Qout_reg[53]
    SLICE_X21Y173.CLK    Tah         (-Th)     0.047   trn_td[53]
                                                       theTlpControl/tx_Itf/Mmux_TxTrn_State[3]_X_136_o_wide_mux_102_OUT147
                                                       theTlpControl/tx_Itf/trn_td_i_53
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.117ns logic, 0.048ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_17 (FF)
  Destination:          theTlpControl/tx_Itf/Trn_Qout_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_17 to theTlpControl/tx_Itf/Trn_Qout_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y187.CQ     Tcko                  0.164   theTlpControl/tx_Itf/dsMRd_Qout_to_TLP[20]
                                                       theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_17
    SLICE_X37Y187.B6     net (fanout=1)        0.049   theTlpControl/tx_Itf/dsMRd_Qout_to_TLP[17]
    SLICE_X37Y187.CLK    Tah         (-Th)     0.047   theTlpControl/tx_Itf/Trn_Qout_reg[19]
                                                       theTlpControl/tx_Itf/Trn_Qout_wire<17>1
                                                       theTlpControl/tx_Itf/Trn_Qout_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.117ns logic, 0.049ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_73 (FF)
  Destination:          theTlpControl/tx_Itf/Trn_Qout_reg_73 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_73 to theTlpControl/tx_Itf/Trn_Qout_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y164.BQ     Tcko                  0.164   theTlpControl/tx_Itf/dsMRd_Qout_to_TLP[77]
                                                       theTlpControl/tx_Itf/dsMRd_Qout_to_TLP_73
    SLICE_X37Y164.D6     net (fanout=1)        0.051   theTlpControl/tx_Itf/dsMRd_Qout_to_TLP[73]
    SLICE_X37Y164.CLK    Tah         (-Th)     0.047   theTlpControl/tx_Itf/Trn_Qout_reg[73]
                                                       theTlpControl/tx_Itf/Trn_Qout_wire<73>1
                                                       theTlpControl/tx_Itf/Trn_Qout_reg_73
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.117ns logic, 0.051ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y38.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X7Y38.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X8Y31.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X8Y31.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y39.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y39.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y37.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y37.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y29.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y30.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y30.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y29.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y29.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y32.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X4Y32.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y27.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y27.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X8Y28.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X8Y28.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y31.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y31.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y37.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y37.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y33.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y33.CLKBWRCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y26.CLKBWRCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 727 paths analyzed, 471 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.238ns.
--------------------------------------------------------------------------------
Slack (setup paths):    11.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y194.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X70Y195.A1     net (fanout=21)       2.258   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X70Y195.AMUX   Tilo                  0.277   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT32
    SLICE_X52Y194.A6     net (fanout=1)        1.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT31
    SLICE_X52Y194.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT33
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (0.743ns logic, 3.304ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X69Y194.D5     net (fanout=21)       1.499   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X69Y194.D      Tilo                  0.105   theTlpControl/Memory_Space/DMA_us_PA_i[23]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.B2     net (fanout=1)        1.390   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X58Y192.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X58Y192.A4     net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (0.664ns logic, 3.242ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          16.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (1.552 - 1.258)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X66Y193.AQ             Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y7.TXRATE0   net (fanout=3)        3.126   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXRATE        0.572   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              4.131ns (1.005ns logic, 3.126ns route)
                                                               (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          16.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (1.552 - 1.258)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X66Y193.AQ             Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y7.RXRATE0   net (fanout=3)        3.113   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
    GTPE2_CHANNEL_X0Y7.RXUSRCLK2 Tgtpcck_RXRATE        0.572   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              4.118ns (1.005ns logic, 3.113ns route)
                                                               (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.127 - 0.154)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.CQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X69Y194.D4     net (fanout=19)       1.243   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[2]
    SLICE_X69Y194.D      Tilo                  0.105   theTlpControl/Memory_Space/DMA_us_PA_i[23]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.B2     net (fanout=1)        1.390   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X58Y192.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X58Y192.A4     net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.718ns logic, 2.986ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.112 - 0.136)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X70Y195.A2     net (fanout=14)       1.794   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X70Y195.AMUX   Tilo                  0.274   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT32
    SLICE_X52Y194.A6     net (fanout=1)        1.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT31
    SLICE_X52Y194.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT33
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (0.686ns logic, 2.840ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.668 - 0.724)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X64Y195.D3     net (fanout=14)       1.589   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X64Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X64Y195.B1     net (fanout=1)        0.551   N214
    SLICE_X64Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CE     net (fanout=1)        0.590   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CLK    Tceck                 0.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.725ns logic, 2.730ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.668 - 0.724)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X64Y195.D3     net (fanout=14)       1.589   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X64Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X64Y195.B1     net (fanout=1)        0.551   N214
    SLICE_X64Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CE     net (fanout=1)        0.590   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CLK    Tceck                 0.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.725ns logic, 2.730ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.668 - 0.724)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X64Y195.D3     net (fanout=14)       1.589   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X64Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X64Y195.B1     net (fanout=1)        0.551   N214
    SLICE_X64Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CE     net (fanout=1)        0.590   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CLK    Tceck                 0.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.725ns logic, 2.730ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.668 - 0.724)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X64Y195.D3     net (fanout=14)       1.589   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X64Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X64Y195.B1     net (fanout=1)        0.551   N214
    SLICE_X64Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CE     net (fanout=1)        0.590   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X70Y195.CLK    Tceck                 0.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.725ns logic, 2.730ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y196.DQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X61Y195.D5     net (fanout=19)       1.373   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X61Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X61Y195.B1     net (fanout=1)        0.546   N218
    SLICE_X61Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CE     net (fanout=1)        0.791   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.757ns logic, 2.710ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y196.DQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X61Y195.D5     net (fanout=19)       1.373   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X61Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X61Y195.B1     net (fanout=1)        0.546   N218
    SLICE_X61Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CE     net (fanout=1)        0.791   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.757ns logic, 2.710ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y196.DQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X61Y195.D5     net (fanout=19)       1.373   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X61Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X61Y195.B1     net (fanout=1)        0.546   N218
    SLICE_X61Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CE     net (fanout=1)        0.791   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.757ns logic, 2.710ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.680 - 0.713)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y196.DQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X61Y195.D5     net (fanout=19)       1.373   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X61Y195.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X61Y195.B1     net (fanout=1)        0.546   N218
    SLICE_X61Y195.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CE     net (fanout=1)        0.791   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X50Y195.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (0.757ns logic, 2.710ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y192.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X66Y193.C1     net (fanout=5)        1.393   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.934ns logic, 2.497ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y192.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X66Y193.C1     net (fanout=5)        1.393   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.934ns logic, 2.497ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y192.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X66Y193.C1     net (fanout=5)        1.393   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.934ns logic, 2.497ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y192.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X66Y193.C1     net (fanout=5)        1.393   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (0.934ns logic, 2.497ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.677 - 0.714)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y195.BMUX   Tshcko                0.528   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X69Y194.D1     net (fanout=6)        0.803   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X69Y194.D      Tilo                  0.105   theTlpControl/Memory_Space/DMA_us_PA_i[23]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.B2     net (fanout=1)        1.390   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X58Y192.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X58Y192.A4     net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X58Y192.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (0.813ns logic, 2.546ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.680 - 0.723)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y197.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X73Y196.D5     net (fanout=14)       1.740   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X73Y196.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT411
    SLICE_X50Y195.C5     net (fanout=2)        0.965   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT41
    SLICE_X50Y195.CLK    Tas                   0.073   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<2>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.611ns logic, 2.705ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.676 - 0.719)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    SLICE_X57Y190.A1     net (fanout=6)        1.318   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[0]
    SLICE_X57Y190.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg[27]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT121
    SLICE_X61Y191.B1     net (fanout=3)        0.986   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT12
    SLICE_X61Y191.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X61Y191.A4     net (fanout=1)        0.343   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X61Y191.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.664ns logic, 2.647ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.680 - 0.723)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y197.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X73Y196.D5     net (fanout=14)       1.740   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X73Y196.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT411
    SLICE_X50Y195.D5     net (fanout=2)        0.961   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT41
    SLICE_X50Y195.CLK    Tas                   0.072   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<3>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (0.610ns logic, 2.701ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X66Y193.C2     net (fanout=19)       1.207   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.988ns logic, 2.311ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X66Y193.C2     net (fanout=19)       1.207   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.988ns logic, 2.311ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X66Y193.C2     net (fanout=19)       1.207   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.988ns logic, 2.311ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X66Y193.C2     net (fanout=19)       1.207   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X66Y193.CMUX   Tilo                  0.282   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (0.988ns logic, 2.311ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X66Y193.C3     net (fanout=14)       1.226   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X66Y193.CMUX   Tilo                  0.291   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.943ns logic, 2.330ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X66Y193.C3     net (fanout=14)       1.226   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X66Y193.CMUX   Tilo                  0.291   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.943ns logic, 2.330ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X66Y193.C3     net (fanout=14)       1.226   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X66Y193.CMUX   Tilo                  0.291   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.943ns logic, 2.330ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.042ns (0.679 - 0.721)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X66Y193.C3     net (fanout=14)       1.226   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X66Y193.CMUX   Tilo                  0.291   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X66Y193.B5     net (fanout=1)        0.224   N220
    SLICE_X66Y193.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CE     net (fanout=1)        0.880   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X55Y192.CLK    Tceck                 0.168   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.943ns logic, 2.330ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.CQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X55Y191.B6     net (fanout=21)       0.316   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.094ns logic, 0.316ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X54Y193.A5     net (fanout=19)       0.297   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X54Y193.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.118ns logic, 0.297ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y191.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X50Y194.A5     net (fanout=14)       0.339   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X50Y194.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.095ns logic, 0.339ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X55Y191.B1     net (fanout=14)       0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.094ns logic, 0.379ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y191.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X55Y191.D3     net (fanout=14)       0.401   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.094ns logic, 0.401ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.013ns (0.071 - 0.058)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y195.DQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1
    SLICE_X66Y195.C5     net (fanout=1)        0.088   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1
    SLICE_X66Y195.CLK    Tah         (-Th)     0.082   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_rxratedone_reg1_GND_916_o_MUX_4966_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.059ns logic, 0.088ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.322ns (1.477 - 1.155)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y197.AQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X54Y193.C3     net (fanout=14)       0.414   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X54Y193.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.117ns logic, 0.414ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.CQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X54Y193.A1     net (fanout=21)       0.441   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X54Y193.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.095ns logic, 0.441ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.DQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X55Y191.B3     net (fanout=19)       0.419   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.117ns logic, 0.419ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.016ns (0.087 - 0.071)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y195.BQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
    SLICE_X68Y194.C6     net (fanout=1)        0.096   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
    SLICE_X68Y194.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_done
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.088ns logic, 0.096ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.BQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X50Y194.A6     net (fanout=19)       0.455   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X50Y194.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.118ns logic, 0.455ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.326ns (1.477 - 1.151)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y192.BQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X55Y191.D2     net (fanout=19)       0.459   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X55Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.117ns logic, 0.459ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.016ns (0.087 - 0.071)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y195.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/mmcm_lock_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1
    SLICE_X67Y195.B5     net (fanout=1)        0.127   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg1
    SLICE_X67Y195.CLK    Tah         (-Th)     0.058   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_txsync_done_reg1_GND_916_o_MUX_4968_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txsync_done_reg2
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.083ns logic, 0.127ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.087 - 0.071)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y195.AQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel
    SLICE_X65Y193.AX     net (fanout=3)        0.137   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[2]
    SLICE_X65Y193.CLK    Tckdi       (-Th)     0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reset_cnt[6]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.089ns logic, 0.137ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.017ns (0.087 - 0.070)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y192.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X60Y192.C6     net (fanout=14)       0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X60Y192.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT42
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.065ns logic, 0.164ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.014ns (0.072 - 0.058)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y197.CQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X57Y197.A6     net (fanout=21)       0.109   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X57Y197.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/fsm_FSM_FFd1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.118ns logic, 0.109ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y194.DQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    SLICE_X67Y194.D6     net (fanout=2)        0.120   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    SLICE_X67Y194.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.094ns logic, 0.120ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y191.DQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    SLICE_X63Y191.D6     net (fanout=2)        0.120   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    SLICE_X63Y191.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.094ns logic, 0.120ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.318ns (1.473 - 1.155)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y194.DQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X65Y194.A5     net (fanout=18)       0.488   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X65Y194.CLK    Tah         (-Th)     0.046   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/ovrd_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.118ns logic, 0.488ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y195.CQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X70Y195.D6     net (fanout=4)        0.132   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
    SLICE_X70Y195.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<3>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.088ns logic, 0.132ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.573ns (1.103 - 0.530)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X56Y191.AQ             Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y5.TXRATE0   net (fanout=3)        0.722   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
    GTPE2_CHANNEL_X0Y5.TXUSRCLK2 Tgtpckc_TXRATE(-Th)     0.093   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              0.793ns (0.071ns logic, 0.722ns route)
                                                               (9.0% logic, 91.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y195.CQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X70Y195.C6     net (fanout=4)        0.134   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
    SLICE_X70Y195.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<2>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.088ns logic, 0.134ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.012ns (0.070 - 0.058)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y194.CQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    SLICE_X52Y194.D4     net (fanout=14)       0.177   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
    SLICE_X52Y194.CLK    Tah         (-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT52
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.057ns logic, 0.177ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.039ns (0.325 - 0.286)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y196.BQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
    SLICE_X68Y196.C4     net (fanout=1)        0.199   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_reg2
    SLICE_X68Y196.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.065ns logic, 0.199ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.AQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    SLICE_X49Y186.D6     net (fanout=6)        0.135   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[0]
    SLICE_X49Y186.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<3>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.094ns logic, 0.135ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.571ns (1.101 - 0.530)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X56Y191.AQ             Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y5.RXRATE0   net (fanout=3)        0.722   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
    GTPE2_CHANNEL_X0Y5.RXUSRCLK2 Tgtpckc_RXRATE(-Th)     0.085   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              0.801ns (0.079ns logic, 0.722ns route)
                                                               (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.087 - 0.071)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y195.CQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/pclk_sel
    SLICE_X65Y193.CX     net (fanout=3)        0.160   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK_SEL[3]
    SLICE_X65Y193.CLK    Tckdi       (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reset_cnt[6]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.088ns logic, 0.160ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y195.BQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X70Y195.B6     net (fanout=5)        0.145   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X70Y195.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/Mcount_txdata_wait_cnt_xor<1>11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.233ns (0.088ns logic, 0.145ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y196.DQ     Tcko                  0.164   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    SLICE_X68Y196.D3     net (fanout=2)        0.148   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    SLICE_X68Y196.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone_glue_set
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxratedone
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.088ns logic, 0.148ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.584ns (1.110 - 0.526)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_oobclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X63Y191.CQ             Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y4.TXRATE0   net (fanout=3)        0.772   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
    GTPE2_CHANNEL_X0Y4.TXUSRCLK2 Tgtpckc_TXRATE(-Th)     0.093   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              0.820ns (0.048ns logic, 0.772ns route)
                                                               (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.170ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y38.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X7Y38.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y39.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y39.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y37.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y37.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y30.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y30.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y32.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y32.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y27.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y27.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y28.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y28.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y37.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y37.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y33.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y33.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y26.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y26.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2937 paths analyzed, 2308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.137ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAU3      net (fanout=469)      5.217   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.056ns (0.960ns logic, 6.096ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAU2      net (fanout=469)      5.217   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.056ns (0.960ns logic, 6.096ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAL3      net (fanout=469)      5.217   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.056ns (0.960ns logic, 6.096ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAL2      net (fanout=469)      5.217   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.056ns (0.960ns logic, 6.096ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.037ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAU1      net (fanout=469)      5.198   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.037ns (0.960ns logic, 6.077ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.037ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAL1      net (fanout=469)      5.198   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.037ns (0.960ns logic, 6.077ns route)
                                                          (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAU0      net (fanout=469)      5.045   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.884ns (0.960ns logic, 5.924ns route)
                                                          (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (1.197 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y33.WEAL0      net (fanout=469)      5.045   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y33.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.884ns (0.960ns logic, 5.924ns route)
                                                          (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (1.291 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X98Y159.A3        net (fanout=469)      0.968   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X98Y159.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<4>11
    RAMB36_X1Y38.ENARDENU   net (fanout=15)       4.121   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
    RAMB36_X1Y38.CLKARDCLKU Trcck_RDEN            0.387   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.944ns (0.976ns logic, 5.968ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (1.291 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X98Y159.A3        net (fanout=469)      0.968   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X98Y159.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<4>11
    RAMB36_X1Y38.ENARDENL   net (fanout=15)       4.121   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
    RAMB36_X1Y38.CLKARDCLKL Trcck_RDEN            0.387   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.944ns (0.976ns logic, 5.968ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (1.290 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X98Y159.A3        net (fanout=469)      0.968   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X98Y159.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<4>11
    RAMB36_X0Y32.ENARDENU   net (fanout=15)       3.785   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
    RAMB36_X0Y32.CLKARDCLKU Trcck_RDEN            0.387   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.608ns (0.976ns logic, 5.632ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.047ns (1.290 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X98Y159.A3        net (fanout=469)      0.968   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X98Y159.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/Mmux_ENOUT<4>11
    RAMB36_X0Y32.ENARDENL   net (fanout=15)       3.785   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[4]
    RAMB36_X0Y32.CLKARDCLKL Trcck_RDEN            0.387   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.608ns (0.976ns logic, 5.632ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.290 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X0Y32.WEAU2      net (fanout=469)      4.757   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X0Y32.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.596ns (0.960ns logic, 5.636ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.290 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X0Y32.WEAL2      net (fanout=469)      4.757   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X0Y32.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.596ns (0.960ns logic, 5.636ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.191 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y34.WEAU0      net (fanout=469)      4.628   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y34.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.467ns (0.960ns logic, 5.507ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.191 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y34.WEAU1      net (fanout=469)      4.628   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y34.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.467ns (0.960ns logic, 5.507ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.191 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y34.WEAL0      net (fanout=469)      4.628   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y34.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.467ns (0.960ns logic, 5.507ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (1.191 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y34.WEAL1      net (fanout=469)      4.628   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y34.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.467ns (0.960ns logic, 5.507ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAL0      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAU2      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAU1      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAU0      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAL3      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAU3      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAL1      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.204 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y31.WEAL2      net (fanout=469)      4.556   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y31.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.395ns (0.960ns logic, 5.435ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.277 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y34.WEAL3      net (fanout=469)      4.627   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y34.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.466ns (0.960ns logic, 5.506ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.277 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y34.WEAU3      net (fanout=469)      4.627   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y34.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.466ns (0.960ns logic, 5.506ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.277 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y34.WEAU2      net (fanout=469)      4.627   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y34.CLKARDCLKU Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.466ns (0.960ns logic, 5.506ns route)
                                                          (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (1.290 - 1.243)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y158.AQ        Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A2        net (fanout=2)        0.879   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y158.A         Tilo                  0.105   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array[7]
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X1Y31.WEAL2      net (fanout=469)      4.611   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X1Y31.CLKARDCLKL Trcck_WEA             0.476   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.450ns (0.960ns logic, 5.490ns route)
                                                          (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.CQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB36_X4Y31.ADDRARDADDRU6 net (fanout=115)      0.421   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[3]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.379ns (-0.042ns logic, 0.421ns route)
                                                             (-11.1% logic, 111.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.CQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB36_X4Y31.ADDRARDADDRL6 net (fanout=115)      0.421   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[3]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.379ns (-0.042ns logic, 0.421ns route)
                                                             (-11.1% logic, 111.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.BQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB36_X4Y31.ADDRARDADDRU5 net (fanout=116)      0.424   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.382ns (-0.042ns logic, 0.424ns route)
                                                             (-11.0% logic, 111.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.BQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB36_X4Y31.ADDRARDADDRL5 net (fanout=116)      0.426   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.384ns (-0.042ns logic, 0.426ns route)
                                                             (-10.9% logic, 110.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.776 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y156.AMUX   Tshcko                0.182   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    SLICE_X86Y158.A6     net (fanout=1)        0.218   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    SLICE_X86Y158.CLK    Tah         (-Th)     0.046   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_4358_o_MUX_53_o11
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.136ns logic, 0.218ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.AQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    RAMB36_X4Y31.ADDRARDADDRU4 net (fanout=115)      0.453   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[1]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.411ns (-0.042ns logic, 0.453ns route)
                                                             (-10.2% logic, 110.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.312ns (0.823 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X4Y30.ADDRARDADDRU13 net (fanout=116)      0.456   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X4Y30.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.414ns (-0.042ns logic, 0.456ns route)
                                                              (-10.1% logic, 110.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.312ns (0.823 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X4Y30.ADDRARDADDRL13 net (fanout=116)      0.456   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X4Y30.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.414ns (-0.042ns logic, 0.456ns route)
                                                              (-10.1% logic, 110.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.AQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    RAMB36_X4Y31.ADDRARDADDRL4 net (fanout=115)      0.455   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[1]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.413ns (-0.042ns logic, 0.455ns route)
                                                             (-10.2% logic, 110.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.AMUX         Tshcko                0.182   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB36_X4Y31.ADDRARDADDRU8 net (fanout=115)      0.424   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.423ns (-0.001ns logic, 0.424ns route)
                                                             (-0.2% logic, 100.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.AMUX         Tshcko                0.182   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB36_X4Y31.ADDRARDADDRL8 net (fanout=115)      0.425   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.424ns (-0.001ns logic, 0.425ns route)
                                                             (-0.2% logic, 100.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.BMUX         Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
    RAMB36_X4Y31.ADDRARDADDRU9 net (fanout=116)      0.428   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[6]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.426ns (-0.002ns logic, 0.428ns route)
                                                             (-0.5% logic, 100.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.BMUX         Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
    RAMB36_X4Y31.ADDRARDADDRL9 net (fanout=116)      0.429   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[6]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.427ns (-0.002ns logic, 0.429ns route)
                                                             (-0.5% logic, 100.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (0.884 - 0.560)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X5Y29.ADDRARDADDRU13 net (fanout=116)      0.484   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X5Y29.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.442ns (-0.042ns logic, 0.484ns route)
                                                              (-9.5% logic, 109.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.324ns (0.884 - 0.560)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X5Y29.ADDRARDADDRL13 net (fanout=116)      0.484   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X5Y29.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.442ns (-0.042ns logic, 0.484ns route)
                                                              (-9.5% logic, 109.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.822 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.BMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
    RAMB36_X4Y31.ADDRARDADDRU12 net (fanout=115)      0.433   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[9]
    RAMB36_X4Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.431ns (-0.002ns logic, 0.433ns route)
                                                              (-0.5% logic, 100.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.822 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.BMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
    RAMB36_X4Y31.ADDRARDADDRL12 net (fanout=115)      0.435   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[9]
    RAMB36_X4Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.433ns (-0.002ns logic, 0.435ns route)
                                                              (-0.5% logic, 100.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.DQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB36_X4Y31.ADDRARDADDRU7 net (fanout=116)      0.479   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    RAMB36_X4Y31.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.437ns (-0.042ns logic, 0.479ns route)
                                                             (-9.6% logic, 109.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.DQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    RAMB36_X4Y31.ADDRARDADDRL7 net (fanout=116)      0.481   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    RAMB36_X4Y31.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.439ns (-0.042ns logic, 0.481ns route)
                                                             (-9.6% logic, 109.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y156.CMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X4Y31.ADDRARDADDRU10 net (fanout=115)      0.449   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[7]
    RAMB36_X4Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.447ns (-0.002ns logic, 0.449ns route)
                                                              (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y156.CMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X4Y31.ADDRARDADDRL10 net (fanout=115)      0.449   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[7]
    RAMB36_X4Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.447ns (-0.002ns logic, 0.449ns route)
                                                              (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.357 - 0.274)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X5Y31.ADDRARDADDRU13 net (fanout=116)      0.272   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X5Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.230ns (-0.042ns logic, 0.272ns route)
                                                              (-18.3% logic, 118.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.357 - 0.274)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X5Y31.ADDRARDADDRL13 net (fanout=116)      0.272   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X5Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.230ns (-0.042ns logic, 0.272ns route)
                                                              (-18.3% logic, 118.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.822 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X4Y31.ADDRARDADDRU13 net (fanout=116)      0.510   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X4Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.468ns (-0.042ns logic, 0.510ns route)
                                                              (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.822 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DQ            Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10
    RAMB36_X4Y31.ADDRARDADDRL13 net (fanout=116)      0.510   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
    RAMB36_X4Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.468ns (-0.042ns logic, 0.510ns route)
                                                              (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y156.DMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
    RAMB36_X4Y31.ADDRARDADDRU11 net (fanout=116)      0.475   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[8]
    RAMB36_X4Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.473ns (-0.002ns logic, 0.475ns route)
                                                              (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.310ns (0.822 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y156.DMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
    RAMB36_X4Y31.ADDRARDADDRL11 net (fanout=116)      0.475   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[8]
    RAMB36_X4Y31.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.473ns (-0.002ns logic, 0.475ns route)
                                                              (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.776 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y156.AMUX   Tshcko                0.182   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    SLICE_X86Y158.A6     net (fanout=1)        0.218   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    SLICE_X86Y158.A      Tilo                  0.045   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_4358_o_MUX_53_o11
    SLICE_X87Y158.AX     net (fanout=1)        0.054   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_4358_o_MUX_53_o
    SLICE_X87Y158.CLK    Tckdi       (-Th)     0.070   fifofull
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.157ns logic, 0.272ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.822 - 0.511)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y157.DMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[10]
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    RAMB36_X4Y31.ADDRARDADDRU14 net (fanout=115)      0.487   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[11]
    RAMB36_X4Y31.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.485ns (-0.002ns logic, 0.487ns route)
                                                              (-0.4% logic, 100.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.823 - 0.512)
  Source Clock:         fifowr_clk rising at 8.000ns
  Destination Clock:    fifowr_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X85Y156.CQ           Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB36_X4Y30.ADDRARDADDRL6 net (fanout=115)      0.527   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[3]
    RAMB36_X4Y30.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.485ns (-0.042ns logic, 0.527ns route)
                                                             (-8.7% logic, 108.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y38.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X7Y38.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y39.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y39.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y37.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y37.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y30.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y30.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y32.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y32.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y27.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y27.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y28.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y28.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y31.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y31.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y37.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y37.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y33.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y33.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y26.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y26.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.042ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.603ns pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Arrival 2:            1.276ns pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|      9.964ns|            0|            0|            0|       281008|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         3972|            0|
| TS_CLK_USERCLK                |      8.000ns|      4.000ns|      2.119ns|            0|            0|          933|          727|
|  TS_PIPE_RATE                 |     16.000ns|      4.238ns|          N/A|            0|            0|          727|            0|
| TS_CLK_USERCLK2               |      8.000ns|      7.971ns|          N/A|            0|            0|       275376|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 283945 paths, 0 nets, and 38375 connections

Design statistics:
   Minimum period:   7.971ns{1}   (Maximum frequency: 125.455MHz)
   Maximum path delay from/to any node:   4.238ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 19 18:55:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 883 MB



