<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
LED0 <= (XLXI_2/state_FSM_FFd1 AND XLXI_2/state_FSM_FFd2);
</td></tr><tr><td>
FTCPE_XLXI_1/Cnt0: FTCPE port map (XLXI_1/Cnt(0),'1',NOT PS2_Clk,NOT XLXI_1/Cnt(2)/XLXI_1/Cnt(2)_RSTF__$INT,'0');
</td></tr><tr><td>
FTCPE_XLXI_1/Cnt1: FTCPE port map (XLXI_1/Cnt(1),XLXI_1/Cnt(0),NOT PS2_Clk,NOT XLXI_1/Cnt(2)/XLXI_1/Cnt(2)_RSTF__$INT,'0');
</td></tr><tr><td>
FTCPE_XLXI_1/Cnt2: FTCPE port map (XLXI_1/Cnt(2),XLXI_1/Cnt_T(2),NOT PS2_Clk,NOT XLXI_1/Cnt(2)/XLXI_1/Cnt(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/Cnt_T(2) <= (XLXI_1/Cnt(0) AND XLXI_1/Cnt(1));
</td></tr><tr><td>
</td></tr><tr><td>
XLXI_1/Cnt(2)/XLXI_1/Cnt(2)_RSTF__$INT <= (NOT K7 AND NOT XLXN_2);
</td></tr><tr><td>
FTCPE_XLXI_1/Cnt3: FTCPE port map (XLXI_1/Cnt(3),XLXI_1/Cnt_T(3),NOT PS2_Clk,NOT XLXI_1/Cnt(2)/XLXI_1/Cnt(2)_RSTF__$INT,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_1/Cnt_T(3) <= (XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND XLXI_1/Cnt(2));
</td></tr><tr><td>
FDCPE_XLXI_1/reg10b8: FDCPE port map (XLXI_1/reg10b(8),XLXI_1/reg10b(9),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_1/reg10b9: FDCPE port map (XLXI_1/reg10b(9),PS2_Data,NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXI_2/state_FSM_FFd1: FDCPE port map (XLXI_2/state_FSM_FFd1,XLXI_2/state_FSM_FFd1_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/state_FSM_FFd1_D <= ((NOT K7 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd4 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND NOT XLXN_1(4) AND NOT XLXN_1(5) AND NOT XLXN_1(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(5) AND XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND NOT XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(5) AND XLXN_2 AND XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND NOT XLXN_1(5) AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0)));
</td></tr><tr><td>
FDCPE_XLXI_2/state_FSM_FFd2: FDCPE port map (XLXI_2/state_FSM_FFd2,XLXI_2/state_FSM_FFd2_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/state_FSM_FFd2_D <= ((NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd1 AND XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd2 AND XLXN_1(4) AND XLXN_1(5) AND XLXN_1(7) AND NOT XLXN_1(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0)));
</td></tr><tr><td>
FDCPE_XLXI_2/state_FSM_FFd3: FDCPE port map (XLXI_2/state_FSM_FFd3,XLXI_2/state_FSM_FFd3_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/state_FSM_FFd3_D <= ((NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd1 AND XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd2 AND XLXN_1(4) AND XLXN_1(5) AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd2 AND XLXN_1(4) AND XLXN_1(5) AND XLXN_2 AND XLXN_1(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND NOT XLXN_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(5) AND XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0)));
</td></tr><tr><td>
FDCPE_XLXI_2/state_FSM_FFd4: FDCPE port map (XLXI_2/state_FSM_FFd4,XLXI_2/state_FSM_FFd4_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXI_2/state_FSM_FFd4_D <= ((NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd4 AND NOT XLXN_2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXN_1(1) AND XLXN_1(4) AND XLXN_1(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_2 AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND NOT XLXN_1(6) AND NOT XLXN_1(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXN_1(5) AND XLXN_2 AND XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND XLXN_1(1) AND XLXI_2/state_FSM_FFd2 AND NOT XLXN_1(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(5) AND XLXN_2 AND NOT XLXN_1(7) AND NOT XLXN_1(2) AND XLXN_1(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(3) AND NOT XLXN_1(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT K7 AND NOT XLXI_2/state_FSM_FFd3 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXI_2/state_FSM_FFd4 AND NOT XLXI_2/state_FSM_FFd1 AND NOT XLXN_1(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_2/state_FSM_FFd2 AND XLXN_1(4) AND XLXN_1(5) AND XLXN_2 AND XLXN_1(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT XLXN_1(2) AND XLXN_1(6) AND NOT XLXN_1(3) AND NOT XLXN_1(0)));
</td></tr><tr><td>
FDCPE_XLXN_10: FDCPE port map (XLXN_1(0),XLXN_1(1),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_11: FDCPE port map (XLXN_1(1),XLXN_1(2),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_12: FDCPE port map (XLXN_1(2),XLXN_1(3),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_13: FDCPE port map (XLXN_1(3),XLXN_1(4),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_14: FDCPE port map (XLXN_1(4),XLXN_1(5),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_15: FDCPE port map (XLXN_1(5),XLXN_1(6),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_16: FDCPE port map (XLXN_1(6),XLXN_1(7),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_17: FDCPE port map (XLXN_1(7),XLXI_1/reg10b(8),NOT PS2_Clk,'0','0');
</td></tr><tr><td>
FDCPE_XLXN_2: FDCPE port map (XLXN_2,XLXN_2_D,CLK_XT,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;XLXN_2_D <= (XLXI_1/Cnt(0) AND XLXI_1/Cnt(1) AND NOT XLXI_1/Cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XLXI_1/Cnt(3));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
