Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Jan 25 12:48:34 2019
| Host             : zummo running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.781        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.622        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.5         |
| Junction Temperature (C) | 45.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.019 |        3 |       --- |             --- |
| Slice Logic             |     0.025 |    24986 |       --- |             --- |
|   LUT as Logic          |     0.020 |     9057 |     53200 |           17.02 |
|   CARRY4                |     0.003 |     1310 |     13300 |            9.85 |
|   Register              |     0.001 |    11723 |    106400 |           11.02 |
|   F7/F8 Muxes           |    <0.001 |      185 |     53200 |            0.35 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |       64 |     17400 |            0.37 |
|   Others                |     0.000 |     1179 |       --- |             --- |
| Signals                 |     0.036 |    18863 |       --- |             --- |
| Block RAM               |     0.003 |      108 |       140 |           77.14 |
| I/O                     |     0.007 |       55 |       125 |           44.00 |
| PS7                     |     1.531 |        1 |       --- |             --- |
| Static Power            |     0.159 |          |           |                 |
| Total                   |     1.781 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.103 |       0.084 |      0.019 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------+-----------+
| Name                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                        |     1.622 |
|   system_i                                                                            |     1.614 |
|     ShiftRegisters_0                                                                  |     0.002 |
|       U0                                                                              |     0.002 |
|         ShiftRegisters_v1_0_S00_AXI_inst                                              |     0.002 |
|     axi_interconnect_0                                                                |     0.019 |
|       m02_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m03_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m04_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m05_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m12_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m14_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m15_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m16_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m17_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m19_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m20_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m21_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m22_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       m23_couplers                                                                    |    <0.001 |
|         auto_cc                                                                       |    <0.001 |
|           inst                                                                        |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |     0.000 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                  |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |     0.000 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                 |    <0.001 |
|               handshake                                                               |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                          |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                          |    <0.001 |
|       s00_couplers                                                                    |     0.004 |
|         auto_pc                                                                       |     0.004 |
|           inst                                                                        |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                      |     0.004 |
|               RD.ar_channel_0                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               RD.r_channel_0                                                          |    <0.001 |
|                 rd_data_fifo_0                                                        |    <0.001 |
|                 transaction_fifo_0                                                    |    <0.001 |
|               SI_REG                                                                  |     0.002 |
|                 ar.ar_pipe                                                            |    <0.001 |
|                 aw.aw_pipe                                                            |    <0.001 |
|                 b.b_pipe                                                              |    <0.001 |
|                 r.r_pipe                                                              |    <0.001 |
|               WR.aw_channel_0                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                          |    <0.001 |
|                 cmd_translator_0                                                      |    <0.001 |
|                   incr_cmd_0                                                          |    <0.001 |
|                   wrap_cmd_0                                                          |    <0.001 |
|               WR.b_channel_0                                                          |    <0.001 |
|                 bid_fifo_0                                                            |    <0.001 |
|                 bresp_fifo_0                                                          |    <0.001 |
|       tier2_xbar_0                                                                    |     0.001 |
|         inst                                                                          |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |     0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|       tier2_xbar_1                                                                    |     0.001 |
|         inst                                                                          |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |     0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|       tier2_xbar_2                                                                    |     0.001 |
|         inst                                                                          |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |     0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|       xbar                                                                            |     0.001 |
|         inst                                                                          |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                    |     0.001 |
|             addr_arbiter_inst                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                              |    <0.001 |
|             reg_slice_r                                                               |    <0.001 |
|             splitter_ar                                                               |    <0.001 |
|             splitter_aw                                                               |    <0.001 |
|     burstTrigger_0                                                                    |     0.002 |
|       U0                                                                              |     0.002 |
|         burstTrigger_v1_0_S00_AXI_inst                                                |     0.002 |
|     clockLogic_0                                                                      |    <0.001 |
|       U0                                                                              |    <0.001 |
|         clockLogic_v1_0_S00_AXI_inst                                                  |    <0.001 |
|     comboTrigger_0                                                                    |    <0.001 |
|       U0                                                                              |    <0.001 |
|         comboTrigger_v1_0_S00_AXI_inst                                                |    <0.001 |
|     countDisplay_0                                                                    |    <0.001 |
|       U0                                                                              |    <0.001 |
|         countDisplay_v1_0_S00_AXI_inst                                                |    <0.001 |
|     ellie_control_0                                                                   |     0.001 |
|       U0                                                                              |     0.001 |
|         ellie_control_v1_0_S00_AXI_inst                                               |     0.001 |
|     fifo_generator_0                                                                  |     0.009 |
|       U0                                                                              |     0.009 |
|         inst_fifo_gen                                                                 |     0.009 |
|           gconvfifo.rf                                                                |     0.009 |
|             grf.rf                                                                    |     0.009 |
|               gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                 rd_pntr_cdc_inst                                                      |    <0.001 |
|                 wr_pntr_cdc_inst                                                      |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                |     0.001 |
|                 gras.rsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 rpntr                                                                 |     0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwas.wsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |     0.006 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |     0.006 |
|                   inst_blk_mem_gen                                                    |     0.006 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |     0.006 |
|                       valid.cstr                                                      |     0.006 |
|                         has_mux_b.B                                                   |     0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[10].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[11].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[12].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[13].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[14].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[15].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[16].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[17].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[18].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[19].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[1].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[20].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[21].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[22].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[23].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[24].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[25].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[26].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[27].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[28].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[29].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[2].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[30].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[31].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[32].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[33].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[34].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[35].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[36].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[37].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[38].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[39].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[3].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[40].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[41].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[42].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[43].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[44].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[45].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[46].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[47].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[48].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[49].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[4].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[50].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[51].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[52].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[53].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[54].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[55].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[56].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[57].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[58].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[59].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[5].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[60].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[61].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[62].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[63].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[64].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[65].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[66].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[67].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[68].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[69].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[6].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[70].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[71].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[72].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[73].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[74].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[75].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[76].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[77].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[78].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[79].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[7].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[80].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[81].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[82].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[8].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[9].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     fifo_generator_1                                                                  |     0.002 |
|       U0                                                                              |     0.002 |
|         inst_fifo_gen                                                                 |     0.002 |
|           gconvfifo.rf                                                                |     0.002 |
|             grf.rf                                                                    |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                 grss.rsts                                                             |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                   c2                                                                  |    <0.001 |
|                 rpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                 gwss.wsts                                                             |    <0.001 |
|                   c0                                                                  |    <0.001 |
|                   c1                                                                  |    <0.001 |
|                 wpntr                                                                 |    <0.001 |
|               gntv_or_sync_fifo.mem                                                   |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                              |     0.001 |
|                   inst_blk_mem_gen                                                    |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                              |     0.001 |
|                       valid.cstr                                                      |     0.001 |
|                         has_mux_b.B                                                   |    <0.001 |
|                         ramloop[0].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[10].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[11].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[12].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[13].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[14].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[15].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[16].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[17].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[18].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[19].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[1].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[20].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[21].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[2].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[3].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[4].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[5].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[6].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[7].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[8].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|                         ramloop[9].ram.r                                              |    <0.001 |
|                           prim_noinit.ram                                             |    <0.001 |
|               rstblk                                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|     fifo_readout_0                                                                    |    <0.001 |
|       U0                                                                              |    <0.001 |
|         fifo_readout_v1_0_S00_AXI_inst                                                |    <0.001 |
|     genericDelay                                                                      |     0.002 |
|       U0                                                                              |     0.002 |
|         testDelay_v1_0_S00_AXI_inst                                                   |     0.002 |
|     genericPulser                                                                     |     0.002 |
|       U0                                                                              |     0.002 |
|         testPulser_v1_0_S00_AXI_inst                                                  |     0.002 |
|     gtDelay                                                                           |     0.002 |
|       U0                                                                              |     0.002 |
|         testDelay_v1_0_S00_AXI_inst                                                   |     0.002 |
|     implement_gtid_0                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         implement_gtid_v1_0_S00_AXI_inst                                              |    <0.001 |
|     mz_happy_RnM                                                                      |     0.002 |
|       U0                                                                              |     0.002 |
|         testPulser_v1_0_S00_AXI_inst                                                  |     0.002 |
|     oneshot_pulse_0                                                                   |     0.001 |
|       U0                                                                              |     0.001 |
|         oneshot_pulse_v1_0_S00_AXI_inst                                               |     0.001 |
|     oneshot_pulse_1                                                                   |     0.001 |
|       U0                                                                              |     0.001 |
|         oneshot_pulse_v1_0_S00_AXI_inst                                               |     0.001 |
|     prescaleSignal_0                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         prescaleSignal_v1_0_S00_AXI_inst                                              |    <0.001 |
|     prescaleSignal_1                                                                  |    <0.001 |
|       U0                                                                              |    <0.001 |
|         prescaleSignal_v1_0_S00_AXI_inst                                              |    <0.001 |
|     prescaleTrigger_0                                                                 |    <0.001 |
|       U0                                                                              |    <0.001 |
|         prescaleTrigger_v1_0_S00_AXI_inst                                             |    <0.001 |
|     processing_system7_0                                                              |     1.535 |
|       inst                                                                            |     1.535 |
|     smellieDelay                                                                      |     0.001 |
|       U0                                                                              |     0.001 |
|         testDelay_v1_0_S00_AXI_inst                                                   |     0.001 |
|     smelliePulser                                                                     |     0.002 |
|       U0                                                                              |     0.002 |
|         testPulser_v1_0_S00_AXI_inst                                                  |     0.002 |
|     tellieDelay                                                                       |     0.001 |
|       U0                                                                              |     0.001 |
|         testDelay_v1_0_S00_AXI_inst                                                   |     0.001 |
|     telliePulser                                                                      |     0.002 |
|       U0                                                                              |     0.002 |
|         testPulser_v1_0_S00_AXI_inst                                                  |     0.002 |
|     testPulser_0                                                                      |     0.002 |
|       U0                                                                              |     0.002 |
|         testPulser_v1_0_S00_AXI_inst                                                  |     0.002 |
|     triggers_0                                                                        |     0.002 |
|       U0                                                                              |     0.002 |
|         triggers_v2_0_S00_AXI_inst                                                    |     0.002 |
|     trigwordfifo_0                                                                    |     0.017 |
|       U0                                                                              |     0.017 |
|         trigwordfifo_v1_0_S00_AXI_inst                                                |     0.017 |
|     util_reduced_logic_0                                                              |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_reduced_logic_1                                                              |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_reduced_logic_2                                                              |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_reduced_logic_3                                                              |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_reduced_logic_4                                                              |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_reduced_logic_5                                                              |     0.000 |
|       inst                                                                            |     0.000 |
|     util_reduced_logic_6                                                              |     0.000 |
|       inst                                                                            |     0.000 |
|     util_vector_logic_0                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_1                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_10                                                              |    <0.001 |
|     util_vector_logic_11                                                              |    <0.001 |
|     util_vector_logic_12                                                              |     0.000 |
|     util_vector_logic_13                                                              |    <0.001 |
|     util_vector_logic_2                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_3                                                               |    <0.001 |
|     util_vector_logic_4                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_5                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_6                                                               |    <0.001 |
|     util_vector_logic_7                                                               |    <0.001 |
|       inst                                                                            |    <0.001 |
|     util_vector_logic_8                                                               |     0.000 |
|       inst                                                                            |     0.000 |
|     util_vector_logic_9                                                               |     0.000 |
|     xlconcat_0                                                                        |     0.000 |
|     xlconcat_1                                                                        |     0.000 |
+---------------------------------------------------------------------------------------+-----------+


