<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_trigger_v3_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>trigger_v3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 09 09:34:47 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:615c6886</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:615c6886</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_trigger_v3_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 11 05:41:35 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:615c6886</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>trigger_v3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 09 09:34:47 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1168a9a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_trigger_v3_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 11 05:41:35 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1168a9a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 11 05:41:35 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:615c6886</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Jun 11 05:41:36 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:615c6886</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>W</spirit:name>
        <spirit:displayName>W</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.W">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>frequency</spirit:name>
        <spirit:displayName>Frequency</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.frequency">100000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ffb9/hdl/trigger_v3_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ffb9/hdl/trigger_v3_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_trigger_v3_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ffb9/hdl/trigger_v3_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ffb9/hdl/trigger_v3_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_trigger_v3_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/data/trigger_v3.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/data/trigger_v3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/src/trigger_v3.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/src/trigger_v3.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/trigger_v3_v1_0/src/trigger_v3_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_trigger_v3_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_trigger_v3_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_trigger_v3_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_trigger_v3_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_trigger_v3_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Trigger with AXI changes and for version 5, before TANGO</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_trigger_v3_0_1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>W</spirit:name>
      <spirit:displayName>W</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.W">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>frequency</spirit:name>
      <spirit:displayName>Frequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.frequency">100000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>trigger_v3_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47063d8c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0f062b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790cdd0_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42e6ada6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4faac067_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc31395_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@685d84a0_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36fc1ac_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0bf9fe_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31c84793_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2654c1_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db6954c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48799cd9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54d598a7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b769ef1_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7087a7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c725609_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ec56231_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e2b198c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b0fbae_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218d042e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@446ae82_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f49db86_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fd74f36_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a211e78_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6addd1b7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38870b62_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384ebcbc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7013971_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25c79be9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2edb1433_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@513fb590_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@718c12b6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b55e7e0_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a2f57c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48a3b0bb_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4858111a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a5f96d6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18f4f18d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218379ab_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6789c110_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11dc24b6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7407b138_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9e0578_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3007a391_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c2ef9fa_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32b123d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cadee6c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27aac6f9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4111fba7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b516914_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ba96fd8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f766ea8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2089dd6e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38f0b646_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43082be_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78dcd3a2_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8ceed1_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11f97429_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8005968_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b47ff45_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23fac80a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51265f69_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8a604_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe9944f_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c1a61fd_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e131c6b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4680c7e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b66c75b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c7ea2e7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6a7e67_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2529749e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da88028_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1481c11d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ce52528_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba34fe8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c062917_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@361194c7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cb2c98e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b2a2473_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef2fc0c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f5838e0_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@613fb375_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3e91f7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67df7f8c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34abdb41_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eec12fc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9d8de7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14bb275a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8193fe4_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f0d726b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e27275c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad79a27_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59c562ea_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a1c62e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7182baab_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d970d54_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f33dd91_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3335c503_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb4108e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3602cc85_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47159e58_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@193751d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c4375af_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@486f10cf_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69b91e4a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f1b8cf7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0997e0_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b89a8ab_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@583d9972_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b76db9b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14999ecd_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6662b1c5_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43832124_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233bfd8f_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d35b26_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d46154_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e25d04d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a64ed5_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a3a3c4c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9b56e18_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49b61b92_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc3d98c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1302cbf_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@713cfbf_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96c2fbe_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f1e8477_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a929b5a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c5b2d19_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@de92132_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66107665_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d4a4fc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db55e24_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@486c3e3e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21a077db_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5f82ef_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db288e9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a10edc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b3b557_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ac69f4_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b5c358c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@272acd58_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c2f399_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b042cc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2b40c7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250e160b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1a93c6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71aba176_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250d84ac_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56161bb5_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e6fde14_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44fb12c3_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f3228bf_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ae08d8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d85a40_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c65020a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ac6a832_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51e605f6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ea94193_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3653cc19_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b5667d6_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ffe5b9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47030e0b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ddc358_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5595631e_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fcd790a_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3741e7d1_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3590c7ba_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41ffaba8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b56de9b_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32fe69cb_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f49c9a8_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501cfdc2_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@553bd6c3_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36256ea7_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62377ebc_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38d562b9_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4699b424_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21be252d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fa6a16c_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b46b642_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34fb937d_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d53f92_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714ff9d4_ARCHIVE_LOCATION">/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo/trigger_v3_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IRQ.PortWidth" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="819669e7"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c31f6681"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="08988d0b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="52b56b91"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="44573fd9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
