Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Mon Feb 17 17:50:25 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.839ns  (logic 4.539ns (22.879%)  route 15.300ns (77.121%))
  Logic Levels:           25  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16178, routed)       1.813    -0.879    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/clk_out1
    SLICE_X52Y123        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg/Q
                         net (fo=453, routed)         0.963     0.539    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/alu_valid_q_reg_0
    SLICE_X53Y122        LUT3 (Prop_lut3_I1_O)        0.150     0.689 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][30]_i_30/O
                         net (fo=13, routed)          1.126     1.816    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_data[operation][2]
    SLICE_X54Y122        LUT6 (Prop_lut6_I0_O)        0.332     2.148 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_59/O
                         net (fo=33, routed)          0.722     2.870    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_59_n_0
    SLICE_X60Y122        LUT5 (Prop_lut5_I4_O)        0.124     2.994 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][5]_i_42/O
                         net (fo=1, routed)           0.548     3.542    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][5]_i_42_n_0
    SLICE_X59Y122        LUT6 (Prop_lut6_I2_O)        0.124     3.666 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][5]_i_33/O
                         net (fo=7, routed)           0.722     4.388    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/operand_a_q_reg[31]_1
    SLICE_X55Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.512 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][0]_i_55/O
                         net (fo=1, routed)           0.000     4.512    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][result][0]_i_19[0]
    SLICE_X55Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.044 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.044    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][0]_i_30_n_0
    SLICE_X55Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.158 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.158    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][4]_i_49_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.272 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.272    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][9]_i_23_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.386 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24/CO[3]
                         net (fo=1, routed)           0.009     5.395    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][bp][predict_address][31]_i_24_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.708 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q_reg[0][sbe][result][16]_i_30/O[3]
                         net (fo=2, routed)           0.849     6.557    i_ariane/i_cva6/ex_stage_i/alu_i/adder_result[19]
    SLICE_X59Y125        LUT4 (Prop_lut4_I0_O)        0.306     6.863 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49/O
                         net (fo=1, routed)           0.404     7.267    i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_49_n_0
    SLICE_X59Y126        LUT5 (Prop_lut5_I4_O)        0.124     7.391 r  i_ariane/i_cva6/ex_stage_i/alu_i/mem_q[0][sbe][bp][predict_address][31]_i_28/O
                         net (fo=1, routed)           0.566     7.957    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_1
    SLICE_X56Y126        LUT6 (Prop_lut6_I5_O)        0.124     8.081 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16/O
                         net (fo=1, routed)           0.858     8.939    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_16_n_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I3_O)        0.124     9.063 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7/O
                         net (fo=3, routed)           0.745     9.809    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_7_n_0
    SLICE_X52Y122        LUT6 (Prop_lut6_I2_O)        0.124     9.933 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_5/O
                         net (fo=2, routed)           0.596    10.528    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ex_stage_i/alu_branch_res
    SLICE_X50Y122        LUT2 (Prop_lut2_I1_O)        0.124    10.652 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13/O
                         net (fo=89, routed)          0.583    11.235    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/Mem_DP_reg_0_15_0_5_i_13_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I2_O)        0.124    11.359 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_35/O
                         net (fo=2, routed)           0.607    11.966    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/resolved_branch[is_mispredict]
    SLICE_X46Y116        LUT2 (Prop_lut2_I1_O)        0.124    12.090 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/i___2_i_11/O
                         net (fo=13, routed)          1.007    13.098    i_ariane/i_cva6/i_frontend/i_instr_realign/unaligned_q_reg_rep__0_2
    SLICE_X46Y107        LUT6 (Prop_lut6_I5_O)        0.124    13.222 f  i_ariane/i_cva6/i_frontend/i_instr_realign/i___2_i_2__0/O
                         net (fo=8, routed)           0.672    13.894    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.124    14.018 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2/O
                         net (fo=4, routed)           0.463    14.481    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cmp_en_q_i_2_n_0
    SLICE_X50Y99         LUT4 (Prop_lut4_I3_O)        0.124    14.605 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___193_i_2/O
                         net (fo=3, routed)           0.484    15.089    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_adapter_data_req
    SLICE_X51Y100        LUT6 (Prop_lut6_I0_O)        0.124    15.213 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=5, routed)           1.400    16.613    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X67Y123        LUT6 (Prop_lut6_I3_O)        0.124    16.737 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10/O
                         net (fo=1, routed)           0.446    17.183    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_10_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I3_O)        0.124    17.307 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[3][63]_i_3/O
                         net (fo=2, routed)           0.457    17.764    i_ariane/i_cva6/csr_regfile_i/generic_counter_q_reg[3][0]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.888 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_344/O
                         net (fo=32, routed)          1.073    18.960    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][32]_1[1]
    SLICE_X92Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16178, routed)       1.770    18.625    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X92Y118        FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][37]/C
                         clock pessimism              0.585    19.210    
                         clock uncertainty           -0.079    19.130    
    SLICE_X92Y118        FDCE (Setup_fdce_C_CE)      -0.169    18.961    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[3][37]
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.960    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.607ns  (logic 4.015ns (60.773%)  route 2.592ns (39.227%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.109ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.849     7.109    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X107Y77        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.459     7.568 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.592    10.160    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.717 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.717    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             15.851ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.642ns (18.290%)  route 2.868ns (81.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16178, routed)       1.861    -0.831    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X108Y60        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDCE (Prop_fdce_C_Q)         0.518    -0.313 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           0.590     0.276    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X108Y60        LUT2 (Prop_lut2_I1_O)        0.124     0.400 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           2.279     2.679    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X90Y40         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16178, routed)       1.620    18.475    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X90Y40         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.453    18.928    
                         clock uncertainty           -0.079    18.849    
    SLICE_X90Y40         FDCE (Recov_fdce_C_CLR)     -0.319    18.530    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 15.851    




