Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 18 00:47:27 2022
| Host         : LAPTOP-RBG8SKGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          259         
TIMING-18  Warning   Missing input or output delay  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -28.646    -1234.472                    263                 1848        0.142        0.000                      0                 1848        4.500        0.000                       0                   654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -28.646    -1234.472                    263                 1848        0.142        0.000                      0                 1848        4.500        0.000                       0                   654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          263  Failing Endpoints,  Worst Slack      -28.646ns,  Total Violation    -1234.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -28.646ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.650ns  (logic 23.406ns (60.558%)  route 15.244ns (39.442%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.610    43.678    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    43.802 r  control_unit/M_reg_temp_q[80]_i_1/O
                         net (fo=1, routed)           0.000    43.802    regfile/M_reg_temp_q_reg[143]_0[80]
    SLICE_X46Y21         FDRE                                         r  regfile/M_reg_temp_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.436    14.841    regfile/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  regfile/M_reg_temp_q_reg[80]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X46Y21         FDRE (Setup_fdre_C_D)        0.077    15.156    regfile/M_reg_temp_q_reg[80]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -43.802    
  -------------------------------------------------------------------
                         slack                                -28.646    

Slack (VIOLATED) :        -28.608ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_ypos_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.491ns  (logic 23.282ns (60.488%)  route 15.209ns (39.512%))
  Logic Levels:           96  (CARRY4=79 LUT2=1 LUT3=11 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.675    42.947    control_unit/alu/B[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I2_O)        0.373    43.320 r  control_unit/M_reg_ypos_q[0]_i_1_comp/O
                         net (fo=2, routed)           0.322    43.642    regfile/M_reg_ypos_q_reg[15]_1[0]
    SLICE_X47Y22         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.434    14.839    regfile/clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  regfile/M_reg_ypos_q_reg[0]_lopt_replica/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y22         FDRE (Setup_fdre_C_D)       -0.043    15.034    regfile/M_reg_ypos_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -43.642    
  -------------------------------------------------------------------
                         slack                                -28.608    

Slack (VIOLATED) :        -28.515ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.376ns  (logic 23.282ns (60.668%)  route 15.094ns (39.332%))
  Logic Levels:           96  (CARRY4=79 LUT2=1 LUT3=11 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.538    42.810    control_unit/alu/B[0]
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.373    43.183 r  control_unit/M_reg_temp_q[32]_i_1_comp/O
                         net (fo=2, routed)           0.345    43.528    regfile/M_reg_temp_q_reg[143]_0[32]
    SLICE_X45Y19         FDRE                                         r  regfile/M_reg_temp_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.437    14.842    regfile/clk_IBUF_BUFG
    SLICE_X45Y19         FDRE                                         r  regfile/M_reg_temp_q_reg[32]/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X45Y19         FDRE (Setup_fdre_C_D)       -0.067    15.013    regfile/M_reg_temp_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -43.528    
  -------------------------------------------------------------------
                         slack                                -28.515    

Slack (VIOLATED) :        -28.456ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.412ns  (logic 23.406ns (60.935%)  route 15.006ns (39.065%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.372    43.439    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    43.563 r  control_unit/M_reg_temp_q[0]_i_1/O
                         net (fo=1, routed)           0.000    43.563    regfile/M_reg_temp_q_reg[143]_0[0]
    SLICE_X47Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.433    14.838    regfile/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[0]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)        0.031    15.107    regfile/M_reg_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -43.563    
  -------------------------------------------------------------------
                         slack                                -28.456    

Slack (VIOLATED) :        -28.450ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_level_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.404ns  (logic 23.406ns (60.947%)  route 14.998ns (39.053%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.364    43.431    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I0_O)        0.124    43.555 r  control_unit/M_reg_level_q[0]_i_1/O
                         net (fo=1, routed)           0.000    43.555    regfile/M_reg_level_q_reg[15]_1[0]
    SLICE_X44Y24         FDRE                                         r  regfile/M_reg_level_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.431    14.836    regfile/clk_IBUF_BUFG
    SLICE_X44Y24         FDRE                                         r  regfile/M_reg_level_q_reg[0]/C
                         clock pessimism              0.273    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    15.105    regfile/M_reg_level_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -43.555    
  -------------------------------------------------------------------
                         slack                                -28.450    

Slack (VIOLATED) :        -28.450ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[32]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.365ns  (logic 23.282ns (60.685%)  route 15.083ns (39.315%))
  Logic Levels:           96  (CARRY4=79 LUT2=1 LUT3=11 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.538    42.810    control_unit/alu/B[0]
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.373    43.183 r  control_unit/M_reg_temp_q[32]_i_1_comp/O
                         net (fo=2, routed)           0.333    43.517    regfile/M_reg_temp_q_reg[143]_0[32]
    SLICE_X46Y20         FDRE                                         r  regfile/M_reg_temp_q_reg[32]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.437    14.842    regfile/clk_IBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  regfile/M_reg_temp_q_reg[32]_lopt_replica/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X46Y20         FDRE (Setup_fdre_C_D)       -0.013    15.067    regfile/M_reg_temp_q_reg[32]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -43.517    
  -------------------------------------------------------------------
                         slack                                -28.450    

Slack (VIOLATED) :        -28.440ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.430ns  (logic 23.406ns (60.905%)  route 15.024ns (39.095%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.390    43.458    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    43.582 r  control_unit/M_reg_temp_q[16]_i_1/O
                         net (fo=1, routed)           0.000    43.582    regfile/M_reg_temp_q_reg[143]_0[16]
    SLICE_X42Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.432    14.837    regfile/clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[16]/C
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.081    15.142    regfile/M_reg_temp_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -43.582    
  -------------------------------------------------------------------
                         slack                                -28.440    

Slack (VIOLATED) :        -28.436ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.394ns  (logic 23.406ns (60.962%)  route 14.988ns (39.038%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.354    43.422    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I0_O)        0.124    43.546 r  control_unit/M_reg_temp_q[128]_i_1/O
                         net (fo=1, routed)           0.000    43.546    regfile/M_reg_temp_q_reg[143]_0[128]
    SLICE_X45Y21         FDRE                                         r  regfile/M_reg_temp_q_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.436    14.841    regfile/clk_IBUF_BUFG
    SLICE_X45Y21         FDRE                                         r  regfile/M_reg_temp_q_reg[128]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X45Y21         FDRE (Setup_fdre_C_D)        0.031    15.110    regfile/M_reg_temp_q_reg[128]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -43.546    
  -------------------------------------------------------------------
                         slack                                -28.436    

Slack (VIOLATED) :        -28.436ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.391ns  (logic 23.406ns (60.967%)  route 14.985ns (39.033%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.351    43.419    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I0_O)        0.124    43.543 r  control_unit/M_reg_temp_q[64]_i_1/O
                         net (fo=1, routed)           0.000    43.543    regfile/M_reg_temp_q_reg[143]_0[64]
    SLICE_X45Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.433    14.838    regfile/clk_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[64]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.031    15.107    regfile/M_reg_temp_q_reg[64]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -43.543    
  -------------------------------------------------------------------
                         slack                                -28.436    

Slack (VIOLATED) :        -28.417ns  (required time - arrival time)
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/M_reg_temp_q_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.423ns  (logic 23.406ns (60.917%)  route 15.017ns (39.083%))
  Logic Levels:           97  (CARRY4=79 LUT2=1 LUT3=11 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/Q
                         net (fo=20, routed)          0.682     6.289    control_unit/M_ctrl_q[2]_repN
    SLICE_X44Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  control_unit/M_reg_level_q[9]_i_26/O
                         net (fo=1, routed)           0.430     6.843    control_unit/M_reg_level_q[9]_i_26_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  control_unit/M_reg_level_q[9]_i_16/O
                         net (fo=41, routed)          0.813     7.780    regfile/M_regfile_ra[2]
    SLICE_X46Y6          MUXF7 (Prop_muxf7_S_O)       0.292     8.072 r  regfile/M_reg_temp_q_reg[143]_i_55/O
                         net (fo=1, routed)           0.776     8.847    control_unit/M_reg_temp_q[143]_i_25_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.297     9.144 r  control_unit/M_reg_temp_q[143]_i_31/O
                         net (fo=27, routed)          0.570     9.715    control_unit/M_reg_temp_q[143]_i_31_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  control_unit/M_reg_temp_q[128]_i_393/O
                         net (fo=1, routed)           0.000     9.839    control_unit/M_reg_temp_q[128]_i_393_n_0
    SLICE_X45Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.371 r  control_unit/M_reg_temp_q_reg[128]_i_354/CO[3]
                         net (fo=1, routed)           0.000    10.371    control_unit/M_reg_temp_q_reg[128]_i_354_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.485 r  control_unit/M_reg_temp_q_reg[128]_i_349/CO[3]
                         net (fo=1, routed)           0.000    10.485    control_unit/M_reg_temp_q_reg[128]_i_349_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.599 r  control_unit/M_reg_temp_q_reg[128]_i_344/CO[3]
                         net (fo=1, routed)           0.000    10.599    control_unit/M_reg_temp_q_reg[128]_i_344_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.713 r  control_unit/M_reg_temp_q_reg[128]_i_341/CO[3]
                         net (fo=1, routed)           0.000    10.713    control_unit/M_reg_temp_q_reg[128]_i_341_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.984 r  control_unit/M_reg_temp_q_reg[128]_i_340/CO[0]
                         net (fo=19, routed)          0.740    11.723    control_unit/M_reg_temp_q_reg[128]_i_341_0[14]
    SLICE_X44Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.552 r  control_unit/M_reg_temp_q_reg[128]_i_332/CO[3]
                         net (fo=1, routed)           0.000    12.552    control_unit/M_reg_temp_q_reg[128]_i_332_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.666 r  control_unit/M_reg_temp_q_reg[128]_i_327/CO[3]
                         net (fo=1, routed)           0.000    12.666    control_unit/M_reg_temp_q_reg[128]_i_327_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.780 r  control_unit/M_reg_temp_q_reg[128]_i_322/CO[3]
                         net (fo=1, routed)           0.000    12.780    control_unit/M_reg_temp_q_reg[128]_i_322_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  control_unit/M_reg_temp_q_reg[128]_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.894    control_unit/M_reg_temp_q_reg[128]_i_319_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.051 r  control_unit/M_reg_temp_q_reg[128]_i_318/CO[1]
                         net (fo=19, routed)          0.853    13.904    control_unit/M_reg_temp_q_reg[128]_i_341_0[13]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    14.233 r  control_unit/M_reg_temp_q[128]_i_339/O
                         net (fo=1, routed)           0.000    14.233    control_unit/M_reg_temp_q[128]_i_339_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  control_unit/M_reg_temp_q_reg[128]_i_310/CO[3]
                         net (fo=1, routed)           0.000    14.783    control_unit/M_reg_temp_q_reg[128]_i_310_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  control_unit/M_reg_temp_q_reg[128]_i_305/CO[3]
                         net (fo=1, routed)           0.000    14.897    control_unit/M_reg_temp_q_reg[128]_i_305_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  control_unit/M_reg_temp_q_reg[128]_i_300/CO[3]
                         net (fo=1, routed)           0.000    15.011    control_unit/M_reg_temp_q_reg[128]_i_300_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.125 r  control_unit/M_reg_temp_q_reg[128]_i_297/CO[3]
                         net (fo=1, routed)           0.000    15.125    control_unit/M_reg_temp_q_reg[128]_i_297_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.282 r  control_unit/M_reg_temp_q_reg[128]_i_296/CO[1]
                         net (fo=19, routed)          0.683    15.965    control_unit/M_reg_temp_q_reg[128]_i_341_0[12]
    SLICE_X42Y3          LUT3 (Prop_lut3_I0_O)        0.329    16.294 r  control_unit/M_reg_temp_q[128]_i_317/O
                         net (fo=1, routed)           0.000    16.294    control_unit/M_reg_temp_q[128]_i_317_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.827 r  control_unit/M_reg_temp_q_reg[128]_i_288/CO[3]
                         net (fo=1, routed)           0.000    16.827    control_unit/M_reg_temp_q_reg[128]_i_288_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.944 r  control_unit/M_reg_temp_q_reg[128]_i_283/CO[3]
                         net (fo=1, routed)           0.000    16.944    control_unit/M_reg_temp_q_reg[128]_i_283_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.061 r  control_unit/M_reg_temp_q_reg[128]_i_278/CO[3]
                         net (fo=1, routed)           0.000    17.061    control_unit/M_reg_temp_q_reg[128]_i_278_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.178 r  control_unit/M_reg_temp_q_reg[128]_i_275/CO[3]
                         net (fo=1, routed)           0.000    17.178    control_unit/M_reg_temp_q_reg[128]_i_275_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.335 r  control_unit/M_reg_temp_q_reg[128]_i_274/CO[1]
                         net (fo=19, routed)          0.738    18.074    control_unit/M_reg_temp_q_reg[128]_i_341_0[11]
    SLICE_X41Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    18.862 r  control_unit/M_reg_temp_q_reg[128]_i_266/CO[3]
                         net (fo=1, routed)           0.000    18.862    control_unit/M_reg_temp_q_reg[128]_i_266_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.976 r  control_unit/M_reg_temp_q_reg[128]_i_261/CO[3]
                         net (fo=1, routed)           0.000    18.976    control_unit/M_reg_temp_q_reg[128]_i_261_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.090 r  control_unit/M_reg_temp_q_reg[128]_i_256/CO[3]
                         net (fo=1, routed)           0.000    19.090    control_unit/M_reg_temp_q_reg[128]_i_256_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.204 r  control_unit/M_reg_temp_q_reg[128]_i_253/CO[3]
                         net (fo=1, routed)           0.000    19.204    control_unit/M_reg_temp_q_reg[128]_i_253_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.361 r  control_unit/M_reg_temp_q_reg[128]_i_252/CO[1]
                         net (fo=19, routed)          0.537    19.898    control_unit/M_reg_temp_q_reg[128]_i_341_0[10]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    20.227 r  control_unit/M_reg_temp_q[128]_i_273/O
                         net (fo=1, routed)           0.000    20.227    control_unit/M_reg_temp_q[128]_i_273_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.777 r  control_unit/M_reg_temp_q_reg[128]_i_244/CO[3]
                         net (fo=1, routed)           0.000    20.777    control_unit/M_reg_temp_q_reg[128]_i_244_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  control_unit/M_reg_temp_q_reg[128]_i_239/CO[3]
                         net (fo=1, routed)           0.000    20.891    control_unit/M_reg_temp_q_reg[128]_i_239_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.005 r  control_unit/M_reg_temp_q_reg[128]_i_234/CO[3]
                         net (fo=1, routed)           0.000    21.005    control_unit/M_reg_temp_q_reg[128]_i_234_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.119 r  control_unit/M_reg_temp_q_reg[128]_i_231/CO[3]
                         net (fo=1, routed)           0.000    21.119    control_unit/M_reg_temp_q_reg[128]_i_231_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.276 r  control_unit/M_reg_temp_q_reg[128]_i_230/CO[1]
                         net (fo=19, routed)          0.694    21.970    control_unit/M_reg_temp_q_reg[128]_i_341_0[9]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    22.299 r  control_unit/M_reg_temp_q[128]_i_251/O
                         net (fo=1, routed)           0.000    22.299    control_unit/M_reg_temp_q[128]_i_251_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.832 r  control_unit/M_reg_temp_q_reg[128]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.832    control_unit/M_reg_temp_q_reg[128]_i_222_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  control_unit/M_reg_temp_q_reg[128]_i_217/CO[3]
                         net (fo=1, routed)           0.000    22.949    control_unit/M_reg_temp_q_reg[128]_i_217_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  control_unit/M_reg_temp_q_reg[128]_i_212/CO[3]
                         net (fo=1, routed)           0.000    23.066    control_unit/M_reg_temp_q_reg[128]_i_212_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  control_unit/M_reg_temp_q_reg[128]_i_209/CO[3]
                         net (fo=1, routed)           0.000    23.183    control_unit/M_reg_temp_q_reg[128]_i_209_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.340 r  control_unit/M_reg_temp_q_reg[128]_i_208/CO[1]
                         net (fo=19, routed)          0.722    24.062    control_unit/M_reg_temp_q_reg[128]_i_341_0[8]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.332    24.394 r  control_unit/M_reg_temp_q[128]_i_229/O
                         net (fo=1, routed)           0.000    24.394    control_unit/M_reg_temp_q[128]_i_229_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.944 r  control_unit/M_reg_temp_q_reg[128]_i_200/CO[3]
                         net (fo=1, routed)           0.000    24.944    control_unit/M_reg_temp_q_reg[128]_i_200_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  control_unit/M_reg_temp_q_reg[128]_i_195/CO[3]
                         net (fo=1, routed)           0.000    25.058    control_unit/M_reg_temp_q_reg[128]_i_195_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.172 r  control_unit/M_reg_temp_q_reg[128]_i_190/CO[3]
                         net (fo=1, routed)           0.000    25.172    control_unit/M_reg_temp_q_reg[128]_i_190_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.286 r  control_unit/M_reg_temp_q_reg[128]_i_187/CO[3]
                         net (fo=1, routed)           0.000    25.286    control_unit/M_reg_temp_q_reg[128]_i_187_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.443 r  control_unit/M_reg_temp_q_reg[128]_i_186/CO[1]
                         net (fo=19, routed)          0.741    26.184    control_unit/M_reg_temp_q_reg[128]_i_341_0[7]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.329    26.513 r  control_unit/M_reg_temp_q[128]_i_207/O
                         net (fo=1, routed)           0.000    26.513    control_unit/M_reg_temp_q[128]_i_207_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.063 r  control_unit/M_reg_temp_q_reg[128]_i_178/CO[3]
                         net (fo=1, routed)           0.000    27.063    control_unit/M_reg_temp_q_reg[128]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.177 r  control_unit/M_reg_temp_q_reg[128]_i_173/CO[3]
                         net (fo=1, routed)           0.000    27.177    control_unit/M_reg_temp_q_reg[128]_i_173_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.291 r  control_unit/M_reg_temp_q_reg[128]_i_168/CO[3]
                         net (fo=1, routed)           0.000    27.291    control_unit/M_reg_temp_q_reg[128]_i_168_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.405 r  control_unit/M_reg_temp_q_reg[128]_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.405    control_unit/M_reg_temp_q_reg[128]_i_165_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.562 r  control_unit/M_reg_temp_q_reg[128]_i_164/CO[1]
                         net (fo=19, routed)          0.588    28.150    control_unit/M_reg_temp_q_reg[128]_i_341_0[6]
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.935 r  control_unit/M_reg_temp_q_reg[128]_i_156/CO[3]
                         net (fo=1, routed)           0.000    28.935    control_unit/M_reg_temp_q_reg[128]_i_156_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.049 r  control_unit/M_reg_temp_q_reg[128]_i_151/CO[3]
                         net (fo=1, routed)           0.000    29.049    control_unit/M_reg_temp_q_reg[128]_i_151_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.163 r  control_unit/M_reg_temp_q_reg[128]_i_146/CO[3]
                         net (fo=1, routed)           0.000    29.163    control_unit/M_reg_temp_q_reg[128]_i_146_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.277 r  control_unit/M_reg_temp_q_reg[128]_i_143/CO[3]
                         net (fo=1, routed)           0.000    29.277    control_unit/M_reg_temp_q_reg[128]_i_143_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.434 r  control_unit/M_reg_temp_q_reg[128]_i_142/CO[1]
                         net (fo=19, routed)          0.716    30.149    control_unit/M_reg_temp_q_reg[128]_i_341_0[5]
    SLICE_X46Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.949 r  control_unit/M_reg_temp_q_reg[128]_i_125/CO[3]
                         net (fo=1, routed)           0.000    30.949    control_unit/M_reg_temp_q_reg[128]_i_125_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.066 r  control_unit/M_reg_temp_q_reg[128]_i_120/CO[3]
                         net (fo=1, routed)           0.000    31.066    control_unit/M_reg_temp_q_reg[128]_i_120_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.183 r  control_unit/M_reg_temp_q_reg[128]_i_115/CO[3]
                         net (fo=1, routed)           0.000    31.183    control_unit/M_reg_temp_q_reg[128]_i_115_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.300 r  control_unit/M_reg_temp_q_reg[128]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.300    control_unit/M_reg_temp_q_reg[128]_i_112_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.457 r  control_unit/M_reg_temp_q_reg[128]_i_111/CO[1]
                         net (fo=19, routed)          0.776    32.233    control_unit/M_reg_temp_q_reg[128]_i_341_0[4]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.332    32.565 r  control_unit/M_reg_temp_q[128]_i_141/O
                         net (fo=1, routed)           0.000    32.565    control_unit/M_reg_temp_q[128]_i_141_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.115 r  control_unit/M_reg_temp_q_reg[128]_i_106/CO[3]
                         net (fo=1, routed)           0.000    33.115    control_unit/M_reg_temp_q_reg[128]_i_106_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.229 r  control_unit/M_reg_temp_q_reg[128]_i_86/CO[3]
                         net (fo=1, routed)           0.000    33.229    control_unit/M_reg_temp_q_reg[128]_i_86_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  control_unit/M_reg_temp_q_reg[128]_i_81/CO[3]
                         net (fo=1, routed)           0.000    33.343    control_unit/M_reg_temp_q_reg[128]_i_81_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.457 r  control_unit/M_reg_temp_q_reg[128]_i_78/CO[3]
                         net (fo=1, routed)           0.000    33.457    control_unit/M_reg_temp_q_reg[128]_i_78_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.614 r  control_unit/M_reg_temp_q_reg[128]_i_77/CO[1]
                         net (fo=19, routed)          0.805    34.420    control_unit/M_reg_temp_q_reg[128]_i_341_0[3]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    34.749 r  control_unit/M_reg_temp_q[128]_i_138/O
                         net (fo=1, routed)           0.000    34.749    control_unit/M_reg_temp_q[128]_i_138_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.299 r  control_unit/M_reg_temp_q_reg[128]_i_101/CO[3]
                         net (fo=1, routed)           0.000    35.299    control_unit/M_reg_temp_q_reg[128]_i_101_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.413 r  control_unit/M_reg_temp_q_reg[128]_i_72/CO[3]
                         net (fo=1, routed)           0.000    35.413    control_unit/M_reg_temp_q_reg[128]_i_72_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.527 r  control_unit/M_reg_temp_q_reg[128]_i_56/CO[3]
                         net (fo=1, routed)           0.000    35.527    control_unit/M_reg_temp_q_reg[128]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.641 r  control_unit/M_reg_temp_q_reg[128]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.641    control_unit/M_reg_temp_q_reg[128]_i_53_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.798 r  control_unit/M_reg_temp_q_reg[128]_i_52/CO[1]
                         net (fo=19, routed)          0.881    36.679    control_unit/M_reg_temp_q_reg[128]_i_341_0[2]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    37.008 r  control_unit/M_reg_temp_q[128]_i_104/O
                         net (fo=1, routed)           0.000    37.008    control_unit/M_reg_temp_q[128]_i_104_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.541 r  control_unit/M_reg_temp_q_reg[128]_i_67/CO[3]
                         net (fo=1, routed)           0.000    37.541    control_unit/M_reg_temp_q_reg[128]_i_67_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.658 r  control_unit/M_reg_temp_q_reg[128]_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.658    control_unit/M_reg_temp_q_reg[128]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.775 r  control_unit/M_reg_temp_q_reg[128]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.775    control_unit/M_reg_temp_q_reg[128]_i_38_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.932 r  control_unit/M_reg_temp_q_reg[128]_i_37/CO[1]
                         net (fo=19, routed)          0.722    38.654    control_unit/M_reg_temp_q_reg[128]_i_341_0[1]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    38.986 r  control_unit/M_reg_temp_q[128]_i_132/O
                         net (fo=1, routed)           0.000    38.986    control_unit/M_reg_temp_q[128]_i_132_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.536 r  control_unit/M_reg_temp_q_reg[128]_i_91/CO[3]
                         net (fo=1, routed)           0.000    39.536    control_unit/M_reg_temp_q_reg[128]_i_91_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  control_unit/M_reg_temp_q_reg[128]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.650    control_unit/M_reg_temp_q_reg[128]_i_62_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  control_unit/M_reg_temp_q_reg[128]_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.764    control_unit/M_reg_temp_q_reg[128]_i_42_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  control_unit/M_reg_temp_q_reg[128]_i_32/CO[3]
                         net (fo=1, routed)           0.000    39.878    control_unit/M_reg_temp_q_reg[128]_i_32_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.035 r  control_unit/M_reg_temp_q_reg[128]_i_20/CO[1]
                         net (fo=19, routed)          0.745    40.780    control_unit/M_reg_temp_q_reg[128]_i_341_0[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.109 r  control_unit/M_reg_temp_q[128]_i_94/O
                         net (fo=1, routed)           0.000    41.109    control_unit/M_reg_temp_q[128]_i_94_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.659 r  control_unit/M_reg_temp_q_reg[128]_i_61/CO[3]
                         net (fo=1, routed)           0.000    41.659    control_unit/M_reg_temp_q_reg[128]_i_61_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  control_unit/M_reg_temp_q_reg[128]_i_41/CO[3]
                         net (fo=1, routed)           0.000    41.773    control_unit/M_reg_temp_q_reg[128]_i_41_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  control_unit/M_reg_temp_q_reg[128]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    control_unit/M_reg_temp_q_reg[128]_i_31_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  control_unit/M_reg_temp_q_reg[128]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.001    control_unit/M_reg_temp_q_reg[128]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.272 r  control_unit/M_reg_temp_q_reg[128]_i_7/CO[0]
                         net (fo=8, routed)           0.422    42.694    control_unit/alu/B[0]
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.373    43.067 r  control_unit/M_reg_temp_q[128]_i_2/O
                         net (fo=7, routed)           0.383    43.450    control_unit/M_reg_temp_q[128]_i_2_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I0_O)        0.124    43.574 r  control_unit/M_reg_temp_q[96]_i_1/O
                         net (fo=1, routed)           0.000    43.574    regfile/M_reg_temp_q_reg[143]_0[96]
    SLICE_X46Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.433    14.838    regfile/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  regfile/M_reg_temp_q_reg[96]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X46Y23         FDRE (Setup_fdre_C_D)        0.081    15.157    regfile/M_reg_temp_q_reg[96]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -43.574    
  -------------------------------------------------------------------
                         slack                                -28.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[0].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.277%)  route 0.288ns (60.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.554     1.498    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.737    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.782 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.189     1.971    buttondetector_gen_0[0].buttondetector/M_buttoncond_out[0]
    SLICE_X36Y20         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.821     2.011    buttondetector_gen_0[0].buttondetector/clk_IBUF_BUFG
    SLICE_X36Y20         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.251     1.760    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.070     1.830    buttondetector_gen_0[0].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ledstrip2/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip2/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.561     1.505    ledstrip2/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ledstrip2/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.114     1.760    ledstrip2/M_bit_ctr_q[3]
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.048     1.808 r  ledstrip2/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.808    ledstrip2/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X54Y16         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.830     2.020    ledstrip2/clk_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  ledstrip2/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.131     1.649    ledstrip2/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ledstrip4/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip4/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.558     1.502    ledstrip4/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  ledstrip4/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  ledstrip4/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.121     1.764    ledstrip4/M_bit_ctr_q[3]
    SLICE_X37Y16         LUT5 (Prop_lut5_I4_O)        0.049     1.813 r  ledstrip4/M_bit_ctr_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     1.813    ledstrip4/M_bit_ctr_q[4]_i_2__3_n_0
    SLICE_X37Y16         FDRE                                         r  ledstrip4/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.825     2.015    ledstrip4/clk_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  ledstrip4/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.107     1.622    ledstrip4/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ledstrip7/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip7/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.557     1.501    ledstrip7/clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  ledstrip7/M_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.106     1.771    ledstrip7/M_bit_ctr_q[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I4_O)        0.049     1.820 r  ledstrip7/M_bit_ctr_q[4]_i_2__6/O
                         net (fo=1, routed)           0.000     1.820    ledstrip7/M_bit_ctr_q[4]_i_2__6_n_0
    SLICE_X51Y20         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.826     2.016    ledstrip7/clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.107     1.621    ledstrip7/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ledstrip0/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip0/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.558     1.502    ledstrip0/clk_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  ledstrip0/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  ledstrip0/M_pixel_ctr_q_reg[1]/Q
                         net (fo=14, routed)          0.087     1.737    ledstrip0/M_pixel_ctr_q_reg[1]_0[1]
    SLICE_X52Y19         LUT6 (Prop_lut6_I1_O)        0.098     1.835 r  ledstrip0/M_pixel_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    ledstrip0/M_pixel_ctr_q[2]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  ledstrip0/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.827     2.017    ledstrip0/clk_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  ledstrip0/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.121     1.623    ledstrip0/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ledstrip2/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip2/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.561     1.505    ledstrip2/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  ledstrip2/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  ledstrip2/M_pixel_ctr_q_reg[2]/Q
                         net (fo=8, routed)           0.138     1.807    ledstrip2/M_ledstrip2_pixel[2]
    SLICE_X52Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  ledstrip2/M_pixel_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.852    ledstrip2/M_pixel_ctr_q[2]_i_1__1_n_0
    SLICE_X52Y16         FDRE                                         r  ledstrip2/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.830     2.020    ledstrip2/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  ledstrip2/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.121     1.626    ledstrip2/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ledstrip5/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip5/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.564     1.508    ledstrip5/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  ledstrip5/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  ledstrip5/M_pixel_ctr_q_reg[1]/Q
                         net (fo=16, routed)          0.101     1.757    ledstrip5/M_ledstrip5_pixel[1]
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.098     1.855 r  ledstrip5/M_pixel_ctr_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.855    ledstrip5/M_pixel_ctr_q[2]_i_1__4_n_0
    SLICE_X56Y13         FDRE                                         r  ledstrip5/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     2.022    ledstrip5/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  ledstrip5/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.121     1.629    ledstrip5/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ledstrip7/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip7/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.403%)  route 0.132ns (41.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.558     1.502    ledstrip7/clk_IBUF_BUFG
    SLICE_X51Y19         FDSE                                         r  ledstrip7/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  ledstrip7/M_state_q_reg_inv/Q
                         net (fo=15, routed)          0.132     1.775    ledstrip7/M_state_d
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  ledstrip7/M_state_q_inv_i_1__6/O
                         net (fo=1, routed)           0.000     1.820    ledstrip7/M_state_q_inv_i_1__6_n_0
    SLICE_X51Y19         FDSE                                         r  ledstrip7/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.827     2.017    ledstrip7/clk_IBUF_BUFG
    SLICE_X51Y19         FDSE                                         r  ledstrip7/M_state_q_reg_inv/C
                         clock pessimism             -0.515     1.502    
    SLICE_X51Y19         FDSE (Hold_fdse_C_D)         0.092     1.594    ledstrip7/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ledstrip4/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip4/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.557     1.501    ledstrip4/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  ledstrip4/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  ledstrip4/M_pixel_ctr_q_reg[1]/Q
                         net (fo=19, routed)          0.099     1.728    ledstrip4/M_ledstrip4_pixel[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I1_O)        0.099     1.827 r  ledstrip4/M_pixel_ctr_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.827    ledstrip4/M_pixel_ctr_q[2]_i_1__3_n_0
    SLICE_X37Y17         FDRE                                         r  ledstrip4/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.824     2.014    ledstrip4/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  ledstrip4/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092     1.593    ledstrip4/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ledstrip1/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledstrip1/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.562     1.506    ledstrip1/clk_IBUF_BUFG
    SLICE_X53Y15         FDRE                                         r  ledstrip1/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.128     1.634 f  ledstrip1/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.101     1.735    ledstrip1/M_bit_ctr_q[4]
    SLICE_X53Y15         LUT5 (Prop_lut5_I3_O)        0.098     1.833 r  ledstrip1/M_bit_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    ledstrip1/M_bit_ctr_q[3]_i_1__0_n_0
    SLICE_X53Y15         FDRE                                         r  ledstrip1/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.831     2.021    ledstrip1/clk_IBUF_BUFG
    SLICE_X53Y15         FDRE                                         r  ledstrip1/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.092     1.598    ledstrip1/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y19   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y23   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y19   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y19   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y19   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y19   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y21   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.530ns  (logic 6.722ns (32.741%)  route 13.809ns (67.259%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.379     7.846    regfile/M_led_out_row0[0]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.152     7.998 f  regfile/br_led2_OBUF_inst_i_33/O
                         net (fo=6, routed)           0.842     8.840    regfile/M_led_out_row2[56]
    SLICE_X40Y14         LUT3 (Prop_lut3_I1_O)        0.354     9.194 r  regfile/br_led3_OBUF_inst_i_33/O
                         net (fo=2, routed)           0.831    10.025    regfile/M_led_out_row3[64]
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.332    10.357 r  regfile/br_led3_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.947    11.304    regfile/br_led3_OBUF_inst_i_25_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  regfile/br_led3_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    11.428    regfile/br_led3_OBUF_inst_i_10_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    11.645 r  regfile/br_led3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.804    12.449    ledstrip3/br_led3_OBUF_inst_i_1_1
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.299    12.748 r  ledstrip3/br_led3_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.166    13.914    ledstrip3/led1
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.970    17.008    br_led3_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.522    20.530 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.530    br_led3
    N2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.138ns  (logic 5.836ns (28.980%)  route 14.302ns (71.020%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.379     7.846    regfile/M_led_out_row0[0]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.970 f  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          1.317     9.287    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     9.411 r  regfile/br_led7_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.665    10.076    regfile/br_led7_OBUF_inst_i_22_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.200 r  regfile/br_led7_OBUF_inst_i_14/O
                         net (fo=2, routed)           1.190    11.391    regfile/br_led7_OBUF_inst_i_14_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.515 r  regfile/br_led7_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.966    12.480    ledstrip7/br_led7_OBUF_inst_i_1_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I4_O)        0.124    12.604 r  ledstrip7/br_led7_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.950    13.554    ledstrip7/br_led7_OBUF_inst_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.678 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.966    16.644    br_led7_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    20.138 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000    20.138    br_led7
    L5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.063ns  (logic 6.471ns (32.252%)  route 13.592ns (67.748%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.379     7.846    regfile/M_led_out_row0[0]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.970 f  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          0.828     8.799    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.149     8.948 f  regfile/br_led5_OBUF_inst_i_32/O
                         net (fo=1, routed)           1.368    10.315    regfile/br_led5_OBUF_inst_i_32_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.332    10.647 r  regfile/br_led5_OBUF_inst_i_27/O
                         net (fo=2, routed)           0.509    11.156    regfile/br_led5_OBUF_inst_i_27_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  regfile/br_led5_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000    11.280    regfile/br_led5_OBUF_inst_i_14_n_0
    SLICE_X50Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    11.489 r  regfile/br_led5_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.998    12.487    ledstrip5/br_led5_OBUF_inst_i_1_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.784 r  ledstrip5/br_led5_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.605    13.389    ledstrip5/br_led5_OBUF_inst_i_4_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    13.513 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.036    16.549    br_led5_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.514    20.063 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000    20.063    br_led5
    M4                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.976ns  (logic 6.499ns (32.532%)  route 13.478ns (67.468%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 r  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.379     7.846    regfile/M_led_out_row0[0]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.970 r  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          1.085     9.055    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I2_O)        0.153     9.208 r  regfile/br_led4_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.809    10.017    regfile/br_led4_OBUF_inst_i_38_n_0
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.331    10.348 r  regfile/br_led4_OBUF_inst_i_28/O
                         net (fo=1, routed)           0.665    11.013    ledstrip4/br_led4_OBUF_inst_i_5_1
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124    11.137 r  ledstrip4/br_led4_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000    11.137    ledstrip4/br_led4_OBUF_inst_i_12_n_0
    SLICE_X37Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    11.354 r  ledstrip4/br_led4_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.803    12.157    ledstrip4/br_led4_OBUF_inst_i_5_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.299    12.456 r  ledstrip4/br_led4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.645    13.101    ledstrip4/led1
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.225 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.223    16.448    br_led4_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.529    19.976 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000    19.976    br_led4
    P3                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.916ns  (logic 6.298ns (31.623%)  route 13.618ns (68.377%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.175     7.642    regfile/M_led_out_row0[0]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.065     8.831    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.955 f  regfile/br_led2_OBUF_inst_i_21/O
                         net (fo=6, routed)           1.079    10.033    regfile/br_led2_OBUF_inst_i_21_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.157 r  regfile/br_led1_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.000    10.157    regfile/br_led1_OBUF_inst_i_30_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    10.369 r  regfile/br_led1_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.867    11.237    ledstrip1/br_led1_OBUF_inst_i_4_1
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.299    11.536 r  ledstrip1/br_led1_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.860    12.396    ledstrip1/br_led1_OBUF_inst_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.520 r  ledstrip1/br_led1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.363    12.883    ledstrip1/br_led1_OBUF_inst_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    13.007 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.340    16.347    br_led1_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.569    19.916 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000    19.916    br_led1
    T12                                                               r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.699ns  (logic 6.083ns (30.881%)  route 13.616ns (69.119%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.175     7.642    regfile/M_led_out_row0[0]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.187     8.953    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X46Y15         LUT3 (Prop_lut3_I1_O)        0.153     9.106 r  regfile/br_led6_OBUF_inst_i_30/O
                         net (fo=1, routed)           1.179    10.284    regfile/M_led_out_row6[16]
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.331    10.615 r  regfile/br_led6_OBUF_inst_i_19/O
                         net (fo=2, routed)           1.016    11.632    ledstrip6/br_led6_OBUF_inst_i_4_1
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.756 r  ledstrip6/br_led6_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.666    12.422    ledstrip6/br_led6_OBUF_inst_i_9_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.546 r  ledstrip6/br_led6_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.899    13.445    ledstrip6/br_led6_OBUF_inst_i_4_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.569 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    16.193    br_led6_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.505    19.699 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000    19.699    br_led6
    N4                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.829ns  (logic 5.897ns (31.318%)  route 12.932ns (68.682%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.175     7.642    regfile/M_led_out_row0[0]
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.124     7.766 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.423     9.189    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  regfile/br_led0_OBUF_inst_i_23/O
                         net (fo=1, routed)           0.433     9.746    ledstrip0/br_led0_OBUF_inst_i_8_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124     9.870 r  ledstrip0/br_led0_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.599    10.469    ledstrip0/br_led0_OBUF_inst_i_14_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.593 r  ledstrip0/br_led0_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.801    11.394    ledstrip0/br_led0_OBUF_inst_i_8_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.518 r  ledstrip0/br_led0_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.423    11.941    ledstrip0/br_led0_OBUF_inst_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.065 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.208    15.274    br_led0_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.555    18.829 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000    18.829    br_led0
    T13                                                               r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.713ns  (logic 6.403ns (34.217%)  route 12.310ns (65.783%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          4.869     6.343    control_unit/io_dip_IBUF[0]
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.124     6.467 f  control_unit/br_led0_OBUF_inst_i_19/O
                         net (fo=64, routed)          1.379     7.846    regfile/M_led_out_row0[0]
    SLICE_X39Y14         LUT4 (Prop_lut4_I3_O)        0.152     7.998 f  regfile/br_led2_OBUF_inst_i_33/O
                         net (fo=6, routed)           1.167     9.165    regfile/M_led_out_row2[56]
    SLICE_X46Y15         LUT6 (Prop_lut6_I3_O)        0.326     9.491 r  regfile/br_led2_OBUF_inst_i_24/O
                         net (fo=2, routed)           0.903    10.395    regfile/br_led2_OBUF_inst_i_24_n_0
    SLICE_X49Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.519 r  regfile/br_led2_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.000    10.519    ledstrip2/br_led2_OBUF_inst_i_4_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    10.731 r  ledstrip2/br_led2_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.705    11.436    ledstrip2/br_led2_OBUF_inst_i_9_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.299    11.735 r  ledstrip2/br_led2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.263    11.998    ledstrip2/br_led2_OBUF_inst_i_4_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.122 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.023    15.145    br_led2_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.568    18.713 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000    18.713    br_led2
    R11                                                               r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.955ns  (logic 1.781ns (35.945%)  route 3.174ns (64.055%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          1.840     2.082    ledstrip6/io_dip_IBUF[0]
    SLICE_X52Y17         LUT5 (Prop_lut5_I1_O)        0.044     2.126 r  ledstrip6/br_led6_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.247     2.373    ledstrip6/br_led6_OBUF_inst_i_12_n_0
    SLICE_X50Y17         LUT5 (Prop_lut5_I4_O)        0.119     2.492 r  ledstrip6/br_led6_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.492    ledstrip6/br_led6_OBUF_inst_i_6_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     2.554 r  ledstrip6/br_led6_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.268     2.821    ledstrip6/br_led6_OBUF_inst_i_3_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.108     2.929 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.819     3.749    br_led6_OBUF
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.955 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000     4.955    br_led6
    N4                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.986ns  (logic 1.848ns (37.069%)  route 3.138ns (62.931%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          1.856     2.098    ledstrip2/io_dip_IBUF[0]
    SLICE_X52Y16         LUT5 (Prop_lut5_I2_O)        0.049     2.147 r  ledstrip2/br_led2_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.114     2.260    ledstrip2/br_led2_OBUF_inst_i_11_n_0
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.119     2.379 r  ledstrip2/br_led2_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.379    ledstrip2/br_led2_OBUF_inst_i_6_n_0
    SLICE_X53Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     2.441 r  ledstrip2/br_led2_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.139     2.581    ledstrip2/br_led2_OBUF_inst_i_3_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I1_O)        0.108     2.689 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.029     3.718    br_led2_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.269     4.986 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.986    br_led2
    R11                                                               r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.988ns  (logic 1.829ns (36.674%)  route 3.159ns (63.326%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          1.607     1.849    ledstrip0/io_dip_IBUF[0]
    SLICE_X52Y19         LUT5 (Prop_lut5_I1_O)        0.049     1.898 r  ledstrip0/br_led0_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.149     2.047    ledstrip0/br_led0_OBUF_inst_i_11_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I4_O)        0.113     2.160 r  ledstrip0/br_led0_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.160    ledstrip0/br_led0_OBUF_inst_i_6_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I0_O)      0.062     2.222 r  ledstrip0/br_led0_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.300     2.521    ledstrip0/br_led0_OBUF_inst_i_3_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I1_O)        0.108     2.629 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.103     3.732    br_led0_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.256     4.988 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.988    br_led0
    T13                                                               r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.083ns  (logic 1.761ns (34.651%)  route 3.322ns (65.349%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          2.027     2.268    ledstrip7/io_dip_IBUF[0]
    SLICE_X51Y19         LUT5 (Prop_lut5_I1_O)        0.042     2.310 r  ledstrip7/br_led7_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.224     2.535    ledstrip7/br_led7_OBUF_inst_i_11_n_0
    SLICE_X50Y19         LUT5 (Prop_lut5_I4_O)        0.112     2.647 r  ledstrip7/br_led7_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.647    ledstrip7/br_led7_OBUF_inst_i_6_n_0
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I0_O)      0.062     2.709 r  ledstrip7/br_led7_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.118     2.826    ledstrip7/br_led7_OBUF_inst_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.108     2.934 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.953     3.887    br_led7_OBUF
    L5                   OBUF (Prop_obuf_I_O)         1.196     5.083 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000     5.083    br_led7
    L5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.218ns  (logic 1.845ns (35.352%)  route 3.373ns (64.648%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          1.966     2.208    ledstrip1/io_dip_IBUF[0]
    SLICE_X52Y15         LUT5 (Prop_lut5_I1_O)        0.044     2.252 r  ledstrip1/br_led1_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.111     2.363    ledstrip1/br_led1_OBUF_inst_i_12_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I4_O)        0.119     2.482 r  ledstrip1/br_led1_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.482    ledstrip1/br_led1_OBUF_inst_i_6_n_0
    SLICE_X53Y14         MUXF7 (Prop_muxf7_I0_O)      0.062     2.544 r  ledstrip1/br_led1_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.139     2.683    ledstrip1/br_led1_OBUF_inst_i_3_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.108     2.791 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.157     3.948    br_led1_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.270     5.218 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.218    br_led1
    T12                                                               r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.508ns  (logic 1.793ns (32.549%)  route 3.715ns (67.451%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          2.239     2.481    ledstrip5/io_dip_IBUF[0]
    SLICE_X56Y13         LUT5 (Prop_lut5_I2_O)        0.047     2.528 r  ledstrip5/br_led5_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.277     2.805    ledstrip5/br_led5_OBUF_inst_i_11_n_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I4_O)        0.119     2.924 r  ledstrip5/br_led5_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.924    ledstrip5/br_led5_OBUF_inst_i_6_n_0
    SLICE_X57Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     2.986 r  ledstrip5/br_led5_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.290     3.276    ledstrip5/br_led5_OBUF_inst_i_3_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I1_O)        0.108     3.384 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.909     4.293    br_led5_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.215     5.508 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000     5.508    br_led5
    M4                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.567ns  (logic 1.770ns (31.789%)  route 3.797ns (68.211%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          2.096     2.337    ledstrip3/io_dip_IBUF[0]
    SLICE_X47Y13         LUT5 (Prop_lut5_I3_O)        0.045     2.382 r  ledstrip3/br_led3_OBUF_inst_i_26/O
                         net (fo=1, routed)           0.200     2.582    ledstrip3/br_led3_OBUF_inst_i_26_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I1_O)        0.045     2.627 r  ledstrip3/br_led3_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     2.627    ledstrip3/br_led3_OBUF_inst_i_11_n_0
    SLICE_X46Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     2.689 r  ledstrip3/br_led3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.097     2.785    ledstrip3/br_led3_OBUF_inst_i_5_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I5_O)        0.108     2.893 r  ledstrip3/br_led3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.449     3.343    ledstrip3/led1
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.045     3.388 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.956     4.344    br_led3_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.223     5.567 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000     5.567    br_led3
    N2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.858ns  (logic 1.776ns (30.324%)  route 4.082ns (69.676%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          2.439     2.681    ledstrip4/io_dip_IBUF[0]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.045     2.726 r  ledstrip4/br_led4_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.050     2.776    ledstrip4/br_led4_OBUF_inst_i_25_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.045     2.821 r  ledstrip4/br_led4_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     2.821    ledstrip4/br_led4_OBUF_inst_i_11_n_0
    SLICE_X37Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     2.883 r  ledstrip4/br_led4_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.280     3.163    ledstrip4/br_led4_OBUF_inst_i_5_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.108     3.271 r  ledstrip4/br_led4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.221     3.492    ledstrip4/led1
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.045     3.537 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.092     4.629    br_led4_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.230     5.858 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000     5.858    br_led4
    P3                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.342ns  (logic 5.826ns (31.763%)  route 12.516ns (68.237%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          2.933    10.808    regfile/p_0_in
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.150    10.958 f  regfile/br_led2_OBUF_inst_i_33/O
                         net (fo=6, routed)           0.842    11.800    regfile/M_led_out_row2[56]
    SLICE_X40Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.154 r  regfile/br_led3_OBUF_inst_i_33/O
                         net (fo=2, routed)           0.831    12.985    regfile/M_led_out_row3[64]
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.332    13.317 r  regfile/br_led3_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.947    14.264    regfile/br_led3_OBUF_inst_i_25_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I5_O)        0.124    14.388 r  regfile/br_led3_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000    14.388    regfile/br_led3_OBUF_inst_i_10_n_0
    SLICE_X41Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    14.605 r  regfile/br_led3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.804    15.409    ledstrip3/br_led3_OBUF_inst_i_1_1
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.299    15.708 r  ledstrip3/br_led3_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.166    16.875    ledstrip3/led1
    SLICE_X54Y11         LUT6 (Prop_lut6_I4_O)        0.124    16.999 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.970    19.968    br_led3_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.522    23.490 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000    23.490    br_led3
    N2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.040ns  (logic 5.404ns (29.958%)  route 12.636ns (70.042%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          3.039    10.914    regfile/p_0_in
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.038 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.065    12.103    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.227 f  regfile/br_led2_OBUF_inst_i_21/O
                         net (fo=6, routed)           1.079    13.306    regfile/br_led2_OBUF_inst_i_21_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    13.430 r  regfile/br_led1_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.000    13.430    regfile/br_led1_OBUF_inst_i_30_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    13.642 r  regfile/br_led1_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.867    14.509    ledstrip1/br_led1_OBUF_inst_i_4_1
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.299    14.808 r  ledstrip1/br_led1_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.860    15.668    ledstrip1/br_led1_OBUF_inst_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I1_O)        0.124    15.792 r  ledstrip1/br_led1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.363    16.155    ledstrip1/br_led1_OBUF_inst_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.279 r  ledstrip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.340    19.619    br_led1_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.569    23.188 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000    23.188    br_led1
    T12                                                               r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.952ns  (logic 4.942ns (27.531%)  route 13.009ns (72.469%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          2.933    10.808    regfile/p_0_in
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.932 f  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          1.317    12.249    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.373 r  regfile/br_led7_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.665    13.038    regfile/br_led7_OBUF_inst_i_22_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124    13.162 r  regfile/br_led7_OBUF_inst_i_14/O
                         net (fo=2, routed)           1.190    14.353    regfile/br_led7_OBUF_inst_i_14_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.477 r  regfile/br_led7_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.966    15.442    ledstrip7/br_led7_OBUF_inst_i_1_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I4_O)        0.124    15.566 r  ledstrip7/br_led7_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.950    16.516    ledstrip7/br_led7_OBUF_inst_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I3_O)        0.124    16.640 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.966    19.606    br_led7_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    23.100 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000    23.100    br_led7
    L5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.877ns  (logic 5.577ns (31.197%)  route 12.300ns (68.803%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          2.933    10.808    regfile/p_0_in
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.932 f  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          0.828    11.761    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.149    11.910 f  regfile/br_led5_OBUF_inst_i_32/O
                         net (fo=1, routed)           1.368    13.277    regfile/br_led5_OBUF_inst_i_32_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.332    13.609 r  regfile/br_led5_OBUF_inst_i_27/O
                         net (fo=2, routed)           0.509    14.118    regfile/br_led5_OBUF_inst_i_27_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.124    14.242 r  regfile/br_led5_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000    14.242    regfile/br_led5_OBUF_inst_i_14_n_0
    SLICE_X50Y13         MUXF7 (Prop_muxf7_I0_O)      0.209    14.451 r  regfile/br_led5_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.998    15.449    ledstrip5/br_led5_OBUF_inst_i_1_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I1_O)        0.297    15.746 r  ledstrip5/br_led5_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.605    16.351    ledstrip5/br_led5_OBUF_inst_i_4_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I3_O)        0.124    16.475 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.036    19.511    br_led5_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.514    23.025 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000    23.025    br_led5
    M4                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.822ns  (logic 5.189ns (29.118%)  route 12.633ns (70.882%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          3.039    10.914    regfile/p_0_in
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.038 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.187    12.225    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X46Y15         LUT3 (Prop_lut3_I1_O)        0.153    12.378 r  regfile/br_led6_OBUF_inst_i_30/O
                         net (fo=1, routed)           1.179    13.557    regfile/M_led_out_row6[16]
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.331    13.888 r  regfile/br_led6_OBUF_inst_i_19/O
                         net (fo=2, routed)           1.016    14.904    ledstrip6/br_led6_OBUF_inst_i_4_1
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    15.028 r  ledstrip6/br_led6_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.666    15.694    ledstrip6/br_led6_OBUF_inst_i_9_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124    15.818 r  ledstrip6/br_led6_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.899    16.717    ledstrip6/br_led6_OBUF_inst_i_4_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.841 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    19.465    br_led6_OBUF
    N4                   OBUF (Prop_obuf_I_O)         3.505    22.971 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000    22.971    br_led6
    N4                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.790ns  (logic 5.605ns (31.506%)  route 12.185ns (68.494%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 f  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 f  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          2.933    10.808    regfile/p_0_in
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124    10.932 r  regfile/br_led2_OBUF_inst_i_31/O
                         net (fo=15, routed)          1.085    12.018    regfile/M_reg_level_q_reg[1]_0[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I2_O)        0.153    12.171 r  regfile/br_led4_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.809    12.979    regfile/br_led4_OBUF_inst_i_38_n_0
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.331    13.310 r  regfile/br_led4_OBUF_inst_i_28/O
                         net (fo=1, routed)           0.665    13.975    ledstrip4/br_led4_OBUF_inst_i_5_1
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124    14.099 r  ledstrip4/br_led4_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000    14.099    ledstrip4/br_led4_OBUF_inst_i_12_n_0
    SLICE_X37Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    14.316 r  ledstrip4/br_led4_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.803    15.119    ledstrip4/br_led4_OBUF_inst_i_5_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.299    15.418 r  ledstrip4/br_led4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.645    16.063    ledstrip4/led1
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.187 r  ledstrip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.223    19.410    br_led4_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.529    22.939 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000    22.939    br_led4
    P3                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.952ns  (logic 5.003ns (29.512%)  route 11.949ns (70.488%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          3.039    10.914    regfile/p_0_in
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.038 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.423    12.461    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    12.585 r  regfile/br_led0_OBUF_inst_i_23/O
                         net (fo=1, routed)           0.433    13.018    ledstrip0/br_led0_OBUF_inst_i_8_0
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124    13.142 r  ledstrip0/br_led0_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.599    13.741    ledstrip0/br_led0_OBUF_inst_i_14_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.865 r  ledstrip0/br_led0_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.801    14.666    ledstrip0/br_led0_OBUF_inst_i_8_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.790 r  ledstrip0/br_led0_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.423    15.214    ledstrip0/br_led0_OBUF_inst_i_4_n_0
    SLICE_X55Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.338 r  ledstrip0/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.208    18.546    br_led0_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.555    22.101 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000    22.101    br_led0
    T13                                                               r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_level_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.797ns  (logic 5.403ns (32.168%)  route 11.394ns (67.832%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.564     5.148    regfile/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  regfile/M_reg_level_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  regfile/M_reg_level_q_reg[13]/Q
                         net (fo=2, routed)           0.974     6.578    regfile/M_reg_level_q_reg_n_0_[13]
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.702 r  regfile/M_reg_map_row4_q[6]_i_3/O
                         net (fo=1, routed)           1.049     7.751    regfile/M_reg_map_row4_q[6]_i_3_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  regfile/M_reg_map_row4_q[6]_i_2/O
                         net (fo=21, routed)          3.039    10.914    regfile/p_0_in
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.038 f  regfile/br_led0_OBUF_inst_i_21/O
                         net (fo=25, routed)          1.065    12.103    regfile/M_reg_level_q_reg[0]_1[1]
    SLICE_X46Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.227 f  regfile/br_led2_OBUF_inst_i_21/O
                         net (fo=6, routed)           0.704    12.930    regfile/br_led2_OBUF_inst_i_21_n_0
    SLICE_X48Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.054 r  regfile/br_led2_OBUF_inst_i_28/O
                         net (fo=1, routed)           0.573    13.627    regfile/M_led_out_row2[16]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.751 r  regfile/br_led2_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.000    13.751    ledstrip2/br_led2_OBUF_inst_i_4_0
    SLICE_X49Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    13.963 r  ledstrip2/br_led2_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.705    14.668    ledstrip2/br_led2_OBUF_inst_i_9_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.299    14.967 r  ledstrip2/br_led2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.263    15.230    ledstrip2/br_led2_OBUF_inst_i_4_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.354 r  ledstrip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.023    18.377    br_led2_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.568    21.945 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.945    br_led2
    R11                                                               r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.053ns  (logic 4.626ns (35.437%)  route 8.428ns (64.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[0]/Q
                         net (fo=88, routed)          3.686     9.293    control_unit/M_ctrl_q[0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.417 r  control_unit/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.665    10.082    control_unit/M_seg_values[13]
    SLICE_X33Y23         LUT5 (Prop_lut5_I4_O)        0.152    10.234 r  control_unit/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.191    11.425    control_unit/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.751 r  control_unit/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.886    14.637    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    18.205 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.205    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/FSM_sequential_M_ctrl_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.001ns  (logic 4.637ns (35.666%)  route 8.364ns (64.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.567     5.151    control_unit/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  control_unit/FSM_sequential_M_ctrl_q_reg[0]/Q
                         net (fo=88, routed)          3.686     9.293    control_unit/M_ctrl_q[0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.417 r  control_unit/io_seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.665    10.082    control_unit/M_seg_values[13]
    SLICE_X33Y23         LUT5 (Prop_lut5_I4_O)        0.152    10.234 r  control_unit/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.997    11.231    control_unit/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X28Y21         LUT4 (Prop_lut4_I0_O)        0.326    11.557 r  control_unit/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.016    14.573    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    18.152 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.152    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledstrip3/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.469ns (58.479%)  route 1.043ns (41.521%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.564     1.508    ledstrip3/clk_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  ledstrip3/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.148     1.656 f  ledstrip3/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.087     1.743    ledstrip3/M_ctr_q[6]
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.098     1.841 r  ledstrip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.956     2.797    br_led3_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.020 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000     4.020    br_led3
    N2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledstrip6/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.454ns (57.643%)  route 1.068ns (42.357%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.560     1.504    ledstrip6/clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  ledstrip6/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  ledstrip6/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.249     1.900    ledstrip6/M_bit_ctr_q[4]
    SLICE_X53Y18         LUT6 (Prop_lut6_I2_O)        0.099     1.999 r  ledstrip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.819     2.819    br_led6_OBUF
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.025 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000     4.025    br_led6
    N4                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_orientation_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.376ns (54.540%)  route 1.147ns (45.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.565     1.509    regfile/clk_IBUF_BUFG
    SLICE_X53Y9          FDRE                                         r  regfile/M_reg_orientation_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  regfile/M_reg_orientation_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.147     2.796    lopt_10
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.031 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.031    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_orientation_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.498ns (57.499%)  route 1.108ns (42.501%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.554     1.498    regfile/clk_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  regfile/M_reg_orientation_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  regfile/M_reg_orientation_q_reg[0]/Q
                         net (fo=10, routed)          0.304     1.929    regfile/io_led_OBUF[9]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.099     2.028 r  regfile/br_led9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.804     2.832    br_led9_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.271     4.104 r  br_led9_OBUF_inst/O
                         net (fo=0)                   0.000     4.104    br_led9
    R12                                                               r  br_led9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.521ns (58.117%)  route 1.096ns (41.883%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.550     1.494    seg/ctr/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.148     1.642 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.288     1.930    seg/ctr/Q[0]
    SLICE_X33Y23         LUT2 (Prop_lut2_I0_O)        0.099     2.029 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.808     2.837    io_sel_OBUF[2]
    N11                  OBUF (Prop_obuf_I_O)         1.274     4.111 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.111    io_sel[2]
    N11                                                               r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_temp_q_reg[33]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.414ns (54.316%)  route 1.189ns (45.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.565     1.509    regfile/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  regfile/M_reg_temp_q_reg[33]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  regfile/M_reg_temp_q_reg[33]_lopt_replica/Q
                         net (fo=1, routed)           1.189     2.862    lopt_17
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.112 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.112    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_move_num_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.368ns (52.377%)  route 1.243ns (47.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.564     1.508    regfile/clk_IBUF_BUFG
    SLICE_X51Y10         FDSE                                         r  regfile/M_reg_move_num_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  regfile/M_reg_move_num_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.243     2.892    lopt_6
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.119 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.119    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regfile/M_reg_orientation_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.370ns (52.489%)  route 1.240ns (47.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.566     1.510    regfile/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  regfile/M_reg_orientation_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  regfile/M_reg_orientation_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.240     2.891    lopt_11
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.121 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.121    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledstrip7/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.626ns  (logic 1.422ns (54.127%)  route 1.205ns (45.873%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.557     1.501    ledstrip7/clk_IBUF_BUFG
    SLICE_X51Y20         FDRE                                         r  ledstrip7/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  ledstrip7/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.252     1.881    ledstrip7/M_bit_ctr_q[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.979 r  ledstrip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.953     2.931    br_led7_OBUF
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.127 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000     4.127    br_led7
    L5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledstrip5/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.446ns (55.593%)  route 1.155ns (44.407%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.592     1.536    ledstrip5/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  ledstrip5/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  ledstrip5/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.148     1.824    ledstrip5/M_ctr_q[4]
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.869 r  ledstrip5/br_led5_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.099     1.968    ledstrip5/br_led5_OBUF_inst_i_2_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I0_O)        0.045     2.013 r  ledstrip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.909     2.922    br_led5_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.137 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000     4.137    br_led5
    M4                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.090ns  (logic 1.846ns (18.292%)  route 8.245ns (81.708%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          6.074     7.548    control_unit/io_dip_IBUF[0]
    SLICE_X39Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.672 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_6/O
                         net (fo=1, routed)           0.553     8.225    control_unit/FSM_sequential_M_ctrl_q[0]_i_6_n_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_5/O
                         net (fo=1, routed)           1.617     9.966    control_unit/FSM_sequential_M_ctrl_q[0]_i_5_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.090    control_unit/M_ctrl_d__0[0]
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.448     4.853    control_unit/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.466ns  (logic 1.722ns (18.189%)  route 7.744ns (81.811%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          5.777     7.251    control_unit/io_dip_IBUF[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.375 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_5/O
                         net (fo=1, routed)           0.639     8.014    control_unit/FSM_sequential_M_ctrl_q[5]_i_5_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_2/O
                         net (fo=3, routed)           1.328     9.466    control_unit/M_ctrl_d__0[5]
    SLICE_X43Y3          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.447     4.852    control_unit/clk_IBUF_BUFG
    SLICE_X43Y3          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica_1/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.171ns  (logic 1.846ns (20.126%)  route 7.325ns (79.874%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          5.089     6.563    control_unit/io_dip_IBUF[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.687 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_7/O
                         net (fo=1, routed)           0.905     7.592    control_unit/FSM_sequential_M_ctrl_q[2]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_2/O
                         net (fo=1, routed)           0.953     8.669    control_unit/FSM_sequential_M_ctrl_q[2]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_1/O
                         net (fo=2, routed)           0.378     9.171    control_unit/M_ctrl_d__0[2]
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.448     4.853    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]_replica/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.846ns (20.992%)  route 6.947ns (79.008%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          5.089     6.563    control_unit/io_dip_IBUF[0]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.687 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_7/O
                         net (fo=1, routed)           0.905     7.592    control_unit/FSM_sequential_M_ctrl_q[2]_i_7_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.716 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_2/O
                         net (fo=1, routed)           0.953     8.669    control_unit/FSM_sequential_M_ctrl_q[2]_i_2_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.793 r  control_unit/FSM_sequential_M_ctrl_q[2]_i_1/O
                         net (fo=2, routed)           0.000     8.793    control_unit/M_ctrl_d__0[2]
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.448     4.853    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.469ns  (logic 1.722ns (20.330%)  route 6.747ns (79.670%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          5.777     7.251    control_unit/io_dip_IBUF[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.375 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_5/O
                         net (fo=1, routed)           0.639     8.014    control_unit/FSM_sequential_M_ctrl_q[5]_i_5_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_2/O
                         net (fo=3, routed)           0.331     8.469    control_unit/M_ctrl_d__0[5]
    SLICE_X45Y7          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.447     4.852    control_unit/clk_IBUF_BUFG
    SLICE_X45Y7          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]_replica/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 1.722ns (21.157%)  route 6.416ns (78.843%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          5.777     7.251    control_unit/io_dip_IBUF[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.375 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_5/O
                         net (fo=1, routed)           0.639     8.014    control_unit/FSM_sequential_M_ctrl_q[5]_i_5_n_0
    SLICE_X45Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.138 r  control_unit/FSM_sequential_M_ctrl_q[5]_i_2/O
                         net (fo=3, routed)           0.000     8.138    control_unit/M_ctrl_d__0[5]
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.448     4.853    control_unit/clk_IBUF_BUFG
    SLICE_X45Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.634ns (33.263%)  route 3.278ns (66.737%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.578     4.088    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.212 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.700     4.912    reset_cond/M_reset_cond_in
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.634ns (33.377%)  route 3.261ns (66.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.578     4.088    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.212 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.683     4.895    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.634ns (33.377%)  route 3.261ns (66.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.578     4.088    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.212 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.683     4.895    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 1.634ns (33.377%)  route 3.261ns (66.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.578     4.088    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.212 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.683     4.895    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 downButton
                            (input port)
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.279ns (23.766%)  route 0.894ns (76.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  downButton (IN)
                         net (fo=0)                   0.000     0.000    downButton
    N9                   IBUF (Prop_ibuf_I_O)         0.279     0.279 r  downButton_IBUF_inst/O
                         net (fo=1, routed)           0.894     1.172    buttoncond_gen_0[3].buttoncond/sync/D[0]
    SLICE_X32Y22         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.819     2.009    buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rightButton
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.323ns  (logic 0.281ns (21.210%)  route 1.043ns (78.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  rightButton (IN)
                         net (fo=0)                   0.000     0.000    rightButton
    T9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rightButton_IBUF_inst/O
                         net (fo=1, routed)           1.043     1.323    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X31Y21         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.820     2.010    buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 upButton
                            (input port)
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.221ns (15.787%)  route 1.177ns (84.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  upButton (IN)
                         net (fo=0)                   0.000     0.000    upButton
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  upButton_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.398    buttoncond_gen_0[1].buttoncond/sync/D[0]
    SLICE_X39Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.816     2.006    buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 leftButton
                            (input port)
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.291ns (20.334%)  route 1.141ns (79.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  leftButton (IN)
                         net (fo=0)                   0.000     0.000    leftButton
    R7                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  leftButton_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.432    buttoncond_gen_0[2].buttoncond/sync/D[0]
    SLICE_X31Y24         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.816     2.006    buttoncond_gen_0[2].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.243ns (15.253%)  route 1.350ns (84.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  resetButton_IBUF_inst/O
                         net (fo=1, routed)           1.350     1.592    buttoncond_gen_0[4].buttoncond/sync/D[0]
    SLICE_X39Y25         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.816     2.006    buttoncond_gen_0[4].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  buttoncond_gen_0[4].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.322ns (18.034%)  route 1.465ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.478    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.265     1.788    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.322ns (18.034%)  route 1.465ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.478    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.265     1.788    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.322ns (18.034%)  route 1.465ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.478    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.265     1.788    reset_cond/M_reset_cond_in
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y10         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.322ns (17.996%)  route 1.469ns (82.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.478    reset_cond/rst_n_IBUF
    SLICE_X52Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.269     1.792    reset_cond/M_reset_cond_in
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y12         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.779ns  (logic 0.332ns (11.936%)  route 2.447ns (88.064%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=23, routed)          2.104     2.345    control_unit/io_dip_IBUF[0]
    SLICE_X53Y6          LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_3/O
                         net (fo=1, routed)           0.343     2.734    control_unit/FSM_sequential_M_ctrl_q[0]_i_3_n_0
    SLICE_X47Y6          LUT6 (Prop_lut6_I2_O)        0.045     2.779 r  control_unit/FSM_sequential_M_ctrl_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.779    control_unit/M_ctrl_d__0[0]
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=653, routed)         0.834     2.024    control_unit/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  control_unit/FSM_sequential_M_ctrl_q_reg[0]/C





