#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12fe08020 .scope module, "sigma_16p_tb" "sigma_16p_tb" 2 2;
 .timescale -9 -10;
v0x12fe285e0_0 .var "clk", 0 0;
v0x12fe28670_0 .var "data_in", 7 0;
v0x12fe28700_0 .net "data_out", 11 0, v0x12fe28010_0;  1 drivers
v0x12fe28790_0 .var "res", 0 0;
v0x12fe28840_0 .var "syn_in", 0 0;
v0x12fe28910_0 .net "syn_out", 0 0, v0x12fe28410_0;  1 drivers
S_0x12fe08190 .scope module, "sigma_16p_tb" "sigma_16p" 2 2, 3 1 0, S_0x12fe08020;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "syn_in";
    .port_info 4 /OUTPUT 12 "data_out";
    .port_info 5 /OUTPUT 1 "syn_out";
L_0x12fe289a0 .functor AND 1, v0x12fe28840_0, v0x12fe28370_0, C4<1>, C4<1>;
L_0x12fe28d90 .functor NOT 7, L_0x12fe28c30, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x120078010 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x12fe15720_0 .net/2u *"_ivl_10", 6 0, L_0x120078010;  1 drivers
v0x12fe27540_0 .net *"_ivl_12", 6 0, L_0x12fe28e40;  1 drivers
v0x12fe275e0_0 .net *"_ivl_14", 7 0, L_0x12fe28f80;  1 drivers
v0x12fe27690_0 .net *"_ivl_19", 0 0, L_0x12fe291f0;  1 drivers
v0x12fe27740_0 .net *"_ivl_21", 0 0, L_0x12fe29310;  1 drivers
v0x12fe27830_0 .net *"_ivl_23", 0 0, L_0x12fe293b0;  1 drivers
v0x12fe278e0_0 .net *"_ivl_25", 0 0, L_0x12fe29520;  1 drivers
v0x12fe27990_0 .net *"_ivl_3", 0 0, L_0x12fe28a90;  1 drivers
v0x12fe27a40_0 .net *"_ivl_5", 0 0, L_0x12fe28b90;  1 drivers
v0x12fe27b50_0 .net *"_ivl_7", 6 0, L_0x12fe28c30;  1 drivers
v0x12fe27c00_0 .net *"_ivl_8", 6 0, L_0x12fe28d90;  1 drivers
v0x12fe27cb0_0 .net "clk", 0 0, v0x12fe285e0_0;  1 drivers
v0x12fe27d50_0 .net "comp_8", 7 0, L_0x12fe290d0;  1 drivers
v0x12fe27e00_0 .var "con_syn", 3 0;
v0x12fe27eb0_0 .net "d_12", 11 0, L_0x12fe295c0;  1 drivers
v0x12fe27f60_0 .net "data_in", 7 0, v0x12fe28670_0;  1 drivers
v0x12fe28010_0 .var "data_out", 11 0;
v0x12fe281a0_0 .net "res", 0 0, v0x12fe28790_0;  1 drivers
v0x12fe28230_0 .var "sigma", 11 0;
v0x12fe282d0_0 .net "syn_in", 0 0, v0x12fe28840_0;  1 drivers
v0x12fe28370_0 .var "syn_in_n1", 0 0;
v0x12fe28410_0 .var "syn_out", 0 0;
v0x12fe284b0_0 .net "syn_pulse", 0 0, L_0x12fe289a0;  1 drivers
E_0x12fe14390/0 .event negedge, v0x12fe281a0_0;
E_0x12fe14390/1 .event posedge, v0x12fe27cb0_0;
E_0x12fe14390 .event/or E_0x12fe14390/0, E_0x12fe14390/1;
L_0x12fe28a90 .part v0x12fe28670_0, 7, 1;
L_0x12fe28b90 .part v0x12fe28670_0, 7, 1;
L_0x12fe28c30 .part v0x12fe28670_0, 0, 7;
L_0x12fe28e40 .arith/sum 7, L_0x12fe28d90, L_0x120078010;
L_0x12fe28f80 .concat [ 7 1 0 0], L_0x12fe28e40, L_0x12fe28b90;
L_0x12fe290d0 .functor MUXZ 8, v0x12fe28670_0, L_0x12fe28f80, L_0x12fe28a90, C4<>;
L_0x12fe291f0 .part L_0x12fe290d0, 7, 1;
L_0x12fe29310 .part L_0x12fe290d0, 7, 1;
L_0x12fe293b0 .part L_0x12fe290d0, 7, 1;
L_0x12fe29520 .part L_0x12fe290d0, 7, 1;
LS_0x12fe295c0_0_0 .concat [ 8 1 1 1], L_0x12fe290d0, L_0x12fe29520, L_0x12fe293b0, L_0x12fe29310;
LS_0x12fe295c0_0_4 .concat [ 1 0 0 0], L_0x12fe291f0;
L_0x12fe295c0 .concat [ 11 1 0 0], LS_0x12fe295c0_0_0, LS_0x12fe295c0_0_4;
    .scope S_0x12fe08190;
T_0 ;
    %wait E_0x12fe14390;
    %load/vec4 v0x12fe281a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe28370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12fe27e00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x12fe28230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe28410_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x12fe28010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12fe282d0_0;
    %inv;
    %assign/vec4 v0x12fe28370_0, 0;
    %load/vec4 v0x12fe284b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12fe27e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12fe27e00_0, 0;
T_0.2 ;
    %load/vec4 v0x12fe284b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12fe27e00_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x12fe27eb0_0;
    %assign/vec4 v0x12fe28230_0, 0;
    %load/vec4 v0x12fe28230_0;
    %assign/vec4 v0x12fe28010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12fe28410_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x12fe28230_0;
    %load/vec4 v0x12fe27eb0_0;
    %add;
    %assign/vec4 v0x12fe28230_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe28410_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe08020;
T_1 ;
    %vpi_call 2 7 "$dumpfile", "learn/sigma_16p/sigma_16p.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12fe08190 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12fe08020;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe285e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe28790_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x12fe28670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe28840_0, 0;
    %delay 170, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12fe28790_0, 0;
    %delay 1000000, 0;
    %vpi_call 2 15 "$stop" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x12fe08020;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x12fe285e0_0;
    %inv;
    %store/vec4 v0x12fe285e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12fe08020;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x12fe28840_0;
    %inv;
    %store/vec4 v0x12fe28840_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "learn/sigma_16p/sigma_16p_tb.v";
    "learn/sigma_16p/sigma_16p.v";
