
ECE 455 Project 1 Functional.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08008bd8  08008bd8  00018bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008dac  08008dac  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08008dac  08008dac  00018dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008db4  08008db4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008db4  08008db4  00018db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008db8  08008db8  00018db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          0000486c  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200048d8  200048d8  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014ea3  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000343a  00000000  00000000  00034f82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001420  00000000  00000000  000383c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f7d  00000000  00000000  000397e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025271  00000000  00000000  0003a75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001671f  00000000  00000000  0005f9ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e296b  00000000  00000000  000760ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005e70  00000000  00000000  00158a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  0015e8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bc0 	.word	0x08008bc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008bc0 	.word	0x08008bc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b970 	b.w	8000df4 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	460d      	mov	r5, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	460f      	mov	r7, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4694      	mov	ip, r2
 8000b40:	d965      	bls.n	8000c0e <__udivmoddi4+0xe2>
 8000b42:	fab2 f382 	clz	r3, r2
 8000b46:	b143      	cbz	r3, 8000b5a <__udivmoddi4+0x2e>
 8000b48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b4c:	f1c3 0220 	rsb	r2, r3, #32
 8000b50:	409f      	lsls	r7, r3
 8000b52:	fa20 f202 	lsr.w	r2, r0, r2
 8000b56:	4317      	orrs	r7, r2
 8000b58:	409c      	lsls	r4, r3
 8000b5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b5e:	fa1f f58c 	uxth.w	r5, ip
 8000b62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b66:	0c22      	lsrs	r2, r4, #16
 8000b68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b70:	fb01 f005 	mul.w	r0, r1, r5
 8000b74:	4290      	cmp	r0, r2
 8000b76:	d90a      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b78:	eb1c 0202 	adds.w	r2, ip, r2
 8000b7c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b80:	f080 811c 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000b84:	4290      	cmp	r0, r2
 8000b86:	f240 8119 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	4462      	add	r2, ip
 8000b8e:	1a12      	subs	r2, r2, r0
 8000b90:	b2a4      	uxth	r4, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ba2:	42a5      	cmp	r5, r4
 8000ba4:	d90a      	bls.n	8000bbc <__udivmoddi4+0x90>
 8000ba6:	eb1c 0404 	adds.w	r4, ip, r4
 8000baa:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x294>
 8000bb2:	42a5      	cmp	r5, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x294>
 8000bb8:	4464      	add	r4, ip
 8000bba:	3802      	subs	r0, #2
 8000bbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc0:	1b64      	subs	r4, r4, r5
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11e      	cbz	r6, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40dc      	lsrs	r4, r3
 8000bc8:	2300      	movs	r3, #0
 8000bca:	e9c6 4300 	strd	r4, r3, [r6]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d908      	bls.n	8000be8 <__udivmoddi4+0xbc>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80ed 	beq.w	8000db6 <__udivmoddi4+0x28a>
 8000bdc:	2100      	movs	r1, #0
 8000bde:	e9c6 0500 	strd	r0, r5, [r6]
 8000be2:	4608      	mov	r0, r1
 8000be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be8:	fab3 f183 	clz	r1, r3
 8000bec:	2900      	cmp	r1, #0
 8000bee:	d149      	bne.n	8000c84 <__udivmoddi4+0x158>
 8000bf0:	42ab      	cmp	r3, r5
 8000bf2:	d302      	bcc.n	8000bfa <__udivmoddi4+0xce>
 8000bf4:	4282      	cmp	r2, r0
 8000bf6:	f200 80f8 	bhi.w	8000dea <__udivmoddi4+0x2be>
 8000bfa:	1a84      	subs	r4, r0, r2
 8000bfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000c00:	2001      	movs	r0, #1
 8000c02:	4617      	mov	r7, r2
 8000c04:	2e00      	cmp	r6, #0
 8000c06:	d0e2      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	e9c6 4700 	strd	r4, r7, [r6]
 8000c0c:	e7df      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c0e:	b902      	cbnz	r2, 8000c12 <__udivmoddi4+0xe6>
 8000c10:	deff      	udf	#255	; 0xff
 8000c12:	fab2 f382 	clz	r3, r2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	f040 8090 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1c:	1a8a      	subs	r2, r1, r2
 8000c1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c22:	fa1f fe8c 	uxth.w	lr, ip
 8000c26:	2101      	movs	r1, #1
 8000c28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c30:	0c22      	lsrs	r2, r4, #16
 8000c32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c36:	fb0e f005 	mul.w	r0, lr, r5
 8000c3a:	4290      	cmp	r0, r2
 8000c3c:	d908      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000c42:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4290      	cmp	r0, r2
 8000c4a:	f200 80cb 	bhi.w	8000de4 <__udivmoddi4+0x2b8>
 8000c4e:	4645      	mov	r5, r8
 8000c50:	1a12      	subs	r2, r2, r0
 8000c52:	b2a4      	uxth	r4, r4
 8000c54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c58:	fb07 2210 	mls	r2, r7, r0, r2
 8000c5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c60:	fb0e fe00 	mul.w	lr, lr, r0
 8000c64:	45a6      	cmp	lr, r4
 8000c66:	d908      	bls.n	8000c7a <__udivmoddi4+0x14e>
 8000c68:	eb1c 0404 	adds.w	r4, ip, r4
 8000c6c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c70:	d202      	bcs.n	8000c78 <__udivmoddi4+0x14c>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f200 80bb 	bhi.w	8000dee <__udivmoddi4+0x2c2>
 8000c78:	4610      	mov	r0, r2
 8000c7a:	eba4 040e 	sub.w	r4, r4, lr
 8000c7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c82:	e79f      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c84:	f1c1 0720 	rsb	r7, r1, #32
 8000c88:	408b      	lsls	r3, r1
 8000c8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c92:	fa05 f401 	lsl.w	r4, r5, r1
 8000c96:	fa20 f307 	lsr.w	r3, r0, r7
 8000c9a:	40fd      	lsrs	r5, r7
 8000c9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ca0:	4323      	orrs	r3, r4
 8000ca2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ca6:	fa1f fe8c 	uxth.w	lr, ip
 8000caa:	fb09 5518 	mls	r5, r9, r8, r5
 8000cae:	0c1c      	lsrs	r4, r3, #16
 8000cb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cb4:	fb08 f50e 	mul.w	r5, r8, lr
 8000cb8:	42a5      	cmp	r5, r4
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ccc:	f080 8088 	bcs.w	8000de0 <__udivmoddi4+0x2b4>
 8000cd0:	42a5      	cmp	r5, r4
 8000cd2:	f240 8085 	bls.w	8000de0 <__udivmoddi4+0x2b4>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	4464      	add	r4, ip
 8000cdc:	1b64      	subs	r4, r4, r5
 8000cde:	b29d      	uxth	r5, r3
 8000ce0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ce8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000cf0:	45a6      	cmp	lr, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cfc:	d26c      	bcs.n	8000dd8 <__udivmoddi4+0x2ac>
 8000cfe:	45a6      	cmp	lr, r4
 8000d00:	d96a      	bls.n	8000dd8 <__udivmoddi4+0x2ac>
 8000d02:	3b02      	subs	r3, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d0e:	eba4 040e 	sub.w	r4, r4, lr
 8000d12:	42ac      	cmp	r4, r5
 8000d14:	46c8      	mov	r8, r9
 8000d16:	46ae      	mov	lr, r5
 8000d18:	d356      	bcc.n	8000dc8 <__udivmoddi4+0x29c>
 8000d1a:	d053      	beq.n	8000dc4 <__udivmoddi4+0x298>
 8000d1c:	b156      	cbz	r6, 8000d34 <__udivmoddi4+0x208>
 8000d1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d22:	eb64 040e 	sbc.w	r4, r4, lr
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	40ca      	lsrs	r2, r1
 8000d2c:	40cc      	lsrs	r4, r1
 8000d2e:	4317      	orrs	r7, r2
 8000d30:	e9c6 7400 	strd	r7, r4, [r6]
 8000d34:	4618      	mov	r0, r3
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	f1c3 0120 	rsb	r1, r3, #32
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	fa20 f201 	lsr.w	r2, r0, r1
 8000d48:	fa25 f101 	lsr.w	r1, r5, r1
 8000d4c:	409d      	lsls	r5, r3
 8000d4e:	432a      	orrs	r2, r5
 8000d50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d54:	fa1f fe8c 	uxth.w	lr, ip
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d60:	0c11      	lsrs	r1, r2, #16
 8000d62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d66:	fb00 f50e 	mul.w	r5, r0, lr
 8000d6a:	428d      	cmp	r5, r1
 8000d6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x258>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d7a:	d22f      	bcs.n	8000ddc <__udivmoddi4+0x2b0>
 8000d7c:	428d      	cmp	r5, r1
 8000d7e:	d92d      	bls.n	8000ddc <__udivmoddi4+0x2b0>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4461      	add	r1, ip
 8000d84:	1b49      	subs	r1, r1, r5
 8000d86:	b292      	uxth	r2, r2
 8000d88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d94:	fb05 f10e 	mul.w	r1, r5, lr
 8000d98:	4291      	cmp	r1, r2
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x282>
 8000d9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000da0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da4:	d216      	bcs.n	8000dd4 <__udivmoddi4+0x2a8>
 8000da6:	4291      	cmp	r1, r2
 8000da8:	d914      	bls.n	8000dd4 <__udivmoddi4+0x2a8>
 8000daa:	3d02      	subs	r5, #2
 8000dac:	4462      	add	r2, ip
 8000dae:	1a52      	subs	r2, r2, r1
 8000db0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000db4:	e738      	b.n	8000c28 <__udivmoddi4+0xfc>
 8000db6:	4631      	mov	r1, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xa2>
 8000dbc:	4639      	mov	r1, r7
 8000dbe:	e6e6      	b.n	8000b8e <__udivmoddi4+0x62>
 8000dc0:	4610      	mov	r0, r2
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x90>
 8000dc4:	4548      	cmp	r0, r9
 8000dc6:	d2a9      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dcc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	e7a3      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd4:	4645      	mov	r5, r8
 8000dd6:	e7ea      	b.n	8000dae <__udivmoddi4+0x282>
 8000dd8:	462b      	mov	r3, r5
 8000dda:	e794      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000ddc:	4640      	mov	r0, r8
 8000dde:	e7d1      	b.n	8000d84 <__udivmoddi4+0x258>
 8000de0:	46d0      	mov	r8, sl
 8000de2:	e77b      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de4:	3d02      	subs	r5, #2
 8000de6:	4462      	add	r2, ip
 8000de8:	e732      	b.n	8000c50 <__udivmoddi4+0x124>
 8000dea:	4608      	mov	r0, r1
 8000dec:	e70a      	b.n	8000c04 <__udivmoddi4+0xd8>
 8000dee:	4464      	add	r4, ip
 8000df0:	3802      	subs	r0, #2
 8000df2:	e742      	b.n	8000c7a <__udivmoddi4+0x14e>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	4a06      	ldr	r2, [pc, #24]	; (8000e28 <vApplicationGetIdleTaskMemory+0x30>)
 8000e0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2280      	movs	r2, #128	; 0x80
 8000e14:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e16:	bf00      	nop
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	20000088 	.word	0x20000088
 8000e28:	200000dc 	.word	0x200000dc

08000e2c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <vApplicationGetTimerTaskMemory+0x2c>)
 8000e3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	4a06      	ldr	r2, [pc, #24]	; (8000e5c <vApplicationGetTimerTaskMemory+0x30>)
 8000e42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e4a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e4c:	bf00      	nop
 8000e4e:	3714      	adds	r7, #20
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	200002dc 	.word	0x200002dc
 8000e5c:	20000330 	.word	0x20000330

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b5b0      	push	{r4, r5, r7, lr}
 8000e62:	b0c8      	sub	sp, #288	; 0x120
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand(314159);
 8000e66:	48a3      	ldr	r0, [pc, #652]	; (80010f4 <main+0x294>)
 8000e68:	f006 fe88 	bl	8007b7c <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6c:	f001 fb26 	bl	80024bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e70:	f000 f976 	bl	8001160 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e74:	f000 fb06 	bl	8001484 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000e78:	f000 fa2e 	bl	80012d8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000e7c:	f000 f9da 	bl	8001234 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000e80:	f000 fa60 	bl	8001344 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000e84:	f000 fab0 	bl	80013e8 <MX_TIM3_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of cars_array_mutex */
  osMutexDef(cars_array_mutex);
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  cars_array_mutexHandle = osMutexCreate(osMutex(cars_array_mutex));
 8000e94:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f003 fc73 	bl	8004784 <osMutexCreate>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	4a95      	ldr	r2, [pc, #596]	; (80010f8 <main+0x298>)
 8000ea2:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_rate_2_mutex */
  osMutexDef(traffic_rate_2_mutex);
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8000eaa:	2300      	movs	r3, #0
 8000eac:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  traffic_rate_2_mutexHandle = osMutexCreate(osMutex(traffic_rate_2_mutex));
 8000eb0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f003 fc65 	bl	8004784 <osMutexCreate>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	4a8f      	ldr	r2, [pc, #572]	; (80010fc <main+0x29c>)
 8000ebe:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_mutex */
  osMutexDef(light_status_mutex);
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  light_status_mutexHandle = osMutexCreate(osMutex(light_status_mutex));
 8000ecc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f003 fc57 	bl	8004784 <osMutexCreate>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a89      	ldr	r2, [pc, #548]	; (8001100 <main+0x2a0>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_rate_1_mutex */
  osMutexDef(traffic_rate_1_mutex);
 8000edc:	2300      	movs	r3, #0
 8000ede:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
  traffic_rate_1_mutexHandle = osMutexCreate(osMutex(traffic_rate_1_mutex));
 8000ee8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000eec:	4618      	mov	r0, r3
 8000eee:	f003 fc49 	bl	8004784 <osMutexCreate>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4a83      	ldr	r2, [pc, #524]	; (8001104 <main+0x2a4>)
 8000ef6:	6013      	str	r3, [r2, #0]

  /* definition and creation of car_timing_mutex */
  osMutexDef(car_timing_mutex);
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  car_timing_mutexHandle = osMutexCreate(osMutex(car_timing_mutex));
 8000f04:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f003 fc3b 	bl	8004784 <osMutexCreate>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a7d      	ldr	r2, [pc, #500]	; (8001108 <main+0x2a8>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* definition and creation of pot_timer_mutex */
  osMutexDef(pot_timer_mutex);
 8000f14:	2300      	movs	r3, #0
 8000f16:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  pot_timer_mutexHandle = osMutexCreate(osMutex(pot_timer_mutex));
 8000f20:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 fc2d 	bl	8004784 <osMutexCreate>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a77      	ldr	r2, [pc, #476]	; (800110c <main+0x2ac>)
 8000f2e:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_timer_mutex */
  osMutexDef(light_timer_mutex);
 8000f30:	2300      	movs	r3, #0
 8000f32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  light_timer_mutexHandle = osMutexCreate(osMutex(light_timer_mutex));
 8000f3c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f40:	4618      	mov	r0, r3
 8000f42:	f003 fc1f 	bl	8004784 <osMutexCreate>
 8000f46:	4603      	mov	r3, r0
 8000f48:	4a71      	ldr	r2, [pc, #452]	; (8001110 <main+0x2b0>)
 8000f4a:	6013      	str	r3, [r2, #0]
	/* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of car_movement_timer */
  osTimerDef(car_movement_timer, car_movement_callback);
 8000f4c:	4b71      	ldr	r3, [pc, #452]	; (8001114 <main+0x2b4>)
 8000f4e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000f52:	2300      	movs	r3, #0
 8000f54:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  car_movement_timerHandle = osTimerCreate(osTimer(car_movement_timer), osTimerPeriodic, NULL);
 8000f58:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2101      	movs	r1, #1
 8000f60:	4618      	mov	r0, r3
 8000f62:	f003 fb97 	bl	8004694 <osTimerCreate>
 8000f66:	4603      	mov	r3, r0
 8000f68:	4a6b      	ldr	r2, [pc, #428]	; (8001118 <main+0x2b8>)
 8000f6a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of traffic_queue_1 */
  osMessageQDef(traffic_queue_1, 16, uint16_t);
 8000f6c:	4b6b      	ldr	r3, [pc, #428]	; (800111c <main+0x2bc>)
 8000f6e:	f107 04d0 	add.w	r4, r7, #208	; 0xd0
 8000f72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_1Handle = osMessageCreate(osMessageQ(traffic_queue_1), NULL);
 8000f78:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f003 fc9c 	bl	80048bc <osMessageCreate>
 8000f84:	4603      	mov	r3, r0
 8000f86:	4a66      	ldr	r2, [pc, #408]	; (8001120 <main+0x2c0>)
 8000f88:	6013      	str	r3, [r2, #0]

  /* definition and creation of traffic_queue_2 */
  osMessageQDef(traffic_queue_2, 16, uint16_t);
 8000f8a:	4b64      	ldr	r3, [pc, #400]	; (800111c <main+0x2bc>)
 8000f8c:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 8000f90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  traffic_queue_2Handle = osMessageCreate(osMessageQ(traffic_queue_2), NULL);
 8000f96:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 fc8d 	bl	80048bc <osMessageCreate>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4a5f      	ldr	r2, [pc, #380]	; (8001124 <main+0x2c4>)
 8000fa6:	6013      	str	r3, [r2, #0]

  /* definition and creation of cars_array_queue */
  osMessageQDef(cars_array_queue, 16, uint32_t);
 8000fa8:	4b5f      	ldr	r3, [pc, #380]	; (8001128 <main+0x2c8>)
 8000faa:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 8000fae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  cars_array_queueHandle = osMessageCreate(osMessageQ(cars_array_queue), NULL);
 8000fb4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f003 fc7e 	bl	80048bc <osMessageCreate>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	4a5a      	ldr	r2, [pc, #360]	; (800112c <main+0x2cc>)
 8000fc4:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_status_queue */
  osMessageQDef(light_status_queue, 16, uint16_t);
 8000fc6:	4b55      	ldr	r3, [pc, #340]	; (800111c <main+0x2bc>)
 8000fc8:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8000fcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  light_status_queueHandle = osMessageCreate(osMessageQ(light_status_queue), NULL);
 8000fd2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f003 fc6f 	bl	80048bc <osMessageCreate>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4a53      	ldr	r2, [pc, #332]	; (8001130 <main+0x2d0>)
 8000fe2:	6013      	str	r3, [r2, #0]

  /* definition and creation of car_timer_queue */
  osMessageQDef(car_timer_queue, 16, uint16_t);
 8000fe4:	4b4d      	ldr	r3, [pc, #308]	; (800111c <main+0x2bc>)
 8000fe6:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000fea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  car_timer_queueHandle = osMessageCreate(osMessageQ(car_timer_queue), NULL);
 8000ff0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f003 fc60 	bl	80048bc <osMessageCreate>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a4d      	ldr	r2, [pc, #308]	; (8001134 <main+0x2d4>)
 8001000:	6013      	str	r3, [r2, #0]

  /* definition and creation of pot_timer_queue */
  osMessageQDef(pot_timer_queue, 16, uint16_t);
 8001002:	4b46      	ldr	r3, [pc, #280]	; (800111c <main+0x2bc>)
 8001004:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8001008:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800100a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  pot_timer_queueHandle = osMessageCreate(osMessageQ(pot_timer_queue), NULL);
 800100e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001012:	2100      	movs	r1, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f003 fc51 	bl	80048bc <osMessageCreate>
 800101a:	4603      	mov	r3, r0
 800101c:	4a46      	ldr	r2, [pc, #280]	; (8001138 <main+0x2d8>)
 800101e:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_timer_queue */
  osMessageQDef(light_timer_queue, 16, uint16_t);
 8001020:	4b3e      	ldr	r3, [pc, #248]	; (800111c <main+0x2bc>)
 8001022:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001026:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001028:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  light_timer_queueHandle = osMessageCreate(osMessageQ(light_timer_queue), NULL);
 800102c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f003 fc42 	bl	80048bc <osMessageCreate>
 8001038:	4603      	mov	r3, r0
 800103a:	4a40      	ldr	r2, [pc, #256]	; (800113c <main+0x2dc>)
 800103c:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800103e:	4b40      	ldr	r3, [pc, #256]	; (8001140 <main+0x2e0>)
 8001040:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001044:	461d      	mov	r5, r3
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800104e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001052:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f003 faba 	bl	80045d2 <osThreadCreate>
 800105e:	4603      	mov	r3, r0
 8001060:	4a38      	ldr	r2, [pc, #224]	; (8001144 <main+0x2e4>)
 8001062:	6013      	str	r3, [r2, #0]

  /* definition and creation of adjust_flow */
  osThreadDef(adjust_flow, AdjustFlow, osPriorityIdle, 0, 128);
 8001064:	4b38      	ldr	r3, [pc, #224]	; (8001148 <main+0x2e8>)
 8001066:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800106a:	461d      	mov	r5, r3
 800106c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001070:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001074:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adjust_flowHandle = osThreadCreate(osThread(adjust_flow), NULL);
 8001078:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f003 faa7 	bl	80045d2 <osThreadCreate>
 8001084:	4603      	mov	r3, r0
 8001086:	4a31      	ldr	r2, [pc, #196]	; (800114c <main+0x2ec>)
 8001088:	6013      	str	r3, [r2, #0]

  /* definition and creation of light_state */
  osThreadDef(light_state, LightState, osPriorityIdle, 0, 128);
 800108a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800108e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001092:	4a2f      	ldr	r2, [pc, #188]	; (8001150 <main+0x2f0>)
 8001094:	461c      	mov	r4, r3
 8001096:	4615      	mov	r5, r2
 8001098:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800109a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800109c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  light_stateHandle = osThreadCreate(osThread(light_state), NULL);
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f003 fa91 	bl	80045d2 <osThreadCreate>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4a28      	ldr	r2, [pc, #160]	; (8001154 <main+0x2f4>)
 80010b4:	6013      	str	r3, [r2, #0]

  /* definition and creation of sys_manage */
  osThreadDef(sys_manage, SysManage, osPriorityIdle, 0, 128);
 80010b6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80010ba:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80010be:	4a26      	ldr	r2, [pc, #152]	; (8001158 <main+0x2f8>)
 80010c0:	461c      	mov	r4, r3
 80010c2:	4615      	mov	r5, r2
 80010c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sys_manageHandle = osThreadCreate(osThread(sys_manage), NULL);
 80010d0:	463b      	mov	r3, r7
 80010d2:	2100      	movs	r1, #0
 80010d4:	4618      	mov	r0, r3
 80010d6:	f003 fa7c 	bl	80045d2 <osThreadCreate>
 80010da:	4603      	mov	r3, r0
 80010dc:	4a1f      	ldr	r2, [pc, #124]	; (800115c <main+0x2fc>)
 80010de:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osTimerStart(car_movement_timerHandle, 500);
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <main+0x2b8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80010e8:	4618      	mov	r0, r3
 80010ea:	f003 fb07 	bl	80046fc <osTimerStart>
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80010ee:	f003 fa69 	bl	80045c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80010f2:	e7fe      	b.n	80010f2 <main+0x292>
 80010f4:	0004cb2f 	.word	0x0004cb2f
 80010f8:	20000890 	.word	0x20000890
 80010fc:	20000894 	.word	0x20000894
 8001100:	20000898 	.word	0x20000898
 8001104:	2000089c 	.word	0x2000089c
 8001108:	200008a0 	.word	0x200008a0
 800110c:	200008a4 	.word	0x200008a4
 8001110:	200008a8 	.word	0x200008a8
 8001114:	08001ea1 	.word	0x08001ea1
 8001118:	2000088c 	.word	0x2000088c
 800111c:	08008bd8 	.word	0x08008bd8
 8001120:	20000870 	.word	0x20000870
 8001124:	20000874 	.word	0x20000874
 8001128:	08008be8 	.word	0x08008be8
 800112c:	20000878 	.word	0x20000878
 8001130:	2000087c 	.word	0x2000087c
 8001134:	20000880 	.word	0x20000880
 8001138:	20000884 	.word	0x20000884
 800113c:	20000888 	.word	0x20000888
 8001140:	08008c04 	.word	0x08008c04
 8001144:	20000860 	.word	0x20000860
 8001148:	08008c2c 	.word	0x08008c2c
 800114c:	20000864 	.word	0x20000864
 8001150:	08008c54 	.word	0x08008c54
 8001154:	20000868 	.word	0x20000868
 8001158:	08008c7c 	.word	0x08008c7c
 800115c:	2000086c 	.word	0x2000086c

08001160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b094      	sub	sp, #80	; 0x50
 8001164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001166:	f107 0320 	add.w	r3, r7, #32
 800116a:	2230      	movs	r2, #48	; 0x30
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f006 fe75 	bl	8007e5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	4b28      	ldr	r3, [pc, #160]	; (800122c <SystemClock_Config+0xcc>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118c:	4a27      	ldr	r2, [pc, #156]	; (800122c <SystemClock_Config+0xcc>)
 800118e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001192:	6413      	str	r3, [r2, #64]	; 0x40
 8001194:	4b25      	ldr	r3, [pc, #148]	; (800122c <SystemClock_Config+0xcc>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a0:	2300      	movs	r3, #0
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	4b22      	ldr	r3, [pc, #136]	; (8001230 <SystemClock_Config+0xd0>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a21      	ldr	r2, [pc, #132]	; (8001230 <SystemClock_Config+0xd0>)
 80011aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	4b1f      	ldr	r3, [pc, #124]	; (8001230 <SystemClock_Config+0xd0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011bc:	2301      	movs	r3, #1
 80011be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011c6:	2302      	movs	r3, #2
 80011c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011d0:	2308      	movs	r3, #8
 80011d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011da:	2302      	movs	r3, #2
 80011dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011de:	2307      	movs	r3, #7
 80011e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	4618      	mov	r0, r3
 80011e8:	f002 f80e 	bl	8003208 <HAL_RCC_OscConfig>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011f2:	f000 febf 	bl	8001f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f6:	230f      	movs	r3, #15
 80011f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fa:	2302      	movs	r3, #2
 80011fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fe:	2300      	movs	r3, #0
 8001200:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001202:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001206:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001208:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800120c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	2105      	movs	r1, #5
 8001214:	4618      	mov	r0, r3
 8001216:	f002 fa6f 	bl	80036f8 <HAL_RCC_ClockConfig>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001220:	f000 fea8 	bl	8001f74 <Error_Handler>
  }
}
 8001224:	bf00      	nop
 8001226:	3750      	adds	r7, #80	; 0x50
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40023800 	.word	0x40023800
 8001230:	40007000 	.word	0x40007000

08001234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001246:	4b21      	ldr	r3, [pc, #132]	; (80012cc <MX_ADC1_Init+0x98>)
 8001248:	4a21      	ldr	r2, [pc, #132]	; (80012d0 <MX_ADC1_Init+0x9c>)
 800124a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800124c:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <MX_ADC1_Init+0x98>)
 800124e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001252:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001254:	4b1d      	ldr	r3, [pc, #116]	; (80012cc <MX_ADC1_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800125a:	4b1c      	ldr	r3, [pc, #112]	; (80012cc <MX_ADC1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001260:	4b1a      	ldr	r3, [pc, #104]	; (80012cc <MX_ADC1_Init+0x98>)
 8001262:	2200      	movs	r2, #0
 8001264:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001266:	4b19      	ldr	r3, [pc, #100]	; (80012cc <MX_ADC1_Init+0x98>)
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126e:	4b17      	ldr	r3, [pc, #92]	; (80012cc <MX_ADC1_Init+0x98>)
 8001270:	2200      	movs	r2, #0
 8001272:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001274:	4b15      	ldr	r3, [pc, #84]	; (80012cc <MX_ADC1_Init+0x98>)
 8001276:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <MX_ADC1_Init+0xa0>)
 8001278:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127a:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MX_ADC1_Init+0x98>)
 800127c:	2200      	movs	r2, #0
 800127e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <MX_ADC1_Init+0x98>)
 8001282:	2201      	movs	r2, #1
 8001284:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <MX_ADC1_Init+0x98>)
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800128e:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <MX_ADC1_Init+0x98>)
 8001290:	2201      	movs	r2, #1
 8001292:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001294:	480d      	ldr	r0, [pc, #52]	; (80012cc <MX_ADC1_Init+0x98>)
 8001296:	f001 f953 	bl	8002540 <HAL_ADC_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012a0:	f000 fe68 	bl	8001f74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80012a4:	230d      	movs	r3, #13
 80012a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b0:	463b      	mov	r3, r7
 80012b2:	4619      	mov	r1, r3
 80012b4:	4805      	ldr	r0, [pc, #20]	; (80012cc <MX_ADC1_Init+0x98>)
 80012b6:	f001 faf1 	bl	800289c <HAL_ADC_ConfigChannel>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80012c0:	f000 fe58 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000730 	.word	0x20000730
 80012d0:	40012000 	.word	0x40012000
 80012d4:	0f000001 	.word	0x0f000001

080012d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012dc:	4b17      	ldr	r3, [pc, #92]	; (800133c <MX_SPI1_Init+0x64>)
 80012de:	4a18      	ldr	r2, [pc, #96]	; (8001340 <MX_SPI1_Init+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012e2:	4b16      	ldr	r3, [pc, #88]	; (800133c <MX_SPI1_Init+0x64>)
 80012e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ea:	4b14      	ldr	r3, [pc, #80]	; (800133c <MX_SPI1_Init+0x64>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <MX_SPI1_Init+0x64>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <MX_SPI1_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <MX_SPI1_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001302:	4b0e      	ldr	r3, [pc, #56]	; (800133c <MX_SPI1_Init+0x64>)
 8001304:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001308:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <MX_SPI1_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <MX_SPI1_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <MX_SPI1_Init+0x64>)
 8001318:	2200      	movs	r2, #0
 800131a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <MX_SPI1_Init+0x64>)
 800131e:	2200      	movs	r2, #0
 8001320:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <MX_SPI1_Init+0x64>)
 8001324:	220a      	movs	r2, #10
 8001326:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	; (800133c <MX_SPI1_Init+0x64>)
 800132a:	f002 fc23 	bl	8003b74 <HAL_SPI_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001334:	f000 fe1e 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000778 	.word	0x20000778
 8001340:	40013000 	.word	0x40013000

08001344 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001360:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001362:	4a20      	ldr	r2, [pc, #128]	; (80013e4 <MX_TIM1_Init+0xa0>)
 8001364:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9999;
 8001366:	4b1e      	ldr	r3, [pc, #120]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001368:	f242 720f 	movw	r2, #9999	; 0x270f
 800136c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136e:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8599;
 8001374:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001376:	f242 1297 	movw	r2, #8599	; 0x2197
 800137a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <MX_TIM1_Init+0x9c>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001388:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <MX_TIM1_Init+0x9c>)
 800138a:	2200      	movs	r2, #0
 800138c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800138e:	4814      	ldr	r0, [pc, #80]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001390:	f002 fc79 	bl	8003c86 <HAL_TIM_Base_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800139a:	f000 fdeb 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013a4:	f107 0308 	add.w	r3, r7, #8
 80013a8:	4619      	mov	r1, r3
 80013aa:	480d      	ldr	r0, [pc, #52]	; (80013e0 <MX_TIM1_Init+0x9c>)
 80013ac:	f002 fe1a 	bl	8003fe4 <HAL_TIM_ConfigClockSource>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80013b6:	f000 fddd 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c2:	463b      	mov	r3, r7
 80013c4:	4619      	mov	r1, r3
 80013c6:	4806      	ldr	r0, [pc, #24]	; (80013e0 <MX_TIM1_Init+0x9c>)
 80013c8:	f003 f842 	bl	8004450 <HAL_TIMEx_MasterConfigSynchronization>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80013d2:	f000 fdcf 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	200007d0 	.word	0x200007d0
 80013e4:	40010000 	.word	0x40010000

080013e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <MX_TIM3_Init+0x94>)
 8001406:	4a1e      	ldr	r2, [pc, #120]	; (8001480 <MX_TIM3_Init+0x98>)
 8001408:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8599;
 800140a:	4b1c      	ldr	r3, [pc, #112]	; (800147c <MX_TIM3_Init+0x94>)
 800140c:	f242 1297 	movw	r2, #8599	; 0x2197
 8001410:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001412:	4b1a      	ldr	r3, [pc, #104]	; (800147c <MX_TIM3_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001418:	4b18      	ldr	r3, [pc, #96]	; (800147c <MX_TIM3_Init+0x94>)
 800141a:	f242 720f 	movw	r2, #9999	; 0x270f
 800141e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_TIM3_Init+0x94>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <MX_TIM3_Init+0x94>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800142c:	4813      	ldr	r0, [pc, #76]	; (800147c <MX_TIM3_Init+0x94>)
 800142e:	f002 fc2a 	bl	8003c86 <HAL_TIM_Base_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001438:	f000 fd9c 	bl	8001f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_TIM3_Init+0x94>)
 800144a:	f002 fdcb 	bl	8003fe4 <HAL_TIM_ConfigClockSource>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001454:	f000 fd8e 	bl	8001f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_TIM3_Init+0x94>)
 8001466:	f002 fff3 	bl	8004450 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001470:	f000 fd80 	bl	8001f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	20000818 	.word	0x20000818
 8001480:	40000400 	.word	0x40000400

08001484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	4b46      	ldr	r3, [pc, #280]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	4a45      	ldr	r2, [pc, #276]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	6313      	str	r3, [r2, #48]	; 0x30
 80014aa:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	4b3f      	ldr	r3, [pc, #252]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	4a3e      	ldr	r2, [pc, #248]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014c4:	6313      	str	r3, [r2, #48]	; 0x30
 80014c6:	4b3c      	ldr	r3, [pc, #240]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	4b38      	ldr	r3, [pc, #224]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a37      	ldr	r2, [pc, #220]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b35      	ldr	r3, [pc, #212]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	4b31      	ldr	r3, [pc, #196]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a30      	ldr	r2, [pc, #192]	; (80015b8 <MX_GPIO_Init+0x134>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b2e      	ldr	r3, [pc, #184]	; (80015b8 <MX_GPIO_Init+0x134>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	4b2a      	ldr	r3, [pc, #168]	; (80015b8 <MX_GPIO_Init+0x134>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a29      	ldr	r2, [pc, #164]	; (80015b8 <MX_GPIO_Init+0x134>)
 8001514:	f043 0308 	orr.w	r3, r3, #8
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b27      	ldr	r3, [pc, #156]	; (80015b8 <MX_GPIO_Init+0x134>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0308 	and.w	r3, r3, #8
 8001522:	603b      	str	r3, [r7, #0]
 8001524:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 8001526:	2200      	movs	r2, #0
 8001528:	f240 11c7 	movw	r1, #455	; 0x1c7
 800152c:	4823      	ldr	r0, [pc, #140]	; (80015bc <MX_GPIO_Init+0x138>)
 800152e:	f001 fe51 	bl	80031d4 <HAL_GPIO_WritePin>
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001538:	4821      	ldr	r0, [pc, #132]	; (80015c0 <MX_GPIO_Init+0x13c>)
 800153a:	f001 fe4b 	bl	80031d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Red_Light_Pin Amber_Light_Pin Green_Light_Pin Shift_Reg_Data_Pin
                           Shift_Reg_Clock_Pin Shift_Reg_Reset_Pin */
  GPIO_InitStruct.Pin = Red_Light_Pin|Amber_Light_Pin|Green_Light_Pin|Shift_Reg_Data_Pin
 800153e:	f240 13c7 	movw	r3, #455	; 0x1c7
 8001542:	617b      	str	r3, [r7, #20]
                          |Shift_Reg_Clock_Pin|Shift_Reg_Reset_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4819      	ldr	r0, [pc, #100]	; (80015bc <MX_GPIO_Init+0x138>)
 8001558:	f001 fca0 	bl	8002e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800155c:	2304      	movs	r3, #4
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001560:	2300      	movs	r3, #0
 8001562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	4619      	mov	r1, r3
 800156e:	4815      	ldr	r0, [pc, #84]	; (80015c4 <MX_GPIO_Init+0x140>)
 8001570:	f001 fc94 	bl	8002e9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001574:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157a:	2301      	movs	r3, #1
 800157c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157e:	2300      	movs	r3, #0
 8001580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001582:	2300      	movs	r3, #0
 8001584:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	4619      	mov	r1, r3
 800158c:	480c      	ldr	r0, [pc, #48]	; (80015c0 <MX_GPIO_Init+0x13c>)
 800158e:	f001 fc85 	bl	8002e9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001598:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800159c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4804      	ldr	r0, [pc, #16]	; (80015bc <MX_GPIO_Init+0x138>)
 80015aa:	f001 fc77 	bl	8002e9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ae:	bf00      	nop
 80015b0:	3728      	adds	r7, #40	; 0x28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40020800 	.word	0x40020800
 80015c0:	40020c00 	.word	0x40020c00
 80015c4:	40020400 	.word	0x40020400

080015c8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f003 f84a 	bl	800466a <osDelay>
 80015d6:	e7fb      	b.n	80015d0 <StartDefaultTask+0x8>

080015d8 <AdjustFlow>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_AdjustFlow */
void AdjustFlow(void const * argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08a      	sub	sp, #40	; 0x28
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN AdjustFlow */
	uint16_t raw = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	84fb      	strh	r3, [r7, #38]	; 0x26
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(pot_timer_mutexHandle, osWaitForever);
 80015e4:	4b31      	ldr	r3, [pc, #196]	; (80016ac <AdjustFlow+0xd4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 f8e1 	bl	80047b4 <osMutexWait>
		osEvent event = osMessageGet(pot_timer_queueHandle, 0);
 80015f2:	4b2f      	ldr	r3, [pc, #188]	; (80016b0 <AdjustFlow+0xd8>)
 80015f4:	6819      	ldr	r1, [r3, #0]
 80015f6:	f107 0318 	add.w	r3, r7, #24
 80015fa:	2200      	movs	r2, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 f9c5 	bl	800498c <osMessageGet>
		osMutexRelease(pot_timer_mutexHandle);
 8001602:	4b2a      	ldr	r3, [pc, #168]	; (80016ac <AdjustFlow+0xd4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f003 f922 	bl	8004850 <osMutexRelease>
		if(event.status != osEventMessage){
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	2b10      	cmp	r3, #16
 8001610:	d14a      	bne.n	80016a8 <AdjustFlow+0xd0>
			continue;
		}
		HAL_ADC_Start(&hadc1);
 8001612:	4828      	ldr	r0, [pc, #160]	; (80016b4 <AdjustFlow+0xdc>)
 8001614:	f000 ffd8 	bl	80025c8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001618:	f04f 31ff 	mov.w	r1, #4294967295
 800161c:	4825      	ldr	r0, [pc, #148]	; (80016b4 <AdjustFlow+0xdc>)
 800161e:	f001 f8a5 	bl	800276c <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);
 8001622:	4824      	ldr	r0, [pc, #144]	; (80016b4 <AdjustFlow+0xdc>)
 8001624:	f001 f92d 	bl	8002882 <HAL_ADC_GetValue>
 8001628:	4603      	mov	r3, r0
 800162a:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(raw > 2400){
 800162c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800162e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 8001632:	d902      	bls.n	800163a <AdjustFlow+0x62>
			raw = 2400;
 8001634:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8001638:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
		osMutexWait(traffic_rate_1_mutexHandle, osWaitForever);
 800163a:	4b1f      	ldr	r3, [pc, #124]	; (80016b8 <AdjustFlow+0xe0>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	4618      	mov	r0, r3
 8001644:	f003 f8b6 	bl	80047b4 <osMutexWait>
		osMessageGet(traffic_queue_1Handle, 0);
 8001648:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <AdjustFlow+0xe4>)
 800164a:	6819      	ldr	r1, [r3, #0]
 800164c:	463b      	mov	r3, r7
 800164e:	2200      	movs	r2, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f003 f99b 	bl	800498c <osMessageGet>
		osMessagePut(traffic_queue_1Handle, raw, osWaitForever);
 8001656:	4b19      	ldr	r3, [pc, #100]	; (80016bc <AdjustFlow+0xe4>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 800165c:	f04f 32ff 	mov.w	r2, #4294967295
 8001660:	4618      	mov	r0, r3
 8001662:	f003 f953 	bl	800490c <osMessagePut>
		osMutexRelease(traffic_rate_1_mutexHandle);
 8001666:	4b14      	ldr	r3, [pc, #80]	; (80016b8 <AdjustFlow+0xe0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f003 f8f0 	bl	8004850 <osMutexRelease>

		osMutexWait(traffic_rate_2_mutexHandle, osWaitForever);
 8001670:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <AdjustFlow+0xe8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f04f 31ff 	mov.w	r1, #4294967295
 8001678:	4618      	mov	r0, r3
 800167a:	f003 f89b 	bl	80047b4 <osMutexWait>
		osMessageGet(traffic_queue_2Handle, 0);
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <AdjustFlow+0xec>)
 8001680:	6819      	ldr	r1, [r3, #0]
 8001682:	463b      	mov	r3, r7
 8001684:	2200      	movs	r2, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f003 f980 	bl	800498c <osMessageGet>
		osMessagePut(traffic_queue_2Handle, raw, osWaitForever);
 800168c:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <AdjustFlow+0xec>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001692:	f04f 32ff 	mov.w	r2, #4294967295
 8001696:	4618      	mov	r0, r3
 8001698:	f003 f938 	bl	800490c <osMessagePut>
		osMutexRelease(traffic_rate_2_mutexHandle);
 800169c:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <AdjustFlow+0xe8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f003 f8d5 	bl	8004850 <osMutexRelease>
 80016a6:	e79d      	b.n	80015e4 <AdjustFlow+0xc>
			continue;
 80016a8:	bf00      	nop
	{
 80016aa:	e79b      	b.n	80015e4 <AdjustFlow+0xc>
 80016ac:	200008a4 	.word	0x200008a4
 80016b0:	20000884 	.word	0x20000884
 80016b4:	20000730 	.word	0x20000730
 80016b8:	2000089c 	.word	0x2000089c
 80016bc:	20000870 	.word	0x20000870
 80016c0:	20000894 	.word	0x20000894
 80016c4:	20000874 	.word	0x20000874

080016c8 <LightState>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_LightState */
void LightState(void const * argument)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	; 0x38
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN LightState */
	uint16_t rate = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	86fb      	strh	r3, [r7, #54]	; 0x36
	float scaled = 0;
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	int scale_cap = 1;
 80016da:	2301      	movs	r3, #1
 80016dc:	62bb      	str	r3, [r7, #40]	; 0x28
	int scale_count = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	633b      	str	r3, [r7, #48]	; 0x30
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(traffic_rate_2_mutexHandle, osWaitForever);
 80016e2:	4b70      	ldr	r3, [pc, #448]	; (80018a4 <LightState+0x1dc>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f04f 31ff 	mov.w	r1, #4294967295
 80016ea:	4618      	mov	r0, r3
 80016ec:	f003 f862 	bl	80047b4 <osMutexWait>
		// int rate = traffic_rate; // TODO: traffic_queue_1
		osEvent event = osMessageGet(traffic_queue_2Handle, 0);
 80016f0:	4b6d      	ldr	r3, [pc, #436]	; (80018a8 <LightState+0x1e0>)
 80016f2:	6819      	ldr	r1, [r3, #0]
 80016f4:	f107 031c 	add.w	r3, r7, #28
 80016f8:	2200      	movs	r2, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f003 f946 	bl	800498c <osMessageGet>
		if(event.status == osEventMessage){
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	2b10      	cmp	r3, #16
 8001704:	d101      	bne.n	800170a <LightState+0x42>
			rate = event.value.v;
 8001706:	6a3b      	ldr	r3, [r7, #32]
 8001708:	86fb      	strh	r3, [r7, #54]	; 0x36
		}
		osMutexRelease(traffic_rate_2_mutexHandle);
 800170a:	4b66      	ldr	r3, [pc, #408]	; (80018a4 <LightState+0x1dc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f003 f89e 	bl	8004850 <osMutexRelease>
		scaled = rate / 2400.0;
 8001714:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fefc 	bl	8000514 <__aeabi_i2d>
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	4b62      	ldr	r3, [pc, #392]	; (80018ac <LightState+0x1e4>)
 8001722:	f7ff f88b 	bl	800083c <__aeabi_ddiv>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4610      	mov	r0, r2
 800172c:	4619      	mov	r1, r3
 800172e:	f7ff f995 	bl	8000a5c <__aeabi_d2f>
 8001732:	4603      	mov	r3, r0
 8001734:	62fb      	str	r3, [r7, #44]	; 0x2c
		// turn green LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	2101      	movs	r1, #1
 800173a:	485d      	ldr	r0, [pc, #372]	; (80018b0 <LightState+0x1e8>)
 800173c:	f001 fd4a 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 8001740:	2200      	movs	r2, #0
 8001742:	2102      	movs	r1, #2
 8001744:	485a      	ldr	r0, [pc, #360]	; (80018b0 <LightState+0x1e8>)
 8001746:	f001 fd45 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_SET);
 800174a:	2201      	movs	r2, #1
 800174c:	2104      	movs	r1, #4
 800174e:	4858      	ldr	r0, [pc, #352]	; (80018b0 <LightState+0x1e8>)
 8001750:	f001 fd40 	bl	80031d4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001754:	4b57      	ldr	r3, [pc, #348]	; (80018b4 <LightState+0x1ec>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f04f 31ff 	mov.w	r1, #4294967295
 800175c:	4618      	mov	r0, r3
 800175e:	f003 f829 	bl	80047b4 <osMutexWait>
		osMessagePut(light_status_queueHandle, 2, osWaitForever);
 8001762:	4b55      	ldr	r3, [pc, #340]	; (80018b8 <LightState+0x1f0>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f04f 32ff 	mov.w	r2, #4294967295
 800176a:	2102      	movs	r1, #2
 800176c:	4618      	mov	r0, r3
 800176e:	f003 f8cd 	bl	800490c <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 8001772:	4b50      	ldr	r3, [pc, #320]	; (80018b4 <LightState+0x1ec>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f003 f86a 	bl	8004850 <osMutexRelease>
		// light_status = 2; //TODO: light_queue_0
		// modulate traffic rate to 1
		// osDelay((uint32_t)(3000 + 3000 * scaled));
		scale_cap = (int)(3000 + 3000 * scaled)/500;
 800177c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001780:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80018bc <LightState+0x1f4>
 8001784:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001788:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80018bc <LightState+0x1f4>
 800178c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001794:	ee17 1a90 	vmov	r1, s15
 8001798:	4b49      	ldr	r3, [pc, #292]	; (80018c0 <LightState+0x1f8>)
 800179a:	fb83 2301 	smull	r2, r3, r3, r1
 800179e:	115a      	asrs	r2, r3, #5
 80017a0:	17cb      	asrs	r3, r1, #31
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	62bb      	str	r3, [r7, #40]	; 0x28
		osMutexWait(light_timer_mutexHandle, osWaitForever);
 80017a6:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <LightState+0x1fc>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f04f 31ff 	mov.w	r1, #4294967295
 80017ae:	4618      	mov	r0, r3
 80017b0:	f003 f800 	bl	80047b4 <osMutexWait>
		event = osMessageGet(light_timer_queueHandle, 0);
 80017b4:	4b44      	ldr	r3, [pc, #272]	; (80018c8 <LightState+0x200>)
 80017b6:	6819      	ldr	r1, [r3, #0]
 80017b8:	463b      	mov	r3, r7
 80017ba:	2200      	movs	r2, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f003 f8e5 	bl	800498c <osMessageGet>
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	463a      	mov	r2, r7
 80017c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80017ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		osMutexRelease(light_timer_mutexHandle);
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <LightState+0x1fc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 f83c 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 80017d8:	e01e      	b.n	8001818 <LightState+0x150>
			if (event.status == osEventMessage){
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	2b10      	cmp	r3, #16
 80017de:	d102      	bne.n	80017e6 <LightState+0x11e>
				scale_count ++;
 80017e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017e2:	3301      	adds	r3, #1
 80017e4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			osMutexWait(light_timer_mutexHandle, osWaitForever);
 80017e6:	4b37      	ldr	r3, [pc, #220]	; (80018c4 <LightState+0x1fc>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f04f 31ff 	mov.w	r1, #4294967295
 80017ee:	4618      	mov	r0, r3
 80017f0:	f002 ffe0 	bl	80047b4 <osMutexWait>
			event = osMessageGet(light_timer_queueHandle, 0);
 80017f4:	4b34      	ldr	r3, [pc, #208]	; (80018c8 <LightState+0x200>)
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	463b      	mov	r3, r7
 80017fa:	2200      	movs	r2, #0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f003 f8c5 	bl	800498c <osMessageGet>
 8001802:	f107 031c 	add.w	r3, r7, #28
 8001806:	463a      	mov	r2, r7
 8001808:	ca07      	ldmia	r2, {r0, r1, r2}
 800180a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(light_timer_mutexHandle);
 800180e:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <LightState+0x1fc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f003 f81c 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 8001818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800181a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800181c:	429a      	cmp	r2, r3
 800181e:	dbdc      	blt.n	80017da <LightState+0x112>
		}
		scale_count = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	633b      	str	r3, [r7, #48]	; 0x30

		// turn yellow LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	2101      	movs	r1, #1
 8001828:	4821      	ldr	r0, [pc, #132]	; (80018b0 <LightState+0x1e8>)
 800182a:	f001 fcd3 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_SET);
 800182e:	2201      	movs	r2, #1
 8001830:	2102      	movs	r1, #2
 8001832:	481f      	ldr	r0, [pc, #124]	; (80018b0 <LightState+0x1e8>)
 8001834:	f001 fcce 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2104      	movs	r1, #4
 800183c:	481c      	ldr	r0, [pc, #112]	; (80018b0 <LightState+0x1e8>)
 800183e:	f001 fcc9 	bl	80031d4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001842:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <LightState+0x1ec>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f04f 31ff 	mov.w	r1, #4294967295
 800184a:	4618      	mov	r0, r3
 800184c:	f002 ffb2 	bl	80047b4 <osMutexWait>
		osMessagePut(light_status_queueHandle, 1, osWaitForever);
 8001850:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <LightState+0x1f0>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f04f 32ff 	mov.w	r2, #4294967295
 8001858:	2101      	movs	r1, #1
 800185a:	4618      	mov	r0, r3
 800185c:	f003 f856 	bl	800490c <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <LightState+0x1ec>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f002 fff3 	bl	8004850 <osMutexRelease>
		// light_status = 1;
		scale_cap = 2;
 800186a:	2302      	movs	r3, #2
 800186c:	62bb      	str	r3, [r7, #40]	; 0x28
		osMutexWait(light_timer_mutexHandle, osWaitForever);
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <LightState+0x1fc>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f04f 31ff 	mov.w	r1, #4294967295
 8001876:	4618      	mov	r0, r3
 8001878:	f002 ff9c 	bl	80047b4 <osMutexWait>
		event = osMessageGet(light_timer_queueHandle, 0);
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <LightState+0x200>)
 800187e:	6819      	ldr	r1, [r3, #0]
 8001880:	463b      	mov	r3, r7
 8001882:	2200      	movs	r2, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f003 f881 	bl	800498c <osMessageGet>
 800188a:	f107 031c 	add.w	r3, r7, #28
 800188e:	463a      	mov	r2, r7
 8001890:	ca07      	ldmia	r2, {r0, r1, r2}
 8001892:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		osMutexRelease(light_timer_mutexHandle);
 8001896:	4b0b      	ldr	r3, [pc, #44]	; (80018c4 <LightState+0x1fc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f002 ffd8 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 80018a0:	e033      	b.n	800190a <LightState+0x242>
 80018a2:	bf00      	nop
 80018a4:	20000894 	.word	0x20000894
 80018a8:	20000874 	.word	0x20000874
 80018ac:	40a2c000 	.word	0x40a2c000
 80018b0:	40020800 	.word	0x40020800
 80018b4:	20000898 	.word	0x20000898
 80018b8:	2000087c 	.word	0x2000087c
 80018bc:	453b8000 	.word	0x453b8000
 80018c0:	10624dd3 	.word	0x10624dd3
 80018c4:	200008a8 	.word	0x200008a8
 80018c8:	20000888 	.word	0x20000888
			if (event.status == osEventMessage){
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	2b10      	cmp	r3, #16
 80018d0:	d102      	bne.n	80018d8 <LightState+0x210>
				scale_count ++;
 80018d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018d4:	3301      	adds	r3, #1
 80018d6:	633b      	str	r3, [r7, #48]	; 0x30
			}
			osMutexWait(light_timer_mutexHandle, osWaitForever);
 80018d8:	4b64      	ldr	r3, [pc, #400]	; (8001a6c <LightState+0x3a4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f04f 31ff 	mov.w	r1, #4294967295
 80018e0:	4618      	mov	r0, r3
 80018e2:	f002 ff67 	bl	80047b4 <osMutexWait>
			event = osMessageGet(light_timer_queueHandle, 0);
 80018e6:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <LightState+0x3a8>)
 80018e8:	6819      	ldr	r1, [r3, #0]
 80018ea:	463b      	mov	r3, r7
 80018ec:	2200      	movs	r2, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f003 f84c 	bl	800498c <osMessageGet>
 80018f4:	f107 031c 	add.w	r3, r7, #28
 80018f8:	463a      	mov	r2, r7
 80018fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80018fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(light_timer_mutexHandle);
 8001900:	4b5a      	ldr	r3, [pc, #360]	; (8001a6c <LightState+0x3a4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f002 ffa3 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 800190a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800190c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190e:	429a      	cmp	r2, r3
 8001910:	dbdc      	blt.n	80018cc <LightState+0x204>
		}
		scale_count = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	; 0x30

		osMutexWait(traffic_rate_2_mutexHandle, osWaitForever);
 8001916:	4b57      	ldr	r3, [pc, #348]	; (8001a74 <LightState+0x3ac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f04f 31ff 	mov.w	r1, #4294967295
 800191e:	4618      	mov	r0, r3
 8001920:	f002 ff48 	bl	80047b4 <osMutexWait>
		event = osMessageGet(traffic_queue_2Handle, 0); //TODO: traffic_queue_1
 8001924:	4b54      	ldr	r3, [pc, #336]	; (8001a78 <LightState+0x3b0>)
 8001926:	6819      	ldr	r1, [r3, #0]
 8001928:	463b      	mov	r3, r7
 800192a:	2200      	movs	r2, #0
 800192c:	4618      	mov	r0, r3
 800192e:	f003 f82d 	bl	800498c <osMessageGet>
 8001932:	f107 031c 	add.w	r3, r7, #28
 8001936:	463a      	mov	r2, r7
 8001938:	ca07      	ldmia	r2, {r0, r1, r2}
 800193a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if(event.status == osEventMessage){
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	2b10      	cmp	r3, #16
 8001942:	d101      	bne.n	8001948 <LightState+0x280>
			rate = event.value.v;
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	86fb      	strh	r3, [r7, #54]	; 0x36
		}
		osMutexRelease(traffic_rate_2_mutexHandle);
 8001948:	4b4a      	ldr	r3, [pc, #296]	; (8001a74 <LightState+0x3ac>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f002 ff7f 	bl	8004850 <osMutexRelease>
		scaled = rate / 2400.0;
 8001952:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fddd 	bl	8000514 <__aeabi_i2d>
 800195a:	f04f 0200 	mov.w	r2, #0
 800195e:	4b47      	ldr	r3, [pc, #284]	; (8001a7c <LightState+0x3b4>)
 8001960:	f7fe ff6c 	bl	800083c <__aeabi_ddiv>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4610      	mov	r0, r2
 800196a:	4619      	mov	r1, r3
 800196c:	f7ff f876 	bl	8000a5c <__aeabi_d2f>
 8001970:	4603      	mov	r3, r0
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
		// turn red LED on
		HAL_GPIO_WritePin(GPIOC, Red_Light_Pin, GPIO_PIN_SET);
 8001974:	2201      	movs	r2, #1
 8001976:	2101      	movs	r1, #1
 8001978:	4841      	ldr	r0, [pc, #260]	; (8001a80 <LightState+0x3b8>)
 800197a:	f001 fc2b 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Amber_Light_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2102      	movs	r1, #2
 8001982:	483f      	ldr	r0, [pc, #252]	; (8001a80 <LightState+0x3b8>)
 8001984:	f001 fc26 	bl	80031d4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, Green_Light_Pin, GPIO_PIN_RESET);
 8001988:	2200      	movs	r2, #0
 800198a:	2104      	movs	r1, #4
 800198c:	483c      	ldr	r0, [pc, #240]	; (8001a80 <LightState+0x3b8>)
 800198e:	f001 fc21 	bl	80031d4 <HAL_GPIO_WritePin>

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001992:	4b3c      	ldr	r3, [pc, #240]	; (8001a84 <LightState+0x3bc>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f04f 31ff 	mov.w	r1, #4294967295
 800199a:	4618      	mov	r0, r3
 800199c:	f002 ff0a 	bl	80047b4 <osMutexWait>
		osMessagePut(light_status_queueHandle, 0, osWaitForever);
 80019a0:	4b39      	ldr	r3, [pc, #228]	; (8001a88 <LightState+0x3c0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	2100      	movs	r1, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	f002 ffae 	bl	800490c <osMessagePut>
		osMutexRelease(light_status_mutexHandle);
 80019b0:	4b34      	ldr	r3, [pc, #208]	; (8001a84 <LightState+0x3bc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f002 ff4b 	bl	8004850 <osMutexRelease>
		// light_status = 0;
		// modulate traffic rate to 1
		// osDelay((uint32_t)(3000 + 3000 * (1-scaled)));
		scale_cap = (int)(3000 + 3000 * (1 - scaled))/500;
 80019ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019be:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80019c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001a8c <LightState+0x3c4>
 80019ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ce:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001a8c <LightState+0x3c4>
 80019d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019da:	ee17 1a90 	vmov	r1, s15
 80019de:	4b2c      	ldr	r3, [pc, #176]	; (8001a90 <LightState+0x3c8>)
 80019e0:	fb83 2301 	smull	r2, r3, r3, r1
 80019e4:	115a      	asrs	r2, r3, #5
 80019e6:	17cb      	asrs	r3, r1, #31
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
		osMutexWait(light_timer_mutexHandle, osWaitForever);
 80019ec:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <LightState+0x3a4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f04f 31ff 	mov.w	r1, #4294967295
 80019f4:	4618      	mov	r0, r3
 80019f6:	f002 fedd 	bl	80047b4 <osMutexWait>
		event = osMessageGet(light_timer_queueHandle, 0);
 80019fa:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <LightState+0x3a8>)
 80019fc:	6819      	ldr	r1, [r3, #0]
 80019fe:	463b      	mov	r3, r7
 8001a00:	2200      	movs	r2, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f002 ffc2 	bl	800498c <osMessageGet>
 8001a08:	f107 031c 	add.w	r3, r7, #28
 8001a0c:	463a      	mov	r2, r7
 8001a0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		osMutexRelease(light_timer_mutexHandle);
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <LightState+0x3a4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f002 ff19 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 8001a1e:	e01e      	b.n	8001a5e <LightState+0x396>
			if (event.status == osEventMessage){
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	2b10      	cmp	r3, #16
 8001a24:	d102      	bne.n	8001a2c <LightState+0x364>
				scale_count ++;
 8001a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a28:	3301      	adds	r3, #1
 8001a2a:	633b      	str	r3, [r7, #48]	; 0x30
			}
			osMutexWait(light_timer_mutexHandle, osWaitForever);
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <LightState+0x3a4>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 febd 	bl	80047b4 <osMutexWait>
			event = osMessageGet(light_timer_queueHandle, 0);
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <LightState+0x3a8>)
 8001a3c:	6819      	ldr	r1, [r3, #0]
 8001a3e:	463b      	mov	r3, r7
 8001a40:	2200      	movs	r2, #0
 8001a42:	4618      	mov	r0, r3
 8001a44:	f002 ffa2 	bl	800498c <osMessageGet>
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	463a      	mov	r2, r7
 8001a4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a50:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			osMutexRelease(light_timer_mutexHandle);
 8001a54:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <LightState+0x3a4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 fef9 	bl	8004850 <osMutexRelease>
		while(scale_count < scale_cap){
 8001a5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dbdc      	blt.n	8001a20 <LightState+0x358>
		}
		scale_count = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
	{
 8001a6a:	e63a      	b.n	80016e2 <LightState+0x1a>
 8001a6c:	200008a8 	.word	0x200008a8
 8001a70:	20000888 	.word	0x20000888
 8001a74:	20000894 	.word	0x20000894
 8001a78:	20000874 	.word	0x20000874
 8001a7c:	40a2c000 	.word	0x40a2c000
 8001a80:	40020800 	.word	0x40020800
 8001a84:	20000898 	.word	0x20000898
 8001a88:	2000087c 	.word	0x2000087c
 8001a8c:	453b8000 	.word	0x453b8000
 8001a90:	10624dd3 	.word	0x10624dd3

08001a94 <trafficGenerated>:
		converted_number |= traffic_array[i] << (18-i);
	}
	return converted_number;
}

int trafficGenerated(){
 8001a94:	b590      	push	{r4, r7, lr}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
	uint16_t traffic = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	82fb      	strh	r3, [r7, #22]
	float scaled = 0;
 8001a9e:	f04f 0300 	mov.w	r3, #0
 8001aa2:	613b      	str	r3, [r7, #16]
	osMutexWait(traffic_rate_1_mutexHandle, osWaitForever);
 8001aa4:	4b31      	ldr	r3, [pc, #196]	; (8001b6c <trafficGenerated+0xd8>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	4618      	mov	r0, r3
 8001aae:	f002 fe81 	bl	80047b4 <osMutexWait>
	//int traffic = traffic_rate; //TODO: traffic_queue_0
	osEvent event = osMessageGet(traffic_queue_1Handle, 0);
 8001ab2:	4b2f      	ldr	r3, [pc, #188]	; (8001b70 <trafficGenerated+0xdc>)
 8001ab4:	6819      	ldr	r1, [r3, #0]
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	2200      	movs	r2, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f002 ff66 	bl	800498c <osMessageGet>
	if(event.status == osEventMessage){
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2b10      	cmp	r3, #16
 8001ac4:	d101      	bne.n	8001aca <trafficGenerated+0x36>
		traffic = event.value.v;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	82fb      	strh	r3, [r7, #22]
	}
	osMutexRelease(traffic_rate_1_mutexHandle);
 8001aca:	4b28      	ldr	r3, [pc, #160]	; (8001b6c <trafficGenerated+0xd8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f002 febe 	bl	8004850 <osMutexRelease>
	scaled = traffic / 2400.0;
 8001ad4:	8afb      	ldrh	r3, [r7, #22]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fd1c 	bl	8000514 <__aeabi_i2d>
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <trafficGenerated+0xe0>)
 8001ae2:	f7fe feab 	bl	800083c <__aeabi_ddiv>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4610      	mov	r0, r2
 8001aec:	4619      	mov	r1, r3
 8001aee:	f7fe ffb5 	bl	8000a5c <__aeabi_d2f>
 8001af2:	4603      	mov	r3, r0
 8001af4:	613b      	str	r3, [r7, #16]
	// modulate traffic rate from 1 to 10

	float random = (float)(rand() % (6-(int)((1.0-scaled)*480)));
 8001af6:	f006 f86f 	bl	8007bd8 <rand>
 8001afa:	4604      	mov	r4, r0
 8001afc:	6938      	ldr	r0, [r7, #16]
 8001afe:	f7fe fd1b 	bl	8000538 <__aeabi_f2d>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	f04f 0000 	mov.w	r0, #0
 8001b0a:	491b      	ldr	r1, [pc, #108]	; (8001b78 <trafficGenerated+0xe4>)
 8001b0c:	f7fe fbb4 	bl	8000278 <__aeabi_dsub>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	4610      	mov	r0, r2
 8001b16:	4619      	mov	r1, r3
 8001b18:	f04f 0200 	mov.w	r2, #0
 8001b1c:	4b17      	ldr	r3, [pc, #92]	; (8001b7c <trafficGenerated+0xe8>)
 8001b1e:	f7fe fd63 	bl	80005e8 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	4610      	mov	r0, r2
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f7fe ff6f 	bl	8000a0c <__aeabi_d2iz>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f1c3 0306 	rsb	r3, r3, #6
 8001b34:	fb94 f2f3 	sdiv	r2, r4, r3
 8001b38:	fb02 f303 	mul.w	r3, r2, r3
 8001b3c:	1ae3      	subs	r3, r4, r3
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b46:	edc7 7a03 	vstr	s15, [r7, #12]
	if (random <= 1) {
 8001b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5a:	d801      	bhi.n	8001b60 <trafficGenerated+0xcc>
		return 1;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <trafficGenerated+0xce>
	}
	return 0;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	371c      	adds	r7, #28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd90      	pop	{r4, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000089c 	.word	0x2000089c
 8001b70:	20000870 	.word	0x20000870
 8001b74:	40a2c000 	.word	0x40a2c000
 8001b78:	3ff00000 	.word	0x3ff00000
 8001b7c:	407e0000 	.word	0x407e0000

08001b80 <SysManage>:

/* USER CODE END Header_SysManage */
void SysManage(void const * argument)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b0b4      	sub	sp, #208	; 0xd0
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN SysManage */
	/* Infinite loop */
	int i;
	int cars[19] = {};
 8001b88:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b8c:	224c      	movs	r2, #76	; 0x4c
 8001b8e:	2100      	movs	r1, #0
 8001b90:	4618      	mov	r0, r3
 8001b92:	f006 f964 	bl	8007e5e <memset>
	int cars_padded[21] = {};
 8001b96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b9a:	2254      	movs	r2, #84	; 0x54
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f006 f95d 	bl	8007e5e <memset>
	int light_colour = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	for(;;)
	{
		osMutexWait(car_timing_mutexHandle, osWaitForever);
 8001baa:	4bb8      	ldr	r3, [pc, #736]	; (8001e8c <SysManage+0x30c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f002 fdfe 	bl	80047b4 <osMutexWait>
		osEvent event = osMessageGet(car_timer_queueHandle, 0);
 8001bb8:	4bb5      	ldr	r3, [pc, #724]	; (8001e90 <SysManage+0x310>)
 8001bba:	6819      	ldr	r1, [r3, #0]
 8001bbc:	f107 031c 	add.w	r3, r7, #28
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f002 fee2 	bl	800498c <osMessageGet>
		osMutexRelease(car_timing_mutexHandle);
 8001bc8:	4bb0      	ldr	r3, [pc, #704]	; (8001e8c <SysManage+0x30c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f002 fe3f 	bl	8004850 <osMutexRelease>
		if(event.status != osEventMessage){
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	2b10      	cmp	r3, #16
 8001bd6:	d003      	beq.n	8001be0 <SysManage+0x60>
			osDelay(1);
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f002 fd46 	bl	800466a <osDelay>
 8001bde:	e7e4      	b.n	8001baa <SysManage+0x2a>
			continue;
		}

		osMutexWait(light_status_mutexHandle, osWaitForever);
 8001be0:	4bac      	ldr	r3, [pc, #688]	; (8001e94 <SysManage+0x314>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f04f 31ff 	mov.w	r1, #4294967295
 8001be8:	4618      	mov	r0, r3
 8001bea:	f002 fde3 	bl	80047b4 <osMutexWait>
		event = osMessageGet(light_status_queueHandle, 0); //TODO: light_queue_0
 8001bee:	4baa      	ldr	r3, [pc, #680]	; (8001e98 <SysManage+0x318>)
 8001bf0:	6819      	ldr	r1, [r3, #0]
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f002 fec8 	bl	800498c <osMessageGet>
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	463a      	mov	r2, r7
 8001c02:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		if(event.status == osEventMessage){
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	2b10      	cmp	r3, #16
 8001c0c:	d102      	bne.n	8001c14 <SysManage+0x94>
			light_colour = event.value.v;
 8001c0e:	6a3b      	ldr	r3, [r7, #32]
 8001c10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		}
		osMutexRelease(light_status_mutexHandle);
 8001c14:	4b9f      	ldr	r3, [pc, #636]	; (8001e94 <SysManage+0x314>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f002 fe19 	bl	8004850 <osMutexRelease>

		// osMutexWait(cars_array_mutexHandle); //TODO: cars_queue_0
		for (i = 18; i>0; i--){
 8001c1e:	2312      	movs	r3, #18
 8001c20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001c24:	e0a6      	b.n	8001d74 <SysManage+0x1f4>
			if (light_colour == 2) { //green
 8001c26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d118      	bne.n	8001c60 <SysManage+0xe0>
				cars[i] = cars[i-1];
 8001c2e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c32:	3b01      	subs	r3, #1
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	33d0      	adds	r3, #208	; 0xd0
 8001c38:	443b      	add	r3, r7
 8001c3a:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001c3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	33d0      	adds	r3, #208	; 0xd0
 8001c46:	443b      	add	r3, r7
 8001c48:	f843 2c54 	str.w	r2, [r3, #-84]
				cars[i - 1] = 0;
 8001c4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c50:	3b01      	subs	r3, #1
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	33d0      	adds	r3, #208	; 0xd0
 8001c56:	443b      	add	r3, r7
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f843 2c54 	str.w	r2, [r3, #-84]
 8001c5e:	e084      	b.n	8001d6a <SysManage+0x1ea>
			}
			else if (light_colour == 1) { //yellow
 8001c60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d13e      	bne.n	8001ce6 <SysManage+0x166>
				if (i > 8) {
 8001c68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c6c:	2b08      	cmp	r3, #8
 8001c6e:	dd18      	ble.n	8001ca2 <SysManage+0x122>
					cars[i] = cars[i-1];
 8001c70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c74:	3b01      	subs	r3, #1
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	33d0      	adds	r3, #208	; 0xd0
 8001c7a:	443b      	add	r3, r7
 8001c7c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001c80:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	33d0      	adds	r3, #208	; 0xd0
 8001c88:	443b      	add	r3, r7
 8001c8a:	f843 2c54 	str.w	r2, [r3, #-84]
					cars[i-1] = 0;
 8001c8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c92:	3b01      	subs	r3, #1
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	33d0      	adds	r3, #208	; 0xd0
 8001c98:	443b      	add	r3, r7
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f843 2c54 	str.w	r2, [r3, #-84]
 8001ca0:	e063      	b.n	8001d6a <SysManage+0x1ea>
				}
				else {
					if (!cars[i]){
 8001ca2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	33d0      	adds	r3, #208	; 0xd0
 8001caa:	443b      	add	r3, r7
 8001cac:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d15a      	bne.n	8001d6a <SysManage+0x1ea>
						cars[i] = cars[i-1];
 8001cb4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	33d0      	adds	r3, #208	; 0xd0
 8001cbe:	443b      	add	r3, r7
 8001cc0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001cc4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	33d0      	adds	r3, #208	; 0xd0
 8001ccc:	443b      	add	r3, r7
 8001cce:	f843 2c54 	str.w	r2, [r3, #-84]
						cars[i-1] = 0;
 8001cd2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	33d0      	adds	r3, #208	; 0xd0
 8001cdc:	443b      	add	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f843 2c54 	str.w	r2, [r3, #-84]
 8001ce4:	e041      	b.n	8001d6a <SysManage+0x1ea>
					}
				}
			}
			else { //red
				if (i > 8){
 8001ce6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	dd18      	ble.n	8001d20 <SysManage+0x1a0>
					cars[i] = cars[i-1];
 8001cee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	33d0      	adds	r3, #208	; 0xd0
 8001cf8:	443b      	add	r3, r7
 8001cfa:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001cfe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	33d0      	adds	r3, #208	; 0xd0
 8001d06:	443b      	add	r3, r7
 8001d08:	f843 2c54 	str.w	r2, [r3, #-84]
					cars[i-1] = 0;
 8001d0c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d10:	3b01      	subs	r3, #1
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	33d0      	adds	r3, #208	; 0xd0
 8001d16:	443b      	add	r3, r7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f843 2c54 	str.w	r2, [r3, #-84]
 8001d1e:	e024      	b.n	8001d6a <SysManage+0x1ea>
				}
				else if (i < 8){
 8001d20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d24:	2b07      	cmp	r3, #7
 8001d26:	dc20      	bgt.n	8001d6a <SysManage+0x1ea>
					if (!cars[i]) {
 8001d28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	33d0      	adds	r3, #208	; 0xd0
 8001d30:	443b      	add	r3, r7
 8001d32:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d117      	bne.n	8001d6a <SysManage+0x1ea>
						cars[i] = cars[i-1];
 8001d3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	33d0      	adds	r3, #208	; 0xd0
 8001d44:	443b      	add	r3, r7
 8001d46:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001d4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	33d0      	adds	r3, #208	; 0xd0
 8001d52:	443b      	add	r3, r7
 8001d54:	f843 2c54 	str.w	r2, [r3, #-84]
						cars[i-1] = 0;
 8001d58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	33d0      	adds	r3, #208	; 0xd0
 8001d62:	443b      	add	r3, r7
 8001d64:	2200      	movs	r2, #0
 8001d66:	f843 2c54 	str.w	r2, [r3, #-84]
		for (i = 18; i>0; i--){
 8001d6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001d74:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	f73f af54 	bgt.w	8001c26 <SysManage+0xa6>
//						cars[i-1] = 0;
//					}
//				}
//			}
		}
		if (trafficGenerated()){
 8001d7e:	f7ff fe89 	bl	8001a94 <trafficGenerated>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d002      	beq.n	8001d8e <SysManage+0x20e>
			cars[0] = 1;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d8c:	e001      	b.n	8001d92 <SysManage+0x212>
		}
		else {
			cars[0] = 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	67fb      	str	r3, [r7, #124]	; 0x7c
		//osMailPut(cars_array_queueHandle, cars);
		//osMessagePut(cars_array_queueHandle, cars_int, osWaitForever);
		//osMutexRelease(cars_array_mutexHandle);

		// Pad the shift registers with extra data in the 8th bit for each.
		for(i = 0; i < 19; i++){
 8001d92:	2300      	movs	r3, #0
 8001d94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001d98:	e03a      	b.n	8001e10 <SysManage+0x290>
			if(i >= 14){
 8001d9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d9e:	2b0d      	cmp	r3, #13
 8001da0:	dd0f      	ble.n	8001dc2 <SysManage+0x242>
				cars_padded[i+2] = cars[i];
 8001da2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001da6:	1c99      	adds	r1, r3, #2
 8001da8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	33d0      	adds	r3, #208	; 0xd0
 8001db0:	443b      	add	r3, r7
 8001db2:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001db6:	008b      	lsls	r3, r1, #2
 8001db8:	33d0      	adds	r3, #208	; 0xd0
 8001dba:	443b      	add	r3, r7
 8001dbc:	f843 2ca8 	str.w	r2, [r3, #-168]
 8001dc0:	e021      	b.n	8001e06 <SysManage+0x286>
			} else if(i >= 7){
 8001dc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dc6:	2b06      	cmp	r3, #6
 8001dc8:	dd0f      	ble.n	8001dea <SysManage+0x26a>
				cars_padded[i+1] = cars[i];
 8001dca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dce:	1c59      	adds	r1, r3, #1
 8001dd0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	33d0      	adds	r3, #208	; 0xd0
 8001dd8:	443b      	add	r3, r7
 8001dda:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001dde:	008b      	lsls	r3, r1, #2
 8001de0:	33d0      	adds	r3, #208	; 0xd0
 8001de2:	443b      	add	r3, r7
 8001de4:	f843 2ca8 	str.w	r2, [r3, #-168]
 8001de8:	e00d      	b.n	8001e06 <SysManage+0x286>
			} else {
				cars_padded[i] = cars[i];
 8001dea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	33d0      	adds	r3, #208	; 0xd0
 8001df2:	443b      	add	r3, r7
 8001df4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001df8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	33d0      	adds	r3, #208	; 0xd0
 8001e00:	443b      	add	r3, r7
 8001e02:	f843 2ca8 	str.w	r2, [r3, #-168]
		for(i = 0; i < 19; i++){
 8001e06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e10:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e14:	2b12      	cmp	r3, #18
 8001e16:	ddc0      	ble.n	8001d9a <SysManage+0x21a>
			}
		}

		HAL_GPIO_WritePin(GPIOC, Shift_Reg_Reset_Pin, GPIO_PIN_RESET);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e1e:	481f      	ldr	r0, [pc, #124]	; (8001e9c <SysManage+0x31c>)
 8001e20:	f001 f9d8 	bl	80031d4 <HAL_GPIO_WritePin>
		osDelay(1);
 8001e24:	2001      	movs	r0, #1
 8001e26:	f002 fc20 	bl	800466a <osDelay>
		HAL_GPIO_WritePin(GPIOC, Shift_Reg_Reset_Pin, GPIO_PIN_SET);
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e30:	481a      	ldr	r0, [pc, #104]	; (8001e9c <SysManage+0x31c>)
 8001e32:	f001 f9cf 	bl	80031d4 <HAL_GPIO_WritePin>
		//osDelay(1);
		for(i =20; i >= 0; i--){
 8001e36:	2314      	movs	r3, #20
 8001e38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e3c:	e021      	b.n	8001e82 <SysManage+0x302>

			if(cars_padded[i] != 0){
 8001e3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	33d0      	adds	r3, #208	; 0xd0
 8001e46:	443b      	add	r3, r7
 8001e48:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d004      	beq.n	8001e5a <SysManage+0x2da>
				HAL_GPIO_WritePin(GPIOC, Shift_Reg_Data_Pin, GPIO_PIN_SET);
 8001e50:	2201      	movs	r2, #1
 8001e52:	2140      	movs	r1, #64	; 0x40
 8001e54:	4811      	ldr	r0, [pc, #68]	; (8001e9c <SysManage+0x31c>)
 8001e56:	f001 f9bd 	bl	80031d4 <HAL_GPIO_WritePin>
			}
			//osDelay(1);
			HAL_GPIO_WritePin(GPIOC, Shift_Reg_Clock_Pin, GPIO_PIN_SET);
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	480f      	ldr	r0, [pc, #60]	; (8001e9c <SysManage+0x31c>)
 8001e60:	f001 f9b8 	bl	80031d4 <HAL_GPIO_WritePin>
			//osDelay(1);
			HAL_GPIO_WritePin(GPIOC, Shift_Reg_Clock_Pin, GPIO_PIN_RESET);
 8001e64:	2200      	movs	r2, #0
 8001e66:	2180      	movs	r1, #128	; 0x80
 8001e68:	480c      	ldr	r0, [pc, #48]	; (8001e9c <SysManage+0x31c>)
 8001e6a:	f001 f9b3 	bl	80031d4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, Shift_Reg_Data_Pin, GPIO_PIN_RESET);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2140      	movs	r1, #64	; 0x40
 8001e72:	480a      	ldr	r0, [pc, #40]	; (8001e9c <SysManage+0x31c>)
 8001e74:	f001 f9ae 	bl	80031d4 <HAL_GPIO_WritePin>
		for(i =20; i >= 0; i--){
 8001e78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	dad9      	bge.n	8001e3e <SysManage+0x2be>
	{
 8001e8a:	e68e      	b.n	8001baa <SysManage+0x2a>
 8001e8c:	200008a0 	.word	0x200008a0
 8001e90:	20000880 	.word	0x20000880
 8001e94:	20000898 	.word	0x20000898
 8001e98:	2000087c 	.word	0x2000087c
 8001e9c:	40020800 	.word	0x40020800

08001ea0 <car_movement_callback>:
  /* USER CODE END SysManage */
}

/* car_movement_callback function */
void car_movement_callback(void const * argument)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN car_movement_callback */
	osMutexWait(car_timing_mutexHandle, osWaitForever);
 8001ea8:	4b23      	ldr	r3, [pc, #140]	; (8001f38 <car_movement_callback+0x98>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f002 fc7f 	bl	80047b4 <osMutexWait>
	osMutexWait(pot_timer_mutexHandle, osWaitForever);
 8001eb6:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <car_movement_callback+0x9c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f04f 31ff 	mov.w	r1, #4294967295
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f002 fc78 	bl	80047b4 <osMutexWait>
	osMutexWait(light_timer_mutexHandle, osWaitForever);
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <car_movement_callback+0xa0>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f002 fc71 	bl	80047b4 <osMutexWait>

	osMessageGet(car_timer_queueHandle, 0);
 8001ed2:	4b1c      	ldr	r3, [pc, #112]	; (8001f44 <car_movement_callback+0xa4>)
 8001ed4:	6819      	ldr	r1, [r3, #0]
 8001ed6:	463b      	mov	r3, r7
 8001ed8:	2200      	movs	r2, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f002 fd56 	bl	800498c <osMessageGet>
	osMessagePut(car_timer_queueHandle, 1, osWaitForever);
 8001ee0:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <car_movement_callback+0xa4>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee8:	2101      	movs	r1, #1
 8001eea:	4618      	mov	r0, r3
 8001eec:	f002 fd0e 	bl	800490c <osMessagePut>
	osMessagePut(pot_timer_queueHandle, 1, osWaitForever);
 8001ef0:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <car_movement_callback+0xa8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef8:	2101      	movs	r1, #1
 8001efa:	4618      	mov	r0, r3
 8001efc:	f002 fd06 	bl	800490c <osMessagePut>
	osMessagePut(light_timer_queueHandle, 1, osWaitForever);
 8001f00:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <car_movement_callback+0xac>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f04f 32ff 	mov.w	r2, #4294967295
 8001f08:	2101      	movs	r1, #1
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f002 fcfe 	bl	800490c <osMessagePut>

	osMutexRelease(light_timer_mutexHandle);
 8001f10:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <car_movement_callback+0xa0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 fc9b 	bl	8004850 <osMutexRelease>
	osMutexRelease(pot_timer_mutexHandle);
 8001f1a:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <car_movement_callback+0x9c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f002 fc96 	bl	8004850 <osMutexRelease>
	osMutexRelease(car_timing_mutexHandle);
 8001f24:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <car_movement_callback+0x98>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f002 fc91 	bl	8004850 <osMutexRelease>
  /* USER CODE END car_movement_callback */
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200008a0 	.word	0x200008a0
 8001f3c:	200008a4 	.word	0x200008a4
 8001f40:	200008a8 	.word	0x200008a8
 8001f44:	20000880 	.word	0x20000880
 8001f48:	20000884 	.word	0x20000884
 8001f4c:	20000888 	.word	0x20000888

08001f50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a04      	ldr	r2, [pc, #16]	; (8001f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d101      	bne.n	8001f66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f62:	f000 facd 	bl	8002500 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40000800 	.word	0x40000800

08001f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f78:	b672      	cpsid	i
}
 8001f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001f7c:	e7fe      	b.n	8001f7c <Error_Handler+0x8>
	...

08001f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_MspInit+0x54>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8e:	4a11      	ldr	r2, [pc, #68]	; (8001fd4 <HAL_MspInit+0x54>)
 8001f90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f94:	6453      	str	r3, [r2, #68]	; 0x44
 8001f96:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <HAL_MspInit+0x54>)
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <HAL_MspInit+0x54>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <HAL_MspInit+0x54>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb2:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <HAL_MspInit+0x54>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	210f      	movs	r1, #15
 8001fc2:	f06f 0001 	mvn.w	r0, #1
 8001fc6:	f000 ff3f 	bl	8002e48 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800

08001fd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08a      	sub	sp, #40	; 0x28
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a17      	ldr	r2, [pc, #92]	; (8002054 <HAL_ADC_MspInit+0x7c>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d127      	bne.n	800204a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <HAL_ADC_MspInit+0x80>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002002:	4a15      	ldr	r2, [pc, #84]	; (8002058 <HAL_ADC_MspInit+0x80>)
 8002004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002008:	6453      	str	r3, [r2, #68]	; 0x44
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <HAL_ADC_MspInit+0x80>)
 800200c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <HAL_ADC_MspInit+0x80>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	4a0e      	ldr	r2, [pc, #56]	; (8002058 <HAL_ADC_MspInit+0x80>)
 8002020:	f043 0304 	orr.w	r3, r3, #4
 8002024:	6313      	str	r3, [r2, #48]	; 0x30
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <HAL_ADC_MspInit+0x80>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	f003 0304 	and.w	r3, r3, #4
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = Pot_In_Pin;
 8002032:	2308      	movs	r3, #8
 8002034:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002036:	2303      	movs	r3, #3
 8002038:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800203a:	2300      	movs	r3, #0
 800203c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Pot_In_GPIO_Port, &GPIO_InitStruct);
 800203e:	f107 0314 	add.w	r3, r7, #20
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <HAL_ADC_MspInit+0x84>)
 8002046:	f000 ff29 	bl	8002e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800204a:	bf00      	nop
 800204c:	3728      	adds	r7, #40	; 0x28
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40012000 	.word	0x40012000
 8002058:	40023800 	.word	0x40023800
 800205c:	40020800 	.word	0x40020800

08002060 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	; 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a19      	ldr	r2, [pc, #100]	; (80020e4 <HAL_SPI_MspInit+0x84>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d12b      	bne.n	80020da <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208a:	4a17      	ldr	r2, [pc, #92]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 800208c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002090:	6453      	str	r3, [r2, #68]	; 0x44
 8002092:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a10      	ldr	r2, [pc, #64]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b0e      	ldr	r3, [pc, #56]	; (80020e8 <HAL_SPI_MspInit+0x88>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80020ba:	23e0      	movs	r3, #224	; 0xe0
 80020bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020ca:	2305      	movs	r3, #5
 80020cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4619      	mov	r1, r3
 80020d4:	4805      	ldr	r0, [pc, #20]	; (80020ec <HAL_SPI_MspInit+0x8c>)
 80020d6:	f000 fee1 	bl	8002e9c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	; 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40013000 	.word	0x40013000
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40020000 	.word	0x40020000

080020f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a18      	ldr	r2, [pc, #96]	; (8002160 <HAL_TIM_Base_MspInit+0x70>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d10e      	bne.n	8002120 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b17      	ldr	r3, [pc, #92]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210a:	4a16      	ldr	r2, [pc, #88]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6453      	str	r3, [r2, #68]	; 0x44
 8002112:	4b14      	ldr	r3, [pc, #80]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800211e:	e01a      	b.n	8002156 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a10      	ldr	r2, [pc, #64]	; (8002168 <HAL_TIM_Base_MspInit+0x78>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d115      	bne.n	8002156 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002132:	4a0c      	ldr	r2, [pc, #48]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6413      	str	r3, [r2, #64]	; 0x40
 800213a:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <HAL_TIM_Base_MspInit+0x74>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002146:	2200      	movs	r2, #0
 8002148:	2105      	movs	r1, #5
 800214a:	201d      	movs	r0, #29
 800214c:	f000 fe7c 	bl	8002e48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002150:	201d      	movs	r0, #29
 8002152:	f000 fe95 	bl	8002e80 <HAL_NVIC_EnableIRQ>
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40010000 	.word	0x40010000
 8002164:	40023800 	.word	0x40023800
 8002168:	40000400 	.word	0x40000400

0800216c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08e      	sub	sp, #56	; 0x38
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002174:	2300      	movs	r3, #0
 8002176:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	4b33      	ldr	r3, [pc, #204]	; (8002250 <HAL_InitTick+0xe4>)
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	4a32      	ldr	r2, [pc, #200]	; (8002250 <HAL_InitTick+0xe4>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6413      	str	r3, [r2, #64]	; 0x40
 800218c:	4b30      	ldr	r3, [pc, #192]	; (8002250 <HAL_InitTick+0xe4>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002198:	f107 0210 	add.w	r2, r7, #16
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f001 fcb4 	bl	8003b10 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80021ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d103      	bne.n	80021ba <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80021b2:	f001 fc99 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80021b6:	6378      	str	r0, [r7, #52]	; 0x34
 80021b8:	e004      	b.n	80021c4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80021ba:	f001 fc95 	bl	8003ae8 <HAL_RCC_GetPCLK1Freq>
 80021be:	4603      	mov	r3, r0
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80021c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021c6:	4a23      	ldr	r2, [pc, #140]	; (8002254 <HAL_InitTick+0xe8>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	0c9b      	lsrs	r3, r3, #18
 80021ce:	3b01      	subs	r3, #1
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80021d2:	4b21      	ldr	r3, [pc, #132]	; (8002258 <HAL_InitTick+0xec>)
 80021d4:	4a21      	ldr	r2, [pc, #132]	; (800225c <HAL_InitTick+0xf0>)
 80021d6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80021d8:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <HAL_InitTick+0xec>)
 80021da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021de:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80021e0:	4a1d      	ldr	r2, [pc, #116]	; (8002258 <HAL_InitTick+0xec>)
 80021e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e4:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80021e6:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <HAL_InitTick+0xec>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ec:	4b1a      	ldr	r3, [pc, #104]	; (8002258 <HAL_InitTick+0xec>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f2:	4b19      	ldr	r3, [pc, #100]	; (8002258 <HAL_InitTick+0xec>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80021f8:	4817      	ldr	r0, [pc, #92]	; (8002258 <HAL_InitTick+0xec>)
 80021fa:	f001 fd44 	bl	8003c86 <HAL_TIM_Base_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002204:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002208:	2b00      	cmp	r3, #0
 800220a:	d11b      	bne.n	8002244 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800220c:	4812      	ldr	r0, [pc, #72]	; (8002258 <HAL_InitTick+0xec>)
 800220e:	f001 fd89 	bl	8003d24 <HAL_TIM_Base_Start_IT>
 8002212:	4603      	mov	r3, r0
 8002214:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002218:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800221c:	2b00      	cmp	r3, #0
 800221e:	d111      	bne.n	8002244 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002220:	201e      	movs	r0, #30
 8002222:	f000 fe2d 	bl	8002e80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b0f      	cmp	r3, #15
 800222a:	d808      	bhi.n	800223e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800222c:	2200      	movs	r2, #0
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	201e      	movs	r0, #30
 8002232:	f000 fe09 	bl	8002e48 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002236:	4a0a      	ldr	r2, [pc, #40]	; (8002260 <HAL_InitTick+0xf4>)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	e002      	b.n	8002244 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002244:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002248:	4618      	mov	r0, r3
 800224a:	3738      	adds	r7, #56	; 0x38
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40023800 	.word	0x40023800
 8002254:	431bde83 	.word	0x431bde83
 8002258:	200008ac 	.word	0x200008ac
 800225c:	40000800 	.word	0x40000800
 8002260:	20000004 	.word	0x20000004

08002264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002268:	e7fe      	b.n	8002268 <NMI_Handler+0x4>

0800226a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800226e:	e7fe      	b.n	800226e <HardFault_Handler+0x4>

08002270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002274:	e7fe      	b.n	8002274 <MemManage_Handler+0x4>

08002276 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002276:	b480      	push	{r7}
 8002278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800227a:	e7fe      	b.n	800227a <BusFault_Handler+0x4>

0800227c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002280:	e7fe      	b.n	8002280 <UsageFault_Handler+0x4>

08002282 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002294:	4802      	ldr	r0, [pc, #8]	; (80022a0 <TIM3_IRQHandler+0x10>)
 8002296:	f001 fdb5 	bl	8003e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000818 	.word	0x20000818

080022a4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022a8:	4802      	ldr	r0, [pc, #8]	; (80022b4 <TIM4_IRQHandler+0x10>)
 80022aa:	f001 fdab 	bl	8003e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200008ac 	.word	0x200008ac

080022b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return 1;
 80022bc:	2301      	movs	r3, #1
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <_kill>:

int _kill(int pid, int sig)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022d2:	f005 fe13 	bl	8007efc <__errno>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2216      	movs	r2, #22
 80022da:	601a      	str	r2, [r3, #0]
  return -1;
 80022dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <_exit>:

void _exit (int status)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f0:	f04f 31ff 	mov.w	r1, #4294967295
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ffe7 	bl	80022c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022fa:	e7fe      	b.n	80022fa <_exit+0x12>

080022fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	e00a      	b.n	8002324 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800230e:	f3af 8000 	nop.w
 8002312:	4601      	mov	r1, r0
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	60ba      	str	r2, [r7, #8]
 800231a:	b2ca      	uxtb	r2, r1
 800231c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	3301      	adds	r3, #1
 8002322:	617b      	str	r3, [r7, #20]
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	dbf0      	blt.n	800230e <_read+0x12>
  }

  return len;
 800232c:	687b      	ldr	r3, [r7, #4]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b086      	sub	sp, #24
 800233a:	af00      	add	r7, sp, #0
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	e009      	b.n	800235c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	60ba      	str	r2, [r7, #8]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	697a      	ldr	r2, [r7, #20]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	429a      	cmp	r2, r3
 8002362:	dbf1      	blt.n	8002348 <_write+0x12>
  }
  return len;
 8002364:	687b      	ldr	r3, [r7, #4]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <_close>:

int _close(int file)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002376:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
 800238e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002396:	605a      	str	r2, [r3, #4]
  return 0;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <_isatty>:

int _isatty(int file)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023ae:	2301      	movs	r3, #1
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e0:	4a14      	ldr	r2, [pc, #80]	; (8002434 <_sbrk+0x5c>)
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <_sbrk+0x60>)
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ec:	4b13      	ldr	r3, [pc, #76]	; (800243c <_sbrk+0x64>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d102      	bne.n	80023fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <_sbrk+0x64>)
 80023f6:	4a12      	ldr	r2, [pc, #72]	; (8002440 <_sbrk+0x68>)
 80023f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <_sbrk+0x64>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4413      	add	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	429a      	cmp	r2, r3
 8002406:	d207      	bcs.n	8002418 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002408:	f005 fd78 	bl	8007efc <__errno>
 800240c:	4603      	mov	r3, r0
 800240e:	220c      	movs	r2, #12
 8002410:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	e009      	b.n	800242c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <_sbrk+0x64>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <_sbrk+0x64>)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4413      	add	r3, r2
 8002426:	4a05      	ldr	r2, [pc, #20]	; (800243c <_sbrk+0x64>)
 8002428:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242a:	68fb      	ldr	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20020000 	.word	0x20020000
 8002438:	00000400 	.word	0x00000400
 800243c:	200008f4 	.word	0x200008f4
 8002440:	200048d8 	.word	0x200048d8

08002444 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <SystemInit+0x20>)
 800244a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244e:	4a05      	ldr	r2, [pc, #20]	; (8002464 <SystemInit+0x20>)
 8002450:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002454:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800246c:	f7ff ffea 	bl	8002444 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002470:	480c      	ldr	r0, [pc, #48]	; (80024a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002472:	490d      	ldr	r1, [pc, #52]	; (80024a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002474:	4a0d      	ldr	r2, [pc, #52]	; (80024ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002478:	e002      	b.n	8002480 <LoopCopyDataInit>

0800247a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800247c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800247e:	3304      	adds	r3, #4

08002480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002484:	d3f9      	bcc.n	800247a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002486:	4a0a      	ldr	r2, [pc, #40]	; (80024b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002488:	4c0a      	ldr	r4, [pc, #40]	; (80024b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800248c:	e001      	b.n	8002492 <LoopFillZerobss>

0800248e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800248e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002490:	3204      	adds	r2, #4

08002492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002494:	d3fb      	bcc.n	800248e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002496:	f005 fd37 	bl	8007f08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249a:	f7fe fce1 	bl	8000e60 <main>
  bx  lr    
 800249e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80024ac:	08008dbc 	.word	0x08008dbc
  ldr r2, =_sbss
 80024b0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80024b4:	200048d8 	.word	0x200048d8

080024b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b8:	e7fe      	b.n	80024b8 <ADC_IRQHandler>
	...

080024bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024c0:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <HAL_Init+0x40>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a0d      	ldr	r2, [pc, #52]	; (80024fc <HAL_Init+0x40>)
 80024c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024cc:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <HAL_Init+0x40>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <HAL_Init+0x40>)
 80024d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a07      	ldr	r2, [pc, #28]	; (80024fc <HAL_Init+0x40>)
 80024de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e4:	2003      	movs	r0, #3
 80024e6:	f000 fca4 	bl	8002e32 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ea:	200f      	movs	r0, #15
 80024ec:	f7ff fe3e 	bl	800216c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024f0:	f7ff fd46 	bl	8001f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40023c00 	.word	0x40023c00

08002500 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_IncTick+0x20>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_IncTick+0x24>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4413      	add	r3, r2
 8002510:	4a04      	ldr	r2, [pc, #16]	; (8002524 <HAL_IncTick+0x24>)
 8002512:	6013      	str	r3, [r2, #0]
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20000008 	.word	0x20000008
 8002524:	200008f8 	.word	0x200008f8

08002528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return uwTick;
 800252c:	4b03      	ldr	r3, [pc, #12]	; (800253c <HAL_GetTick+0x14>)
 800252e:	681b      	ldr	r3, [r3, #0]
}
 8002530:	4618      	mov	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	200008f8 	.word	0x200008f8

08002540 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e033      	b.n	80025be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f7ff fd3a 	bl	8001fd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	f003 0310 	and.w	r3, r3, #16
 800257a:	2b00      	cmp	r3, #0
 800257c:	d118      	bne.n	80025b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002586:	f023 0302 	bic.w	r3, r3, #2
 800258a:	f043 0202 	orr.w	r2, r3, #2
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 faa4 	bl	8002ae0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	f023 0303 	bic.w	r3, r3, #3
 80025a6:	f043 0201 	orr.w	r2, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	641a      	str	r2, [r3, #64]	; 0x40
 80025ae:	e001      	b.n	80025b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d101      	bne.n	80025e2 <HAL_ADC_Start+0x1a>
 80025de:	2302      	movs	r3, #2
 80025e0:	e0b2      	b.n	8002748 <HAL_ADC_Start+0x180>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 0301 	and.w	r3, r3, #1
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d018      	beq.n	800262a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f042 0201 	orr.w	r2, r2, #1
 8002606:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002608:	4b52      	ldr	r3, [pc, #328]	; (8002754 <HAL_ADC_Start+0x18c>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a52      	ldr	r2, [pc, #328]	; (8002758 <HAL_ADC_Start+0x190>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	0c9a      	lsrs	r2, r3, #18
 8002614:	4613      	mov	r3, r2
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	4413      	add	r3, r2
 800261a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800261c:	e002      	b.n	8002624 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	3b01      	subs	r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f9      	bne.n	800261e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b01      	cmp	r3, #1
 8002636:	d17a      	bne.n	800272e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002640:	f023 0301 	bic.w	r3, r3, #1
 8002644:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002656:	2b00      	cmp	r3, #0
 8002658:	d007      	beq.n	800266a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002662:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002676:	d106      	bne.n	8002686 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267c:	f023 0206 	bic.w	r2, r3, #6
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	645a      	str	r2, [r3, #68]	; 0x44
 8002684:	e002      	b.n	800268c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002694:	4b31      	ldr	r3, [pc, #196]	; (800275c <HAL_ADC_Start+0x194>)
 8002696:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80026a0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f003 031f 	and.w	r3, r3, #31
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d12a      	bne.n	8002704 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a2b      	ldr	r2, [pc, #172]	; (8002760 <HAL_ADC_Start+0x198>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d015      	beq.n	80026e4 <HAL_ADC_Start+0x11c>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a29      	ldr	r2, [pc, #164]	; (8002764 <HAL_ADC_Start+0x19c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d105      	bne.n	80026ce <HAL_ADC_Start+0x106>
 80026c2:	4b26      	ldr	r3, [pc, #152]	; (800275c <HAL_ADC_Start+0x194>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 031f 	and.w	r3, r3, #31
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a25      	ldr	r2, [pc, #148]	; (8002768 <HAL_ADC_Start+0x1a0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d136      	bne.n	8002746 <HAL_ADC_Start+0x17e>
 80026d8:	4b20      	ldr	r3, [pc, #128]	; (800275c <HAL_ADC_Start+0x194>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f003 0310 	and.w	r3, r3, #16
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d130      	bne.n	8002746 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d129      	bne.n	8002746 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	e020      	b.n	8002746 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a15      	ldr	r2, [pc, #84]	; (8002760 <HAL_ADC_Start+0x198>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d11b      	bne.n	8002746 <HAL_ADC_Start+0x17e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d114      	bne.n	8002746 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	689a      	ldr	r2, [r3, #8]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	e00b      	b.n	8002746 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f043 0210 	orr.w	r2, r3, #16
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	20000000 	.word	0x20000000
 8002758:	431bde83 	.word	0x431bde83
 800275c:	40012300 	.word	0x40012300
 8002760:	40012000 	.word	0x40012000
 8002764:	40012100 	.word	0x40012100
 8002768:	40012200 	.word	0x40012200

0800276c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002776:	2300      	movs	r3, #0
 8002778:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002788:	d113      	bne.n	80027b2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002798:	d10b      	bne.n	80027b2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f043 0220 	orr.w	r2, r3, #32
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e063      	b.n	800287a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80027b2:	f7ff feb9 	bl	8002528 <HAL_GetTick>
 80027b6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027b8:	e021      	b.n	80027fe <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c0:	d01d      	beq.n	80027fe <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d007      	beq.n	80027d8 <HAL_ADC_PollForConversion+0x6c>
 80027c8:	f7ff feae 	bl	8002528 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d212      	bcs.n	80027fe <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0302 	and.w	r3, r3, #2
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d00b      	beq.n	80027fe <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f043 0204 	orr.w	r2, r3, #4
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e03d      	b.n	800287a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b02      	cmp	r3, #2
 800280a:	d1d6      	bne.n	80027ba <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f06f 0212 	mvn.w	r2, #18
 8002814:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d123      	bne.n	8002878 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002834:	2b00      	cmp	r3, #0
 8002836:	d11f      	bne.n	8002878 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800283e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002842:	2b00      	cmp	r3, #0
 8002844:	d006      	beq.n	8002854 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002850:	2b00      	cmp	r3, #0
 8002852:	d111      	bne.n	8002878 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d105      	bne.n	8002878 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	f043 0201 	orr.w	r2, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002882:	b480      	push	{r7}
 8002884:	b083      	sub	sp, #12
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_ADC_ConfigChannel+0x1c>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e105      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x228>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b09      	cmp	r3, #9
 80028c6:	d925      	bls.n	8002914 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	68d9      	ldr	r1, [r3, #12]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	461a      	mov	r2, r3
 80028d6:	4613      	mov	r3, r2
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	4413      	add	r3, r2
 80028dc:	3b1e      	subs	r3, #30
 80028de:	2207      	movs	r2, #7
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43da      	mvns	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	400a      	ands	r2, r1
 80028ec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68d9      	ldr	r1, [r3, #12]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	4618      	mov	r0, r3
 8002900:	4603      	mov	r3, r0
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	4403      	add	r3, r0
 8002906:	3b1e      	subs	r3, #30
 8002908:	409a      	lsls	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	e022      	b.n	800295a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6919      	ldr	r1, [r3, #16]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	b29b      	uxth	r3, r3
 8002920:	461a      	mov	r2, r3
 8002922:	4613      	mov	r3, r2
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	4413      	add	r3, r2
 8002928:	2207      	movs	r2, #7
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	400a      	ands	r2, r1
 8002936:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6919      	ldr	r1, [r3, #16]
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	b29b      	uxth	r3, r3
 8002948:	4618      	mov	r0, r3
 800294a:	4603      	mov	r3, r0
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	4403      	add	r3, r0
 8002950:	409a      	lsls	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b06      	cmp	r3, #6
 8002960:	d824      	bhi.n	80029ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	3b05      	subs	r3, #5
 8002974:	221f      	movs	r2, #31
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43da      	mvns	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	400a      	ands	r2, r1
 8002982:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	b29b      	uxth	r3, r3
 8002990:	4618      	mov	r0, r3
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	3b05      	subs	r3, #5
 800299e:	fa00 f203 	lsl.w	r2, r0, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34
 80029aa:	e04c      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	d824      	bhi.n	80029fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	4613      	mov	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	3b23      	subs	r3, #35	; 0x23
 80029c6:	221f      	movs	r2, #31
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43da      	mvns	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	400a      	ands	r2, r1
 80029d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	3b23      	subs	r3, #35	; 0x23
 80029f0:	fa00 f203 	lsl.w	r2, r0, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	631a      	str	r2, [r3, #48]	; 0x30
 80029fc:	e023      	b.n	8002a46 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3b41      	subs	r3, #65	; 0x41
 8002a10:	221f      	movs	r2, #31
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43da      	mvns	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	400a      	ands	r2, r1
 8002a1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	3b41      	subs	r3, #65	; 0x41
 8002a3a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a46:	4b22      	ldr	r3, [pc, #136]	; (8002ad0 <HAL_ADC_ConfigChannel+0x234>)
 8002a48:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a21      	ldr	r2, [pc, #132]	; (8002ad4 <HAL_ADC_ConfigChannel+0x238>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d109      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x1cc>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2b12      	cmp	r3, #18
 8002a5a:	d105      	bne.n	8002a68 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a19      	ldr	r2, [pc, #100]	; (8002ad4 <HAL_ADC_ConfigChannel+0x238>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d123      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x21e>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2b10      	cmp	r3, #16
 8002a78:	d003      	beq.n	8002a82 <HAL_ADC_ConfigChannel+0x1e6>
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2b11      	cmp	r3, #17
 8002a80:	d11b      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b10      	cmp	r3, #16
 8002a94:	d111      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a96:	4b10      	ldr	r3, [pc, #64]	; (8002ad8 <HAL_ADC_ConfigChannel+0x23c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a10      	ldr	r2, [pc, #64]	; (8002adc <HAL_ADC_ConfigChannel+0x240>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	0c9a      	lsrs	r2, r3, #18
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002aac:	e002      	b.n	8002ab4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f9      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40012300 	.word	0x40012300
 8002ad4:	40012000 	.word	0x40012000
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	431bde83 	.word	0x431bde83

08002ae0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ae8:	4b79      	ldr	r3, [pc, #484]	; (8002cd0 <ADC_Init+0x1f0>)
 8002aea:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	431a      	orrs	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6859      	ldr	r1, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	021a      	lsls	r2, r3, #8
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6859      	ldr	r1, [r3, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6899      	ldr	r1, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b72:	4a58      	ldr	r2, [pc, #352]	; (8002cd4 <ADC_Init+0x1f4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d022      	beq.n	8002bbe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6899      	ldr	r1, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ba8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6899      	ldr	r1, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	e00f      	b.n	8002bde <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bcc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bdc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0202 	bic.w	r2, r2, #2
 8002bec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6899      	ldr	r1, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	7e1b      	ldrb	r3, [r3, #24]
 8002bf8:	005a      	lsls	r2, r3, #1
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d01b      	beq.n	8002c44 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c1a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c36:	3b01      	subs	r3, #1
 8002c38:	035a      	lsls	r2, r3, #13
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]
 8002c42:	e007      	b.n	8002c54 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685a      	ldr	r2, [r3, #4]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c52:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	051a      	lsls	r2, r3, #20
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c88:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6899      	ldr	r1, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c96:	025a      	lsls	r2, r3, #9
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	029a      	lsls	r2, r3, #10
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	609a      	str	r2, [r3, #8]
}
 8002cc4:	bf00      	nop
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	40012300 	.word	0x40012300
 8002cd4:	0f000001 	.word	0x0f000001

08002cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d0a:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	60d3      	str	r3, [r2, #12]
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr
 8002d1c:	e000ed00 	.word	0xe000ed00

08002d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <__NVIC_GetPriorityGrouping+0x18>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	f003 0307 	and.w	r3, r3, #7
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	db0b      	blt.n	8002d66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	f003 021f 	and.w	r2, r3, #31
 8002d54:	4907      	ldr	r1, [pc, #28]	; (8002d74 <__NVIC_EnableIRQ+0x38>)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	e000e100 	.word	0xe000e100

08002d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	4603      	mov	r3, r0
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	db0a      	blt.n	8002da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	490c      	ldr	r1, [pc, #48]	; (8002dc4 <__NVIC_SetPriority+0x4c>)
 8002d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d96:	0112      	lsls	r2, r2, #4
 8002d98:	b2d2      	uxtb	r2, r2
 8002d9a:	440b      	add	r3, r1
 8002d9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002da0:	e00a      	b.n	8002db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	4908      	ldr	r1, [pc, #32]	; (8002dc8 <__NVIC_SetPriority+0x50>)
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	3b04      	subs	r3, #4
 8002db0:	0112      	lsls	r2, r2, #4
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	440b      	add	r3, r1
 8002db6:	761a      	strb	r2, [r3, #24]
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	e000e100 	.word	0xe000e100
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b089      	sub	sp, #36	; 0x24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	f1c3 0307 	rsb	r3, r3, #7
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	bf28      	it	cs
 8002dea:	2304      	movcs	r3, #4
 8002dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	3304      	adds	r3, #4
 8002df2:	2b06      	cmp	r3, #6
 8002df4:	d902      	bls.n	8002dfc <NVIC_EncodePriority+0x30>
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	3b03      	subs	r3, #3
 8002dfa:	e000      	b.n	8002dfe <NVIC_EncodePriority+0x32>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e00:	f04f 32ff 	mov.w	r2, #4294967295
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43da      	mvns	r2, r3
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	401a      	ands	r2, r3
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e14:	f04f 31ff 	mov.w	r1, #4294967295
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1e:	43d9      	mvns	r1, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e24:	4313      	orrs	r3, r2
         );
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3724      	adds	r7, #36	; 0x24
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b082      	sub	sp, #8
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff ff4c 	bl	8002cd8 <__NVIC_SetPriorityGrouping>
}
 8002e40:	bf00      	nop
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
 8002e54:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e5a:	f7ff ff61 	bl	8002d20 <__NVIC_GetPriorityGrouping>
 8002e5e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	6978      	ldr	r0, [r7, #20]
 8002e66:	f7ff ffb1 	bl	8002dcc <NVIC_EncodePriority>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e70:	4611      	mov	r1, r2
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff ff80 	bl	8002d78 <__NVIC_SetPriority>
}
 8002e78:	bf00      	nop
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff ff54 	bl	8002d3c <__NVIC_EnableIRQ>
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b089      	sub	sp, #36	; 0x24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	e16b      	b.n	8003190 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002eb8:	2201      	movs	r2, #1
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	f040 815a 	bne.w	800318a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d005      	beq.n	8002eee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d130      	bne.n	8002f50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	2203      	movs	r2, #3
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43db      	mvns	r3, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4013      	ands	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f24:	2201      	movs	r2, #1
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	091b      	lsrs	r3, r3, #4
 8002f3a:	f003 0201 	and.w	r2, r3, #1
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b03      	cmp	r3, #3
 8002f5a:	d017      	beq.n	8002f8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	2203      	movs	r2, #3
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d123      	bne.n	8002fe0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	08da      	lsrs	r2, r3, #3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3208      	adds	r2, #8
 8002fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	220f      	movs	r2, #15
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	08da      	lsrs	r2, r3, #3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	3208      	adds	r2, #8
 8002fda:	69b9      	ldr	r1, [r7, #24]
 8002fdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	2203      	movs	r2, #3
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43db      	mvns	r3, r3
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 0203 	and.w	r2, r3, #3
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 80b4 	beq.w	800318a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	4b60      	ldr	r3, [pc, #384]	; (80031a8 <HAL_GPIO_Init+0x30c>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302a:	4a5f      	ldr	r2, [pc, #380]	; (80031a8 <HAL_GPIO_Init+0x30c>)
 800302c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003030:	6453      	str	r3, [r2, #68]	; 0x44
 8003032:	4b5d      	ldr	r3, [pc, #372]	; (80031a8 <HAL_GPIO_Init+0x30c>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800303e:	4a5b      	ldr	r2, [pc, #364]	; (80031ac <HAL_GPIO_Init+0x310>)
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	089b      	lsrs	r3, r3, #2
 8003044:	3302      	adds	r3, #2
 8003046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800304a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0303 	and.w	r3, r3, #3
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	220f      	movs	r2, #15
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	43db      	mvns	r3, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4013      	ands	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a52      	ldr	r2, [pc, #328]	; (80031b0 <HAL_GPIO_Init+0x314>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d02b      	beq.n	80030c2 <HAL_GPIO_Init+0x226>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a51      	ldr	r2, [pc, #324]	; (80031b4 <HAL_GPIO_Init+0x318>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d025      	beq.n	80030be <HAL_GPIO_Init+0x222>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a50      	ldr	r2, [pc, #320]	; (80031b8 <HAL_GPIO_Init+0x31c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d01f      	beq.n	80030ba <HAL_GPIO_Init+0x21e>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a4f      	ldr	r2, [pc, #316]	; (80031bc <HAL_GPIO_Init+0x320>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d019      	beq.n	80030b6 <HAL_GPIO_Init+0x21a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a4e      	ldr	r2, [pc, #312]	; (80031c0 <HAL_GPIO_Init+0x324>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d013      	beq.n	80030b2 <HAL_GPIO_Init+0x216>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a4d      	ldr	r2, [pc, #308]	; (80031c4 <HAL_GPIO_Init+0x328>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d00d      	beq.n	80030ae <HAL_GPIO_Init+0x212>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a4c      	ldr	r2, [pc, #304]	; (80031c8 <HAL_GPIO_Init+0x32c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d007      	beq.n	80030aa <HAL_GPIO_Init+0x20e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a4b      	ldr	r2, [pc, #300]	; (80031cc <HAL_GPIO_Init+0x330>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d101      	bne.n	80030a6 <HAL_GPIO_Init+0x20a>
 80030a2:	2307      	movs	r3, #7
 80030a4:	e00e      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030a6:	2308      	movs	r3, #8
 80030a8:	e00c      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030aa:	2306      	movs	r3, #6
 80030ac:	e00a      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030ae:	2305      	movs	r3, #5
 80030b0:	e008      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030b2:	2304      	movs	r3, #4
 80030b4:	e006      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030b6:	2303      	movs	r3, #3
 80030b8:	e004      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030ba:	2302      	movs	r3, #2
 80030bc:	e002      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <HAL_GPIO_Init+0x228>
 80030c2:	2300      	movs	r3, #0
 80030c4:	69fa      	ldr	r2, [r7, #28]
 80030c6:	f002 0203 	and.w	r2, r2, #3
 80030ca:	0092      	lsls	r2, r2, #2
 80030cc:	4093      	lsls	r3, r2
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030d4:	4935      	ldr	r1, [pc, #212]	; (80031ac <HAL_GPIO_Init+0x310>)
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	089b      	lsrs	r3, r3, #2
 80030da:	3302      	adds	r3, #2
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030e2:	4b3b      	ldr	r3, [pc, #236]	; (80031d0 <HAL_GPIO_Init+0x334>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003106:	4a32      	ldr	r2, [pc, #200]	; (80031d0 <HAL_GPIO_Init+0x334>)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800310c:	4b30      	ldr	r3, [pc, #192]	; (80031d0 <HAL_GPIO_Init+0x334>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003130:	4a27      	ldr	r2, [pc, #156]	; (80031d0 <HAL_GPIO_Init+0x334>)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003136:	4b26      	ldr	r3, [pc, #152]	; (80031d0 <HAL_GPIO_Init+0x334>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	43db      	mvns	r3, r3
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	4013      	ands	r3, r2
 8003144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d003      	beq.n	800315a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	4313      	orrs	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800315a:	4a1d      	ldr	r2, [pc, #116]	; (80031d0 <HAL_GPIO_Init+0x334>)
 800315c:	69bb      	ldr	r3, [r7, #24]
 800315e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003160:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <HAL_GPIO_Init+0x334>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	43db      	mvns	r3, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4013      	ands	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	4313      	orrs	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003184:	4a12      	ldr	r2, [pc, #72]	; (80031d0 <HAL_GPIO_Init+0x334>)
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	3301      	adds	r3, #1
 800318e:	61fb      	str	r3, [r7, #28]
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	2b0f      	cmp	r3, #15
 8003194:	f67f ae90 	bls.w	8002eb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	3724      	adds	r7, #36	; 0x24
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40013800 	.word	0x40013800
 80031b0:	40020000 	.word	0x40020000
 80031b4:	40020400 	.word	0x40020400
 80031b8:	40020800 	.word	0x40020800
 80031bc:	40020c00 	.word	0x40020c00
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40021400 	.word	0x40021400
 80031c8:	40021800 	.word	0x40021800
 80031cc:	40021c00 	.word	0x40021c00
 80031d0:	40013c00 	.word	0x40013c00

080031d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	460b      	mov	r3, r1
 80031de:	807b      	strh	r3, [r7, #2]
 80031e0:	4613      	mov	r3, r2
 80031e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031e4:	787b      	ldrb	r3, [r7, #1]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d003      	beq.n	80031f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031ea:	887a      	ldrh	r2, [r7, #2]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031f0:	e003      	b.n	80031fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031f2:	887b      	ldrh	r3, [r7, #2]
 80031f4:	041a      	lsls	r2, r3, #16
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	619a      	str	r2, [r3, #24]
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr
	...

08003208 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e267      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d075      	beq.n	8003312 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003226:	4b88      	ldr	r3, [pc, #544]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b04      	cmp	r3, #4
 8003230:	d00c      	beq.n	800324c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003232:	4b85      	ldr	r3, [pc, #532]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800323a:	2b08      	cmp	r3, #8
 800323c:	d112      	bne.n	8003264 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800323e:	4b82      	ldr	r3, [pc, #520]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003246:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800324a:	d10b      	bne.n	8003264 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	4b7e      	ldr	r3, [pc, #504]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d05b      	beq.n	8003310 <HAL_RCC_OscConfig+0x108>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d157      	bne.n	8003310 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e242      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800326c:	d106      	bne.n	800327c <HAL_RCC_OscConfig+0x74>
 800326e:	4b76      	ldr	r3, [pc, #472]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a75      	ldr	r2, [pc, #468]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003278:	6013      	str	r3, [r2, #0]
 800327a:	e01d      	b.n	80032b8 <HAL_RCC_OscConfig+0xb0>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003284:	d10c      	bne.n	80032a0 <HAL_RCC_OscConfig+0x98>
 8003286:	4b70      	ldr	r3, [pc, #448]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a6f      	ldr	r2, [pc, #444]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800328c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	4b6d      	ldr	r3, [pc, #436]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a6c      	ldr	r2, [pc, #432]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800329c:	6013      	str	r3, [r2, #0]
 800329e:	e00b      	b.n	80032b8 <HAL_RCC_OscConfig+0xb0>
 80032a0:	4b69      	ldr	r3, [pc, #420]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a68      	ldr	r2, [pc, #416]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032aa:	6013      	str	r3, [r2, #0]
 80032ac:	4b66      	ldr	r3, [pc, #408]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a65      	ldr	r2, [pc, #404]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d013      	beq.n	80032e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c0:	f7ff f932 	bl	8002528 <HAL_GetTick>
 80032c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032c6:	e008      	b.n	80032da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032c8:	f7ff f92e 	bl	8002528 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	2b64      	cmp	r3, #100	; 0x64
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e207      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032da:	4b5b      	ldr	r3, [pc, #364]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0f0      	beq.n	80032c8 <HAL_RCC_OscConfig+0xc0>
 80032e6:	e014      	b.n	8003312 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e8:	f7ff f91e 	bl	8002528 <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ee:	e008      	b.n	8003302 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032f0:	f7ff f91a 	bl	8002528 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b64      	cmp	r3, #100	; 0x64
 80032fc:	d901      	bls.n	8003302 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e1f3      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003302:	4b51      	ldr	r3, [pc, #324]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1f0      	bne.n	80032f0 <HAL_RCC_OscConfig+0xe8>
 800330e:	e000      	b.n	8003312 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003310:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d063      	beq.n	80033e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800331e:	4b4a      	ldr	r3, [pc, #296]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00b      	beq.n	8003342 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800332a:	4b47      	ldr	r3, [pc, #284]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003332:	2b08      	cmp	r3, #8
 8003334:	d11c      	bne.n	8003370 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003336:	4b44      	ldr	r3, [pc, #272]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d116      	bne.n	8003370 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003342:	4b41      	ldr	r3, [pc, #260]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_RCC_OscConfig+0x152>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d001      	beq.n	800335a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e1c7      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335a:	4b3b      	ldr	r3, [pc, #236]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4937      	ldr	r1, [pc, #220]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800336a:	4313      	orrs	r3, r2
 800336c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800336e:	e03a      	b.n	80033e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d020      	beq.n	80033ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003378:	4b34      	ldr	r3, [pc, #208]	; (800344c <HAL_RCC_OscConfig+0x244>)
 800337a:	2201      	movs	r2, #1
 800337c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337e:	f7ff f8d3 	bl	8002528 <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003386:	f7ff f8cf 	bl	8002528 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e1a8      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003398:	4b2b      	ldr	r3, [pc, #172]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0f0      	beq.n	8003386 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a4:	4b28      	ldr	r3, [pc, #160]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	4925      	ldr	r1, [pc, #148]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]
 80033b8:	e015      	b.n	80033e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ba:	4b24      	ldr	r3, [pc, #144]	; (800344c <HAL_RCC_OscConfig+0x244>)
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c0:	f7ff f8b2 	bl	8002528 <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033c8:	f7ff f8ae 	bl	8002528 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e187      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033da:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f0      	bne.n	80033c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d036      	beq.n	8003460 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d016      	beq.n	8003428 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033fa:	4b15      	ldr	r3, [pc, #84]	; (8003450 <HAL_RCC_OscConfig+0x248>)
 80033fc:	2201      	movs	r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003400:	f7ff f892 	bl	8002528 <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003408:	f7ff f88e 	bl	8002528 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e167      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800341a:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_RCC_OscConfig+0x240>)
 800341c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d0f0      	beq.n	8003408 <HAL_RCC_OscConfig+0x200>
 8003426:	e01b      	b.n	8003460 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <HAL_RCC_OscConfig+0x248>)
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800342e:	f7ff f87b 	bl	8002528 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003434:	e00e      	b.n	8003454 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003436:	f7ff f877 	bl	8002528 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d907      	bls.n	8003454 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e150      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
 8003448:	40023800 	.word	0x40023800
 800344c:	42470000 	.word	0x42470000
 8003450:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003454:	4b88      	ldr	r3, [pc, #544]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1ea      	bne.n	8003436 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 8097 	beq.w	800359c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800346e:	2300      	movs	r3, #0
 8003470:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003472:	4b81      	ldr	r3, [pc, #516]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10f      	bne.n	800349e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	4b7d      	ldr	r3, [pc, #500]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	4a7c      	ldr	r2, [pc, #496]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800348c:	6413      	str	r3, [r2, #64]	; 0x40
 800348e:	4b7a      	ldr	r3, [pc, #488]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800349a:	2301      	movs	r3, #1
 800349c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349e:	4b77      	ldr	r3, [pc, #476]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d118      	bne.n	80034dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034aa:	4b74      	ldr	r3, [pc, #464]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a73      	ldr	r2, [pc, #460]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034b6:	f7ff f837 	bl	8002528 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034be:	f7ff f833 	bl	8002528 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e10c      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d0:	4b6a      	ldr	r3, [pc, #424]	; (800367c <HAL_RCC_OscConfig+0x474>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d0f0      	beq.n	80034be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d106      	bne.n	80034f2 <HAL_RCC_OscConfig+0x2ea>
 80034e4:	4b64      	ldr	r3, [pc, #400]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e8:	4a63      	ldr	r2, [pc, #396]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034ea:	f043 0301 	orr.w	r3, r3, #1
 80034ee:	6713      	str	r3, [r2, #112]	; 0x70
 80034f0:	e01c      	b.n	800352c <HAL_RCC_OscConfig+0x324>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2b05      	cmp	r3, #5
 80034f8:	d10c      	bne.n	8003514 <HAL_RCC_OscConfig+0x30c>
 80034fa:	4b5f      	ldr	r3, [pc, #380]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fe:	4a5e      	ldr	r2, [pc, #376]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003500:	f043 0304 	orr.w	r3, r3, #4
 8003504:	6713      	str	r3, [r2, #112]	; 0x70
 8003506:	4b5c      	ldr	r3, [pc, #368]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350a:	4a5b      	ldr	r2, [pc, #364]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	6713      	str	r3, [r2, #112]	; 0x70
 8003512:	e00b      	b.n	800352c <HAL_RCC_OscConfig+0x324>
 8003514:	4b58      	ldr	r3, [pc, #352]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003518:	4a57      	ldr	r2, [pc, #348]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800351a:	f023 0301 	bic.w	r3, r3, #1
 800351e:	6713      	str	r3, [r2, #112]	; 0x70
 8003520:	4b55      	ldr	r3, [pc, #340]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003524:	4a54      	ldr	r2, [pc, #336]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003526:	f023 0304 	bic.w	r3, r3, #4
 800352a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d015      	beq.n	8003560 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003534:	f7fe fff8 	bl	8002528 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353a:	e00a      	b.n	8003552 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800353c:	f7fe fff4 	bl	8002528 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	f241 3288 	movw	r2, #5000	; 0x1388
 800354a:	4293      	cmp	r3, r2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e0cb      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003552:	4b49      	ldr	r3, [pc, #292]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0ee      	beq.n	800353c <HAL_RCC_OscConfig+0x334>
 800355e:	e014      	b.n	800358a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003560:	f7fe ffe2 	bl	8002528 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003566:	e00a      	b.n	800357e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003568:	f7fe ffde 	bl	8002528 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e0b5      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800357e:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1ee      	bne.n	8003568 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800358a:	7dfb      	ldrb	r3, [r7, #23]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d105      	bne.n	800359c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003590:	4b39      	ldr	r3, [pc, #228]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003594:	4a38      	ldr	r2, [pc, #224]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800359a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a1 	beq.w	80036e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035a6:	4b34      	ldr	r3, [pc, #208]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 030c 	and.w	r3, r3, #12
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d05c      	beq.n	800366c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d141      	bne.n	800363e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ba:	4b31      	ldr	r3, [pc, #196]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c0:	f7fe ffb2 	bl	8002528 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c8:	f7fe ffae 	bl	8002528 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e087      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035da:	4b27      	ldr	r3, [pc, #156]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f0      	bne.n	80035c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69da      	ldr	r2, [r3, #28]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	019b      	lsls	r3, r3, #6
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	085b      	lsrs	r3, r3, #1
 80035fe:	3b01      	subs	r3, #1
 8003600:	041b      	lsls	r3, r3, #16
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003608:	061b      	lsls	r3, r3, #24
 800360a:	491b      	ldr	r1, [pc, #108]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 800360c:	4313      	orrs	r3, r2
 800360e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003610:	4b1b      	ldr	r3, [pc, #108]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 8003612:	2201      	movs	r2, #1
 8003614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003616:	f7fe ff87 	bl	8002528 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800361c:	e008      	b.n	8003630 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800361e:	f7fe ff83 	bl	8002528 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e05c      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003630:	4b11      	ldr	r3, [pc, #68]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0f0      	beq.n	800361e <HAL_RCC_OscConfig+0x416>
 800363c:	e054      	b.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800363e:	4b10      	ldr	r3, [pc, #64]	; (8003680 <HAL_RCC_OscConfig+0x478>)
 8003640:	2200      	movs	r2, #0
 8003642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003644:	f7fe ff70 	bl	8002528 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800364c:	f7fe ff6c 	bl	8002528 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e045      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <HAL_RCC_OscConfig+0x470>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x444>
 800366a:	e03d      	b.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d107      	bne.n	8003684 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e038      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
 8003678:	40023800 	.word	0x40023800
 800367c:	40007000 	.word	0x40007000
 8003680:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003684:	4b1b      	ldr	r3, [pc, #108]	; (80036f4 <HAL_RCC_OscConfig+0x4ec>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d028      	beq.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800369c:	429a      	cmp	r2, r3
 800369e:	d121      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d11a      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80036b4:	4013      	ands	r3, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80036ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036bc:	4293      	cmp	r3, r2
 80036be:	d111      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ca:	085b      	lsrs	r3, r3, #1
 80036cc:	3b01      	subs	r3, #1
 80036ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d107      	bne.n	80036e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036e8:	2300      	movs	r3, #0
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40023800 	.word	0x40023800

080036f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e0cc      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800370c:	4b68      	ldr	r3, [pc, #416]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d90c      	bls.n	8003734 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800371a:	4b65      	ldr	r3, [pc, #404]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b63      	ldr	r3, [pc, #396]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0b8      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d020      	beq.n	8003782 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800374c:	4b59      	ldr	r3, [pc, #356]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	4a58      	ldr	r2, [pc, #352]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003756:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003764:	4b53      	ldr	r3, [pc, #332]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	4a52      	ldr	r2, [pc, #328]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800376e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003770:	4b50      	ldr	r3, [pc, #320]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	494d      	ldr	r1, [pc, #308]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d044      	beq.n	8003818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b47      	ldr	r3, [pc, #284]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d119      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e07f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d003      	beq.n	80037b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037b2:	2b03      	cmp	r3, #3
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b6:	4b3f      	ldr	r3, [pc, #252]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d109      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e06f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c6:	4b3b      	ldr	r3, [pc, #236]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e067      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037d6:	4b37      	ldr	r3, [pc, #220]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f023 0203 	bic.w	r2, r3, #3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	4934      	ldr	r1, [pc, #208]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e8:	f7fe fe9e 	bl	8002528 <HAL_GetTick>
 80037ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ee:	e00a      	b.n	8003806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f0:	f7fe fe9a 	bl	8002528 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037fe:	4293      	cmp	r3, r2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e04f      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003806:	4b2b      	ldr	r3, [pc, #172]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	f003 020c 	and.w	r2, r3, #12
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	429a      	cmp	r2, r3
 8003816:	d1eb      	bne.n	80037f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003818:	4b25      	ldr	r3, [pc, #148]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	429a      	cmp	r2, r3
 8003824:	d20c      	bcs.n	8003840 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003826:	4b22      	ldr	r3, [pc, #136]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e032      	b.n	80038a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800384c:	4b19      	ldr	r3, [pc, #100]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	4916      	ldr	r1, [pc, #88]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	4313      	orrs	r3, r2
 800385c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800386a:	4b12      	ldr	r3, [pc, #72]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	490e      	ldr	r1, [pc, #56]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800387e:	f000 f821 	bl	80038c4 <HAL_RCC_GetSysClockFreq>
 8003882:	4602      	mov	r2, r0
 8003884:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	490a      	ldr	r1, [pc, #40]	; (80038b8 <HAL_RCC_ClockConfig+0x1c0>)
 8003890:	5ccb      	ldrb	r3, [r1, r3]
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a09      	ldr	r2, [pc, #36]	; (80038bc <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800389a:	4b09      	ldr	r3, [pc, #36]	; (80038c0 <HAL_RCC_ClockConfig+0x1c8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe fc64 	bl	800216c <HAL_InitTick>

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	40023c00 	.word	0x40023c00
 80038b4:	40023800 	.word	0x40023800
 80038b8:	08008cb4 	.word	0x08008cb4
 80038bc:	20000000 	.word	0x20000000
 80038c0:	20000004 	.word	0x20000004

080038c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038c8:	b094      	sub	sp, #80	; 0x50
 80038ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038cc:	2300      	movs	r3, #0
 80038ce:	647b      	str	r3, [r7, #68]	; 0x44
 80038d0:	2300      	movs	r3, #0
 80038d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038d4:	2300      	movs	r3, #0
 80038d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80038d8:	2300      	movs	r3, #0
 80038da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038dc:	4b79      	ldr	r3, [pc, #484]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 030c 	and.w	r3, r3, #12
 80038e4:	2b08      	cmp	r3, #8
 80038e6:	d00d      	beq.n	8003904 <HAL_RCC_GetSysClockFreq+0x40>
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	f200 80e1 	bhi.w	8003ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d002      	beq.n	80038f8 <HAL_RCC_GetSysClockFreq+0x34>
 80038f2:	2b04      	cmp	r3, #4
 80038f4:	d003      	beq.n	80038fe <HAL_RCC_GetSysClockFreq+0x3a>
 80038f6:	e0db      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038f8:	4b73      	ldr	r3, [pc, #460]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 80038fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80038fc:	e0db      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038fe:	4b73      	ldr	r3, [pc, #460]	; (8003acc <HAL_RCC_GetSysClockFreq+0x208>)
 8003900:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003902:	e0d8      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003904:	4b6f      	ldr	r3, [pc, #444]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800390c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800390e:	4b6d      	ldr	r3, [pc, #436]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d063      	beq.n	80039e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800391a:	4b6a      	ldr	r3, [pc, #424]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	099b      	lsrs	r3, r3, #6
 8003920:	2200      	movs	r2, #0
 8003922:	63bb      	str	r3, [r7, #56]	; 0x38
 8003924:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800392c:	633b      	str	r3, [r7, #48]	; 0x30
 800392e:	2300      	movs	r3, #0
 8003930:	637b      	str	r3, [r7, #52]	; 0x34
 8003932:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003936:	4622      	mov	r2, r4
 8003938:	462b      	mov	r3, r5
 800393a:	f04f 0000 	mov.w	r0, #0
 800393e:	f04f 0100 	mov.w	r1, #0
 8003942:	0159      	lsls	r1, r3, #5
 8003944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003948:	0150      	lsls	r0, r2, #5
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4621      	mov	r1, r4
 8003950:	1a51      	subs	r1, r2, r1
 8003952:	6139      	str	r1, [r7, #16]
 8003954:	4629      	mov	r1, r5
 8003956:	eb63 0301 	sbc.w	r3, r3, r1
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003968:	4659      	mov	r1, fp
 800396a:	018b      	lsls	r3, r1, #6
 800396c:	4651      	mov	r1, sl
 800396e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003972:	4651      	mov	r1, sl
 8003974:	018a      	lsls	r2, r1, #6
 8003976:	4651      	mov	r1, sl
 8003978:	ebb2 0801 	subs.w	r8, r2, r1
 800397c:	4659      	mov	r1, fp
 800397e:	eb63 0901 	sbc.w	r9, r3, r1
 8003982:	f04f 0200 	mov.w	r2, #0
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800398e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003996:	4690      	mov	r8, r2
 8003998:	4699      	mov	r9, r3
 800399a:	4623      	mov	r3, r4
 800399c:	eb18 0303 	adds.w	r3, r8, r3
 80039a0:	60bb      	str	r3, [r7, #8]
 80039a2:	462b      	mov	r3, r5
 80039a4:	eb49 0303 	adc.w	r3, r9, r3
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	f04f 0200 	mov.w	r2, #0
 80039ae:	f04f 0300 	mov.w	r3, #0
 80039b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039b6:	4629      	mov	r1, r5
 80039b8:	024b      	lsls	r3, r1, #9
 80039ba:	4621      	mov	r1, r4
 80039bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039c0:	4621      	mov	r1, r4
 80039c2:	024a      	lsls	r2, r1, #9
 80039c4:	4610      	mov	r0, r2
 80039c6:	4619      	mov	r1, r3
 80039c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80039ca:	2200      	movs	r2, #0
 80039cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039d4:	f7fd f892 	bl	8000afc <__aeabi_uldivmod>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4613      	mov	r3, r2
 80039de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039e0:	e058      	b.n	8003a94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e2:	4b38      	ldr	r3, [pc, #224]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	099b      	lsrs	r3, r3, #6
 80039e8:	2200      	movs	r2, #0
 80039ea:	4618      	mov	r0, r3
 80039ec:	4611      	mov	r1, r2
 80039ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039f2:	623b      	str	r3, [r7, #32]
 80039f4:	2300      	movs	r3, #0
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24
 80039f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039fc:	4642      	mov	r2, r8
 80039fe:	464b      	mov	r3, r9
 8003a00:	f04f 0000 	mov.w	r0, #0
 8003a04:	f04f 0100 	mov.w	r1, #0
 8003a08:	0159      	lsls	r1, r3, #5
 8003a0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a0e:	0150      	lsls	r0, r2, #5
 8003a10:	4602      	mov	r2, r0
 8003a12:	460b      	mov	r3, r1
 8003a14:	4641      	mov	r1, r8
 8003a16:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a1a:	4649      	mov	r1, r9
 8003a1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a20:	f04f 0200 	mov.w	r2, #0
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a34:	ebb2 040a 	subs.w	r4, r2, sl
 8003a38:	eb63 050b 	sbc.w	r5, r3, fp
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	00eb      	lsls	r3, r5, #3
 8003a46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a4a:	00e2      	lsls	r2, r4, #3
 8003a4c:	4614      	mov	r4, r2
 8003a4e:	461d      	mov	r5, r3
 8003a50:	4643      	mov	r3, r8
 8003a52:	18e3      	adds	r3, r4, r3
 8003a54:	603b      	str	r3, [r7, #0]
 8003a56:	464b      	mov	r3, r9
 8003a58:	eb45 0303 	adc.w	r3, r5, r3
 8003a5c:	607b      	str	r3, [r7, #4]
 8003a5e:	f04f 0200 	mov.w	r2, #0
 8003a62:	f04f 0300 	mov.w	r3, #0
 8003a66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a6a:	4629      	mov	r1, r5
 8003a6c:	028b      	lsls	r3, r1, #10
 8003a6e:	4621      	mov	r1, r4
 8003a70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a74:	4621      	mov	r1, r4
 8003a76:	028a      	lsls	r2, r1, #10
 8003a78:	4610      	mov	r0, r2
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a7e:	2200      	movs	r2, #0
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	61fa      	str	r2, [r7, #28]
 8003a84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a88:	f7fd f838 	bl	8000afc <__aeabi_uldivmod>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	460b      	mov	r3, r1
 8003a90:	4613      	mov	r3, r2
 8003a92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a94:	4b0b      	ldr	r3, [pc, #44]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	0c1b      	lsrs	r3, r3, #16
 8003a9a:	f003 0303 	and.w	r3, r3, #3
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003aa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aae:	e002      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ab0:	4b05      	ldr	r3, [pc, #20]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ab2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3750      	adds	r7, #80	; 0x50
 8003abc:	46bd      	mov	sp, r7
 8003abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	00f42400 	.word	0x00f42400
 8003acc:	007a1200 	.word	0x007a1200

08003ad0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	; (8003ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000000 	.word	0x20000000

08003ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003aec:	f7ff fff0 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003af0:	4602      	mov	r2, r0
 8003af2:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	0a9b      	lsrs	r3, r3, #10
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	4903      	ldr	r1, [pc, #12]	; (8003b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003afe:	5ccb      	ldrb	r3, [r1, r3]
 8003b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	08008cc4 	.word	0x08008cc4

08003b10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	220f      	movs	r2, #15
 8003b1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b20:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <HAL_RCC_GetClockConfig+0x5c>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 0203 	and.w	r2, r3, #3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b2c:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <HAL_RCC_GetClockConfig+0x5c>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b38:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <HAL_RCC_GetClockConfig+0x5c>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <HAL_RCC_GetClockConfig+0x5c>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	08db      	lsrs	r3, r3, #3
 8003b4a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b52:	4b07      	ldr	r3, [pc, #28]	; (8003b70 <HAL_RCC_GetClockConfig+0x60>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0207 	and.w	r2, r3, #7
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	601a      	str	r2, [r3, #0]
}
 8003b5e:	bf00      	nop
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	40023c00 	.word	0x40023c00

08003b74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e07b      	b.n	8003c7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d108      	bne.n	8003ba0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b96:	d009      	beq.n	8003bac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	61da      	str	r2, [r3, #28]
 8003b9e:	e005      	b.n	8003bac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d106      	bne.n	8003bcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7fe fa4a 	bl	8002060 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	f003 0302 	and.w	r3, r3, #2
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	699b      	ldr	r3, [r3, #24]
 8003c18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c30:	ea42 0103 	orr.w	r1, r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	0c1b      	lsrs	r3, r3, #16
 8003c4a:	f003 0104 	and.w	r1, r3, #4
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c52:	f003 0210 	and.w	r2, r3, #16
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b082      	sub	sp, #8
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e041      	b.n	8003d1c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d106      	bne.n	8003cb2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7fe fa1f 	bl	80020f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	f000 fa7d 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d001      	beq.n	8003d3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e04e      	b.n	8003dda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2202      	movs	r2, #2
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0201 	orr.w	r2, r2, #1
 8003d52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a23      	ldr	r2, [pc, #140]	; (8003de8 <HAL_TIM_Base_Start_IT+0xc4>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d022      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d66:	d01d      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a1f      	ldr	r2, [pc, #124]	; (8003dec <HAL_TIM_Base_Start_IT+0xc8>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d018      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a1e      	ldr	r2, [pc, #120]	; (8003df0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d013      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a1c      	ldr	r2, [pc, #112]	; (8003df4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00e      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a1b      	ldr	r2, [pc, #108]	; (8003df8 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d009      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a19      	ldr	r2, [pc, #100]	; (8003dfc <HAL_TIM_Base_Start_IT+0xd8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d004      	beq.n	8003da4 <HAL_TIM_Base_Start_IT+0x80>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a18      	ldr	r2, [pc, #96]	; (8003e00 <HAL_TIM_Base_Start_IT+0xdc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d111      	bne.n	8003dc8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0307 	and.w	r3, r3, #7
 8003dae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b06      	cmp	r3, #6
 8003db4:	d010      	beq.n	8003dd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f042 0201 	orr.w	r2, r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003dc6:	e007      	b.n	8003dd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f042 0201 	orr.w	r2, r2, #1
 8003dd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3714      	adds	r7, #20
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	40010000 	.word	0x40010000
 8003dec:	40000400 	.word	0x40000400
 8003df0:	40000800 	.word	0x40000800
 8003df4:	40000c00 	.word	0x40000c00
 8003df8:	40010400 	.word	0x40010400
 8003dfc:	40014000 	.word	0x40014000
 8003e00:	40001800 	.word	0x40001800

08003e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b084      	sub	sp, #16
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d020      	beq.n	8003e68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d01b      	beq.n	8003e68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0202 	mvn.w	r2, #2
 8003e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 f999 	bl	8004186 <HAL_TIM_IC_CaptureCallback>
 8003e54:	e005      	b.n	8003e62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f98b 	bl	8004172 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f99c 	bl	800419a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f003 0304 	and.w	r3, r3, #4
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d020      	beq.n	8003eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d01b      	beq.n	8003eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f06f 0204 	mvn.w	r2, #4
 8003e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f973 	bl	8004186 <HAL_TIM_IC_CaptureCallback>
 8003ea0:	e005      	b.n	8003eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f965 	bl	8004172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f000 f976 	bl	800419a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f003 0308 	and.w	r3, r3, #8
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d020      	beq.n	8003f00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01b      	beq.n	8003f00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f06f 0208 	mvn.w	r2, #8
 8003ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2204      	movs	r2, #4
 8003ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	69db      	ldr	r3, [r3, #28]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f94d 	bl	8004186 <HAL_TIM_IC_CaptureCallback>
 8003eec:	e005      	b.n	8003efa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f93f 	bl	8004172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f950 	bl	800419a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d020      	beq.n	8003f4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f003 0310 	and.w	r3, r3, #16
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01b      	beq.n	8003f4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f06f 0210 	mvn.w	r2, #16
 8003f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2208      	movs	r2, #8
 8003f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f927 	bl	8004186 <HAL_TIM_IC_CaptureCallback>
 8003f38:	e005      	b.n	8003f46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f919 	bl	8004172 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f92a 	bl	800419a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00c      	beq.n	8003f70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d007      	beq.n	8003f70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0201 	mvn.w	r2, #1
 8003f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7fd fff0 	bl	8001f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00c      	beq.n	8003f94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fae4 	bl	800455c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00c      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d007      	beq.n	8003fb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f8fb 	bl	80041ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 0320 	and.w	r3, r3, #32
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00c      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d007      	beq.n	8003fdc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f06f 0220 	mvn.w	r2, #32
 8003fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fab6 	bl	8004548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fdc:	bf00      	nop
 8003fde:	3710      	adds	r7, #16
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d101      	bne.n	8004000 <HAL_TIM_ConfigClockSource+0x1c>
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	e0b4      	b.n	800416a <HAL_TIM_ConfigClockSource+0x186>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2202      	movs	r2, #2
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800401e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004026:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004038:	d03e      	beq.n	80040b8 <HAL_TIM_ConfigClockSource+0xd4>
 800403a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800403e:	f200 8087 	bhi.w	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004042:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004046:	f000 8086 	beq.w	8004156 <HAL_TIM_ConfigClockSource+0x172>
 800404a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404e:	d87f      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004050:	2b70      	cmp	r3, #112	; 0x70
 8004052:	d01a      	beq.n	800408a <HAL_TIM_ConfigClockSource+0xa6>
 8004054:	2b70      	cmp	r3, #112	; 0x70
 8004056:	d87b      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	2b60      	cmp	r3, #96	; 0x60
 800405a:	d050      	beq.n	80040fe <HAL_TIM_ConfigClockSource+0x11a>
 800405c:	2b60      	cmp	r3, #96	; 0x60
 800405e:	d877      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004060:	2b50      	cmp	r3, #80	; 0x50
 8004062:	d03c      	beq.n	80040de <HAL_TIM_ConfigClockSource+0xfa>
 8004064:	2b50      	cmp	r3, #80	; 0x50
 8004066:	d873      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004068:	2b40      	cmp	r3, #64	; 0x40
 800406a:	d058      	beq.n	800411e <HAL_TIM_ConfigClockSource+0x13a>
 800406c:	2b40      	cmp	r3, #64	; 0x40
 800406e:	d86f      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004070:	2b30      	cmp	r3, #48	; 0x30
 8004072:	d064      	beq.n	800413e <HAL_TIM_ConfigClockSource+0x15a>
 8004074:	2b30      	cmp	r3, #48	; 0x30
 8004076:	d86b      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004078:	2b20      	cmp	r3, #32
 800407a:	d060      	beq.n	800413e <HAL_TIM_ConfigClockSource+0x15a>
 800407c:	2b20      	cmp	r3, #32
 800407e:	d867      	bhi.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
 8004080:	2b00      	cmp	r3, #0
 8004082:	d05c      	beq.n	800413e <HAL_TIM_ConfigClockSource+0x15a>
 8004084:	2b10      	cmp	r3, #16
 8004086:	d05a      	beq.n	800413e <HAL_TIM_ConfigClockSource+0x15a>
 8004088:	e062      	b.n	8004150 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800409a:	f000 f9b9 	bl	8004410 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80040ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	609a      	str	r2, [r3, #8]
      break;
 80040b6:	e04f      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040c8:	f000 f9a2 	bl	8004410 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040da:	609a      	str	r2, [r3, #8]
      break;
 80040dc:	e03c      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040ea:	461a      	mov	r2, r3
 80040ec:	f000 f916 	bl	800431c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2150      	movs	r1, #80	; 0x50
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 f96f 	bl	80043da <TIM_ITRx_SetConfig>
      break;
 80040fc:	e02c      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800410a:	461a      	mov	r2, r3
 800410c:	f000 f935 	bl	800437a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2160      	movs	r1, #96	; 0x60
 8004116:	4618      	mov	r0, r3
 8004118:	f000 f95f 	bl	80043da <TIM_ITRx_SetConfig>
      break;
 800411c:	e01c      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800412a:	461a      	mov	r2, r3
 800412c:	f000 f8f6 	bl	800431c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2140      	movs	r1, #64	; 0x40
 8004136:	4618      	mov	r0, r3
 8004138:	f000 f94f 	bl	80043da <TIM_ITRx_SetConfig>
      break;
 800413c:	e00c      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4619      	mov	r1, r3
 8004148:	4610      	mov	r0, r2
 800414a:	f000 f946 	bl	80043da <TIM_ITRx_SetConfig>
      break;
 800414e:	e003      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	73fb      	strb	r3, [r7, #15]
      break;
 8004154:	e000      	b.n	8004158 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004156:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004168:	7bfb      	ldrb	r3, [r7, #15]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004186:	b480      	push	{r7}
 8004188:	b083      	sub	sp, #12
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800418e:	bf00      	nop
 8004190:	370c      	adds	r7, #12
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr

080041ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
	...

080041c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a46      	ldr	r2, [pc, #280]	; (80042f0 <TIM_Base_SetConfig+0x12c>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d013      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e2:	d00f      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a43      	ldr	r2, [pc, #268]	; (80042f4 <TIM_Base_SetConfig+0x130>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d00b      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a42      	ldr	r2, [pc, #264]	; (80042f8 <TIM_Base_SetConfig+0x134>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d007      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a41      	ldr	r2, [pc, #260]	; (80042fc <TIM_Base_SetConfig+0x138>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a40      	ldr	r2, [pc, #256]	; (8004300 <TIM_Base_SetConfig+0x13c>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d108      	bne.n	8004216 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800420a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a35      	ldr	r2, [pc, #212]	; (80042f0 <TIM_Base_SetConfig+0x12c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d02b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004224:	d027      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a32      	ldr	r2, [pc, #200]	; (80042f4 <TIM_Base_SetConfig+0x130>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d023      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a31      	ldr	r2, [pc, #196]	; (80042f8 <TIM_Base_SetConfig+0x134>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d01f      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a30      	ldr	r2, [pc, #192]	; (80042fc <TIM_Base_SetConfig+0x138>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d01b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a2f      	ldr	r2, [pc, #188]	; (8004300 <TIM_Base_SetConfig+0x13c>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d017      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a2e      	ldr	r2, [pc, #184]	; (8004304 <TIM_Base_SetConfig+0x140>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d013      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2d      	ldr	r2, [pc, #180]	; (8004308 <TIM_Base_SetConfig+0x144>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00f      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a2c      	ldr	r2, [pc, #176]	; (800430c <TIM_Base_SetConfig+0x148>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00b      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a2b      	ldr	r2, [pc, #172]	; (8004310 <TIM_Base_SetConfig+0x14c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d007      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <TIM_Base_SetConfig+0x150>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d003      	beq.n	8004276 <TIM_Base_SetConfig+0xb2>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a29      	ldr	r2, [pc, #164]	; (8004318 <TIM_Base_SetConfig+0x154>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d108      	bne.n	8004288 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800427c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	4313      	orrs	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a10      	ldr	r2, [pc, #64]	; (80042f0 <TIM_Base_SetConfig+0x12c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d003      	beq.n	80042bc <TIM_Base_SetConfig+0xf8>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a12      	ldr	r2, [pc, #72]	; (8004300 <TIM_Base_SetConfig+0x13c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d103      	bne.n	80042c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d105      	bne.n	80042e2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f023 0201 	bic.w	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	611a      	str	r2, [r3, #16]
  }
}
 80042e2:	bf00      	nop
 80042e4:	3714      	adds	r7, #20
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40010000 	.word	0x40010000
 80042f4:	40000400 	.word	0x40000400
 80042f8:	40000800 	.word	0x40000800
 80042fc:	40000c00 	.word	0x40000c00
 8004300:	40010400 	.word	0x40010400
 8004304:	40014000 	.word	0x40014000
 8004308:	40014400 	.word	0x40014400
 800430c:	40014800 	.word	0x40014800
 8004310:	40001800 	.word	0x40001800
 8004314:	40001c00 	.word	0x40001c00
 8004318:	40002000 	.word	0x40002000

0800431c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800431c:	b480      	push	{r7}
 800431e:	b087      	sub	sp, #28
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	f023 0201 	bic.w	r2, r3, #1
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f023 030a 	bic.w	r3, r3, #10
 8004358:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4313      	orrs	r3, r2
 8004360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	621a      	str	r2, [r3, #32]
}
 800436e:	bf00      	nop
 8004370:	371c      	adds	r7, #28
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800437a:	b480      	push	{r7}
 800437c:	b087      	sub	sp, #28
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a1b      	ldr	r3, [r3, #32]
 8004390:	f023 0210 	bic.w	r2, r3, #16
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	031b      	lsls	r3, r3, #12
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	4313      	orrs	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	621a      	str	r2, [r3, #32]
}
 80043ce:	bf00      	nop
 80043d0:	371c      	adds	r7, #28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043da:	b480      	push	{r7}
 80043dc:	b085      	sub	sp, #20
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
 80043e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f043 0307 	orr.w	r3, r3, #7
 80043fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	609a      	str	r2, [r3, #8]
}
 8004404:	bf00      	nop
 8004406:	3714      	adds	r7, #20
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
 800441c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800442a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	021a      	lsls	r2, r3, #8
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	431a      	orrs	r2, r3
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4313      	orrs	r3, r2
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	609a      	str	r2, [r3, #8]
}
 8004444:	bf00      	nop
 8004446:	371c      	adds	r7, #28
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004460:	2b01      	cmp	r3, #1
 8004462:	d101      	bne.n	8004468 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004464:	2302      	movs	r3, #2
 8004466:	e05a      	b.n	800451e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800448e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a21      	ldr	r2, [pc, #132]	; (800452c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d022      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044b4:	d01d      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a1d      	ldr	r2, [pc, #116]	; (8004530 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d018      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a1b      	ldr	r2, [pc, #108]	; (8004534 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d013      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a1a      	ldr	r2, [pc, #104]	; (8004538 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d00e      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a18      	ldr	r2, [pc, #96]	; (800453c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d009      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a17      	ldr	r2, [pc, #92]	; (8004540 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d004      	beq.n	80044f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a15      	ldr	r2, [pc, #84]	; (8004544 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d10c      	bne.n	800450c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	68ba      	ldr	r2, [r7, #8]
 8004500:	4313      	orrs	r3, r2
 8004502:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3714      	adds	r7, #20
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	40010000 	.word	0x40010000
 8004530:	40000400 	.word	0x40000400
 8004534:	40000800 	.word	0x40000800
 8004538:	40000c00 	.word	0x40000c00
 800453c:	40010400 	.word	0x40010400
 8004540:	40014000 	.word	0x40014000
 8004544:	40001800 	.word	0x40001800

08004548 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	4603      	mov	r3, r0
 8004578:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800457e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004582:	2b84      	cmp	r3, #132	; 0x84
 8004584:	d005      	beq.n	8004592 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004586:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	3303      	adds	r3, #3
 8004590:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004592:	68fb      	ldr	r3, [r7, #12]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045a6:	f3ef 8305 	mrs	r3, IPSR
 80045aa:	607b      	str	r3, [r7, #4]
  return(result);
 80045ac:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bf14      	ite	ne
 80045b2:	2301      	movne	r3, #1
 80045b4:	2300      	moveq	r3, #0
 80045b6:	b2db      	uxtb	r3, r3
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80045c8:	f001 fc6e 	bl	8005ea8 <vTaskStartScheduler>
  
  return osOK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80045d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045d4:	b089      	sub	sp, #36	; 0x24
 80045d6:	af04      	add	r7, sp, #16
 80045d8:	6078      	str	r0, [r7, #4]
 80045da:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d020      	beq.n	8004626 <osThreadCreate+0x54>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01c      	beq.n	8004626 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685c      	ldr	r4, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691e      	ldr	r6, [r3, #16]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80045fe:	4618      	mov	r0, r3
 8004600:	f7ff ffb6 	bl	8004570 <makeFreeRtosPriority>
 8004604:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800460e:	9202      	str	r2, [sp, #8]
 8004610:	9301      	str	r3, [sp, #4]
 8004612:	9100      	str	r1, [sp, #0]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	4632      	mov	r2, r6
 8004618:	4629      	mov	r1, r5
 800461a:	4620      	mov	r0, r4
 800461c:	f001 fa7c 	bl	8005b18 <xTaskCreateStatic>
 8004620:	4603      	mov	r3, r0
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	e01c      	b.n	8004660 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685c      	ldr	r4, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004632:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff ff98 	bl	8004570 <makeFreeRtosPriority>
 8004640:	4602      	mov	r2, r0
 8004642:	f107 030c 	add.w	r3, r7, #12
 8004646:	9301      	str	r3, [sp, #4]
 8004648:	9200      	str	r2, [sp, #0]
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	4632      	mov	r2, r6
 800464e:	4629      	mov	r1, r5
 8004650:	4620      	mov	r0, r4
 8004652:	f001 fabe 	bl	8005bd2 <xTaskCreate>
 8004656:	4603      	mov	r3, r0
 8004658:	2b01      	cmp	r3, #1
 800465a:	d001      	beq.n	8004660 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800465c:	2300      	movs	r3, #0
 800465e:	e000      	b.n	8004662 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004660:	68fb      	ldr	r3, [r7, #12]
}
 8004662:	4618      	mov	r0, r3
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800466a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d001      	beq.n	8004680 <osDelay+0x16>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	e000      	b.n	8004682 <osDelay+0x18>
 8004680:	2301      	movs	r3, #1
 8004682:	4618      	mov	r0, r3
 8004684:	f001 fbdc 	bl	8005e40 <vTaskDelay>
  
  return osOK;
 8004688:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
	...

08004694 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af02      	add	r7, sp, #8
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	460b      	mov	r3, r1
 800469e:	607a      	str	r2, [r7, #4]
 80046a0:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d013      	beq.n	80046d2 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 80046aa:	7afb      	ldrb	r3, [r7, #11]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <osTimerCreate+0x20>
 80046b0:	2101      	movs	r1, #1
 80046b2:	e000      	b.n	80046b6 <osTimerCreate+0x22>
 80046b4:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 80046be:	9201      	str	r2, [sp, #4]
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	460a      	mov	r2, r1
 80046c6:	2101      	movs	r1, #1
 80046c8:	480b      	ldr	r0, [pc, #44]	; (80046f8 <osTimerCreate+0x64>)
 80046ca:	f002 fab8 	bl	8006c3e <xTimerCreateStatic>
 80046ce:	4603      	mov	r3, r0
 80046d0:	e00e      	b.n	80046f0 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 80046d2:	7afb      	ldrb	r3, [r7, #11]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <osTimerCreate+0x48>
 80046d8:	2201      	movs	r2, #1
 80046da:	e000      	b.n	80046de <osTimerCreate+0x4a>
 80046dc:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2101      	movs	r1, #1
 80046e8:	4803      	ldr	r0, [pc, #12]	; (80046f8 <osTimerCreate+0x64>)
 80046ea:	f002 fa87 	bl	8006bfc <xTimerCreate>
 80046ee:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	08008c98 	.word	0x08008c98

080046fc <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af02      	add	r7, sp, #8
 8004702:	6078      	str	r0, [r7, #4]
 8004704:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8004706:	2300      	movs	r3, #0
 8004708:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800470a:	2300      	movs	r3, #0
 800470c:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <osTimerStart+0x20>
    ticks = 1;
 8004718:	2301      	movs	r3, #1
 800471a:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 800471c:	f7ff ff40 	bl	80045a0 <inHandlerMode>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d01a      	beq.n	800475c <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8004726:	f107 030c 	add.w	r3, r7, #12
 800472a:	2200      	movs	r2, #0
 800472c:	9200      	str	r2, [sp, #0]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	2109      	movs	r1, #9
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f002 fafc 	bl	8006d30 <xTimerGenericCommand>
 8004738:	4603      	mov	r3, r0
 800473a:	2b01      	cmp	r3, #1
 800473c:	d002      	beq.n	8004744 <osTimerStart+0x48>
    {
      result = osErrorOS;
 800473e:	23ff      	movs	r3, #255	; 0xff
 8004740:	617b      	str	r3, [r7, #20]
 8004742:	e018      	b.n	8004776 <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d015      	beq.n	8004776 <osTimerStart+0x7a>
 800474a:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <osTimerStart+0x84>)
 800474c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	f3bf 8f4f 	dsb	sy
 8004756:	f3bf 8f6f 	isb	sy
 800475a:	e00c      	b.n	8004776 <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800475c:	2300      	movs	r3, #0
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	2300      	movs	r3, #0
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	2104      	movs	r1, #4
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f002 fae2 	bl	8006d30 <xTimerGenericCommand>
 800476c:	4603      	mov	r3, r0
 800476e:	2b01      	cmp	r3, #1
 8004770:	d001      	beq.n	8004776 <osTimerStart+0x7a>
      result = osErrorOS;
 8004772:	23ff      	movs	r3, #255	; 0xff
 8004774:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8004776:	697b      	ldr	r3, [r7, #20]
}
 8004778:	4618      	mov	r0, r3
 800477a:	3718      	adds	r7, #24
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	e000ed04 	.word	0xe000ed04

08004784 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d007      	beq.n	80047a4 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	4619      	mov	r1, r3
 800479a:	2001      	movs	r0, #1
 800479c:	f000 fb89 	bl	8004eb2 <xQueueCreateMutexStatic>
 80047a0:	4603      	mov	r3, r0
 80047a2:	e003      	b.n	80047ac <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80047a4:	2001      	movs	r0, #1
 80047a6:	f000 fb6c 	bl	8004e82 <xQueueCreateMutex>
 80047aa:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80047be:	2300      	movs	r3, #0
 80047c0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <osMutexWait+0x18>
    return osErrorParameter;
 80047c8:	2380      	movs	r3, #128	; 0x80
 80047ca:	e03a      	b.n	8004842 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80047cc:	2300      	movs	r3, #0
 80047ce:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d103      	bne.n	80047e0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80047d8:	f04f 33ff 	mov.w	r3, #4294967295
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	e009      	b.n	80047f4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d006      	beq.n	80047f4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <osMutexWait+0x40>
      ticks = 1;
 80047f0:	2301      	movs	r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80047f4:	f7ff fed4 	bl	80045a0 <inHandlerMode>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d017      	beq.n	800482e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80047fe:	f107 0308 	add.w	r3, r7, #8
 8004802:	461a      	mov	r2, r3
 8004804:	2100      	movs	r1, #0
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 ff80 	bl	800570c <xQueueReceiveFromISR>
 800480c:	4603      	mov	r3, r0
 800480e:	2b01      	cmp	r3, #1
 8004810:	d001      	beq.n	8004816 <osMutexWait+0x62>
      return osErrorOS;
 8004812:	23ff      	movs	r3, #255	; 0xff
 8004814:	e015      	b.n	8004842 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d011      	beq.n	8004840 <osMutexWait+0x8c>
 800481c:	4b0b      	ldr	r3, [pc, #44]	; (800484c <osMutexWait+0x98>)
 800481e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	f3bf 8f6f 	isb	sy
 800482c:	e008      	b.n	8004840 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fe5f 	bl	80054f4 <xQueueSemaphoreTake>
 8004836:	4603      	mov	r3, r0
 8004838:	2b01      	cmp	r3, #1
 800483a:	d001      	beq.n	8004840 <osMutexWait+0x8c>
    return osErrorOS;
 800483c:	23ff      	movs	r3, #255	; 0xff
 800483e:	e000      	b.n	8004842 <osMutexWait+0x8e>
  }
  
  return osOK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	e000ed04 	.word	0xe000ed04

08004850 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800485c:	2300      	movs	r3, #0
 800485e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8004860:	f7ff fe9e 	bl	80045a0 <inHandlerMode>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d016      	beq.n	8004898 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800486a:	f107 0308 	add.w	r3, r7, #8
 800486e:	4619      	mov	r1, r3
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fcd2 	bl	800521a <xQueueGiveFromISR>
 8004876:	4603      	mov	r3, r0
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <osMutexRelease+0x30>
      return osErrorOS;
 800487c:	23ff      	movs	r3, #255	; 0xff
 800487e:	e017      	b.n	80048b0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d013      	beq.n	80048ae <osMutexRelease+0x5e>
 8004886:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <osMutexRelease+0x68>)
 8004888:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	e00a      	b.n	80048ae <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8004898:	2300      	movs	r3, #0
 800489a:	2200      	movs	r2, #0
 800489c:	2100      	movs	r1, #0
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fb22 	bl	8004ee8 <xQueueGenericSend>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d001      	beq.n	80048ae <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80048aa:	23ff      	movs	r3, #255	; 0xff
 80048ac:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80048ae:	68fb      	ldr	r3, [r7, #12]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	e000ed04 	.word	0xe000ed04

080048bc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80048bc:	b590      	push	{r4, r7, lr}
 80048be:	b085      	sub	sp, #20
 80048c0:	af02      	add	r7, sp, #8
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d011      	beq.n	80048f2 <osMessageCreate+0x36>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00d      	beq.n	80048f2 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6859      	ldr	r1, [r3, #4]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	2400      	movs	r4, #0
 80048e8:	9400      	str	r4, [sp, #0]
 80048ea:	f000 f9df 	bl	8004cac <xQueueGenericCreateStatic>
 80048ee:	4603      	mov	r3, r0
 80048f0:	e008      	b.n	8004904 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	4619      	mov	r1, r3
 80048fe:	f000 fa4d 	bl	8004d9c <xQueueGenericCreate>
 8004902:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004904:	4618      	mov	r0, r3
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bd90      	pop	{r4, r7, pc}

0800490c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b086      	sub	sp, #24
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004918:	2300      	movs	r3, #0
 800491a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <osMessagePut+0x1e>
    ticks = 1;
 8004926:	2301      	movs	r3, #1
 8004928:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800492a:	f7ff fe39 	bl	80045a0 <inHandlerMode>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d018      	beq.n	8004966 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004934:	f107 0210 	add.w	r2, r7, #16
 8004938:	f107 0108 	add.w	r1, r7, #8
 800493c:	2300      	movs	r3, #0
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 fbd0 	bl	80050e4 <xQueueGenericSendFromISR>
 8004944:	4603      	mov	r3, r0
 8004946:	2b01      	cmp	r3, #1
 8004948:	d001      	beq.n	800494e <osMessagePut+0x42>
      return osErrorOS;
 800494a:	23ff      	movs	r3, #255	; 0xff
 800494c:	e018      	b.n	8004980 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d014      	beq.n	800497e <osMessagePut+0x72>
 8004954:	4b0c      	ldr	r3, [pc, #48]	; (8004988 <osMessagePut+0x7c>)
 8004956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	f3bf 8f6f 	isb	sy
 8004964:	e00b      	b.n	800497e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004966:	f107 0108 	add.w	r1, r7, #8
 800496a:	2300      	movs	r3, #0
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 faba 	bl	8004ee8 <xQueueGenericSend>
 8004974:	4603      	mov	r3, r0
 8004976:	2b01      	cmp	r3, #1
 8004978:	d001      	beq.n	800497e <osMessagePut+0x72>
      return osErrorOS;
 800497a:	23ff      	movs	r3, #255	; 0xff
 800497c:	e000      	b.n	8004980 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800498c:	b590      	push	{r4, r7, lr}
 800498e:	b08b      	sub	sp, #44	; 0x2c
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <osMessageGet+0x30>
    event.status = osErrorParameter;
 80049a6:	2380      	movs	r3, #128	; 0x80
 80049a8:	617b      	str	r3, [r7, #20]
    return event;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	461c      	mov	r4, r3
 80049ae:	f107 0314 	add.w	r3, r7, #20
 80049b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80049b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80049ba:	e054      	b.n	8004a66 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80049bc:	2300      	movs	r3, #0
 80049be:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80049c0:	2300      	movs	r3, #0
 80049c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ca:	d103      	bne.n	80049d4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80049cc:	f04f 33ff 	mov.w	r3, #4294967295
 80049d0:	627b      	str	r3, [r7, #36]	; 0x24
 80049d2:	e009      	b.n	80049e8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d006      	beq.n	80049e8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80049de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <osMessageGet+0x5c>
      ticks = 1;
 80049e4:	2301      	movs	r3, #1
 80049e6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80049e8:	f7ff fdda 	bl	80045a0 <inHandlerMode>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d01c      	beq.n	8004a2c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80049f2:	f107 0220 	add.w	r2, r7, #32
 80049f6:	f107 0314 	add.w	r3, r7, #20
 80049fa:	3304      	adds	r3, #4
 80049fc:	4619      	mov	r1, r3
 80049fe:	68b8      	ldr	r0, [r7, #8]
 8004a00:	f000 fe84 	bl	800570c <xQueueReceiveFromISR>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d102      	bne.n	8004a10 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004a0a:	2310      	movs	r3, #16
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	e001      	b.n	8004a14 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d01d      	beq.n	8004a56 <osMessageGet+0xca>
 8004a1a:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <osMessageGet+0xe4>)
 8004a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	f3bf 8f4f 	dsb	sy
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	e014      	b.n	8004a56 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004a2c:	f107 0314 	add.w	r3, r7, #20
 8004a30:	3304      	adds	r3, #4
 8004a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a34:	4619      	mov	r1, r3
 8004a36:	68b8      	ldr	r0, [r7, #8]
 8004a38:	f000 fc7c 	bl	8005334 <xQueueReceive>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d102      	bne.n	8004a48 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004a42:	2310      	movs	r3, #16
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	e006      	b.n	8004a56 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <osMessageGet+0xc6>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e000      	b.n	8004a54 <osMessageGet+0xc8>
 8004a52:	2340      	movs	r3, #64	; 0x40
 8004a54:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	461c      	mov	r4, r3
 8004a5a:	f107 0314 	add.w	r3, r7, #20
 8004a5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004a62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	372c      	adds	r7, #44	; 0x2c
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd90      	pop	{r4, r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	e000ed04 	.word	0xe000ed04

08004a74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f103 0208 	add.w	r2, r3, #8
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f103 0208 	add.w	r2, r3, #8
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f103 0208 	add.w	r2, r3, #8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b085      	sub	sp, #20
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
 8004ad6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	1c5a      	adds	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	601a      	str	r2, [r3, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b16:	b480      	push	{r7}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
 8004b1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2c:	d103      	bne.n	8004b36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e00c      	b.n	8004b50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3308      	adds	r3, #8
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	e002      	b.n	8004b44 <vListInsert+0x2e>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d2f6      	bcs.n	8004b3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	1c5a      	adds	r2, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	601a      	str	r2, [r3, #0]
}
 8004b7c:	bf00      	nop
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6892      	ldr	r2, [r2, #8]
 8004b9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6852      	ldr	r2, [r2, #4]
 8004ba8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d103      	bne.n	8004bbc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	1e5a      	subs	r2, r3, #1
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10a      	bne.n	8004c06 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c02:	bf00      	nop
 8004c04:	e7fe      	b.n	8004c04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c06:	f002 fcad 	bl	8007564 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c12:	68f9      	ldr	r1, [r7, #12]
 8004c14:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c16:	fb01 f303 	mul.w	r3, r1, r3
 8004c1a:	441a      	add	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c36:	3b01      	subs	r3, #1
 8004c38:	68f9      	ldr	r1, [r7, #12]
 8004c3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c3c:	fb01 f303 	mul.w	r3, r1, r3
 8004c40:	441a      	add	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	22ff      	movs	r2, #255	; 0xff
 8004c4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	22ff      	movs	r2, #255	; 0xff
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d114      	bne.n	8004c86 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d01a      	beq.n	8004c9a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	3310      	adds	r3, #16
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f001 fba1 	bl	80063b0 <xTaskRemoveFromEventList>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d012      	beq.n	8004c9a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c74:	4b0c      	ldr	r3, [pc, #48]	; (8004ca8 <xQueueGenericReset+0xcc>)
 8004c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	e009      	b.n	8004c9a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	3310      	adds	r3, #16
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff fef2 	bl	8004a74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3324      	adds	r3, #36	; 0x24
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff feed 	bl	8004a74 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c9a:	f002 fc93 	bl	80075c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c9e:	2301      	movs	r3, #1
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08e      	sub	sp, #56	; 0x38
 8004cb0:	af02      	add	r7, sp, #8
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10a      	bne.n	8004cd6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004cd2:	bf00      	nop
 8004cd4:	e7fe      	b.n	8004cd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10a      	bne.n	8004cf2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004cee:	bf00      	nop
 8004cf0:	e7fe      	b.n	8004cf0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <xQueueGenericCreateStatic+0x52>
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <xQueueGenericCreateStatic+0x56>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <xQueueGenericCreateStatic+0x58>
 8004d02:	2300      	movs	r3, #0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	623b      	str	r3, [r7, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	e7fe      	b.n	8004d1c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d102      	bne.n	8004d2a <xQueueGenericCreateStatic+0x7e>
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <xQueueGenericCreateStatic+0x82>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <xQueueGenericCreateStatic+0x84>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10a      	bne.n	8004d4a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	61fb      	str	r3, [r7, #28]
}
 8004d46:	bf00      	nop
 8004d48:	e7fe      	b.n	8004d48 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d4a:	2348      	movs	r3, #72	; 0x48
 8004d4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2b48      	cmp	r3, #72	; 0x48
 8004d52:	d00a      	beq.n	8004d6a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	61bb      	str	r3, [r7, #24]
}
 8004d66:	bf00      	nop
 8004d68:	e7fe      	b.n	8004d68 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d6a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00d      	beq.n	8004d92 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d7e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	4613      	mov	r3, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68b9      	ldr	r1, [r7, #8]
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 f83f 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3730      	adds	r7, #48	; 0x30
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08a      	sub	sp, #40	; 0x28
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	4613      	mov	r3, r2
 8004da8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10a      	bne.n	8004dc6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db4:	f383 8811 	msr	BASEPRI, r3
 8004db8:	f3bf 8f6f 	isb	sy
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	613b      	str	r3, [r7, #16]
}
 8004dc2:	bf00      	nop
 8004dc4:	e7fe      	b.n	8004dc4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	3348      	adds	r3, #72	; 0x48
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f002 fce7 	bl	80077a8 <pvPortMalloc>
 8004dda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d011      	beq.n	8004e06 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	3348      	adds	r3, #72	; 0x48
 8004dea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004df4:	79fa      	ldrb	r2, [r7, #7]
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 f805 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e06:	69bb      	ldr	r3, [r7, #24]
	}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3720      	adds	r7, #32
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
 8004e1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	e002      	b.n	8004e32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e3e:	2101      	movs	r1, #1
 8004e40:	69b8      	ldr	r0, [r7, #24]
 8004e42:	f7ff fecb 	bl	8004bdc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e46:	bf00      	nop
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b082      	sub	sp, #8
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00e      	beq.n	8004e7a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004e6e:	2300      	movs	r3, #0
 8004e70:	2200      	movs	r2, #0
 8004e72:	2100      	movs	r1, #0
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f837 	bl	8004ee8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004e7a:	bf00      	nop
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	b086      	sub	sp, #24
 8004e86:	af00      	add	r7, sp, #0
 8004e88:	4603      	mov	r3, r0
 8004e8a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	2300      	movs	r3, #0
 8004e92:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	461a      	mov	r2, r3
 8004e98:	6939      	ldr	r1, [r7, #16]
 8004e9a:	6978      	ldr	r0, [r7, #20]
 8004e9c:	f7ff ff7e 	bl	8004d9c <xQueueGenericCreate>
 8004ea0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f7ff ffd3 	bl	8004e4e <prvInitialiseMutex>

		return xNewQueue;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
	}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3718      	adds	r7, #24
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}

08004eb2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004eb2:	b580      	push	{r7, lr}
 8004eb4:	b088      	sub	sp, #32
 8004eb6:	af02      	add	r7, sp, #8
 8004eb8:	4603      	mov	r3, r0
 8004eba:	6039      	str	r1, [r7, #0]
 8004ebc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	6939      	ldr	r1, [r7, #16]
 8004ed0:	6978      	ldr	r0, [r7, #20]
 8004ed2:	f7ff feeb 	bl	8004cac <xQueueGenericCreateStatic>
 8004ed6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f7ff ffb8 	bl	8004e4e <prvInitialiseMutex>

		return xNewQueue;
 8004ede:	68fb      	ldr	r3, [r7, #12]
	}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3718      	adds	r7, #24
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08e      	sub	sp, #56	; 0x38
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
 8004ef4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10a      	bne.n	8004f1a <xQueueGenericSend+0x32>
	__asm volatile
 8004f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004f16:	bf00      	nop
 8004f18:	e7fe      	b.n	8004f18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d103      	bne.n	8004f28 <xQueueGenericSend+0x40>
 8004f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <xQueueGenericSend+0x44>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e000      	b.n	8004f2e <xQueueGenericSend+0x46>
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10a      	bne.n	8004f48 <xQueueGenericSend+0x60>
	__asm volatile
 8004f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004f44:	bf00      	nop
 8004f46:	e7fe      	b.n	8004f46 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d103      	bne.n	8004f56 <xQueueGenericSend+0x6e>
 8004f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d101      	bne.n	8004f5a <xQueueGenericSend+0x72>
 8004f56:	2301      	movs	r3, #1
 8004f58:	e000      	b.n	8004f5c <xQueueGenericSend+0x74>
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10a      	bne.n	8004f76 <xQueueGenericSend+0x8e>
	__asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	623b      	str	r3, [r7, #32]
}
 8004f72:	bf00      	nop
 8004f74:	e7fe      	b.n	8004f74 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f76:	f001 fbd7 	bl	8006728 <xTaskGetSchedulerState>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d102      	bne.n	8004f86 <xQueueGenericSend+0x9e>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <xQueueGenericSend+0xa2>
 8004f86:	2301      	movs	r3, #1
 8004f88:	e000      	b.n	8004f8c <xQueueGenericSend+0xa4>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d10a      	bne.n	8004fa6 <xQueueGenericSend+0xbe>
	__asm volatile
 8004f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f94:	f383 8811 	msr	BASEPRI, r3
 8004f98:	f3bf 8f6f 	isb	sy
 8004f9c:	f3bf 8f4f 	dsb	sy
 8004fa0:	61fb      	str	r3, [r7, #28]
}
 8004fa2:	bf00      	nop
 8004fa4:	e7fe      	b.n	8004fa4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004fa6:	f002 fadd 	bl	8007564 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d302      	bcc.n	8004fbc <xQueueGenericSend+0xd4>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d129      	bne.n	8005010 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004fbc:	683a      	ldr	r2, [r7, #0]
 8004fbe:	68b9      	ldr	r1, [r7, #8]
 8004fc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004fc2:	f000 fc3b 	bl	800583c <prvCopyDataToQueue>
 8004fc6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d010      	beq.n	8004ff2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd2:	3324      	adds	r3, #36	; 0x24
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f001 f9eb 	bl	80063b0 <xTaskRemoveFromEventList>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d013      	beq.n	8005008 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004fe0:	4b3f      	ldr	r3, [pc, #252]	; (80050e0 <xQueueGenericSend+0x1f8>)
 8004fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	e00a      	b.n	8005008 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d007      	beq.n	8005008 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004ff8:	4b39      	ldr	r3, [pc, #228]	; (80050e0 <xQueueGenericSend+0x1f8>)
 8004ffa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ffe:	601a      	str	r2, [r3, #0]
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005008:	f002 fadc 	bl	80075c4 <vPortExitCritical>
				return pdPASS;
 800500c:	2301      	movs	r3, #1
 800500e:	e063      	b.n	80050d8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d103      	bne.n	800501e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005016:	f002 fad5 	bl	80075c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800501a:	2300      	movs	r3, #0
 800501c:	e05c      	b.n	80050d8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800501e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005020:	2b00      	cmp	r3, #0
 8005022:	d106      	bne.n	8005032 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005024:	f107 0314 	add.w	r3, r7, #20
 8005028:	4618      	mov	r0, r3
 800502a:	f001 fa23 	bl	8006474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800502e:	2301      	movs	r3, #1
 8005030:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005032:	f002 fac7 	bl	80075c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005036:	f000 ff9d 	bl	8005f74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800503a:	f002 fa93 	bl	8007564 <vPortEnterCritical>
 800503e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005040:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005044:	b25b      	sxtb	r3, r3
 8005046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800504a:	d103      	bne.n	8005054 <xQueueGenericSend+0x16c>
 800504c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504e:	2200      	movs	r2, #0
 8005050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005056:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800505a:	b25b      	sxtb	r3, r3
 800505c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005060:	d103      	bne.n	800506a <xQueueGenericSend+0x182>
 8005062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800506a:	f002 faab 	bl	80075c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800506e:	1d3a      	adds	r2, r7, #4
 8005070:	f107 0314 	add.w	r3, r7, #20
 8005074:	4611      	mov	r1, r2
 8005076:	4618      	mov	r0, r3
 8005078:	f001 fa12 	bl	80064a0 <xTaskCheckForTimeOut>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d124      	bne.n	80050cc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005082:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005084:	f000 fcd2 	bl	8005a2c <prvIsQueueFull>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d018      	beq.n	80050c0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800508e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005090:	3310      	adds	r3, #16
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	4611      	mov	r1, r2
 8005096:	4618      	mov	r0, r3
 8005098:	f001 f93a 	bl	8006310 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800509c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800509e:	f000 fc5d 	bl	800595c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80050a2:	f000 ff75 	bl	8005f90 <xTaskResumeAll>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f47f af7c 	bne.w	8004fa6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80050ae:	4b0c      	ldr	r3, [pc, #48]	; (80050e0 <xQueueGenericSend+0x1f8>)
 80050b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	e772      	b.n	8004fa6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80050c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050c2:	f000 fc4b 	bl	800595c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050c6:	f000 ff63 	bl	8005f90 <xTaskResumeAll>
 80050ca:	e76c      	b.n	8004fa6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80050cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80050ce:	f000 fc45 	bl	800595c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050d2:	f000 ff5d 	bl	8005f90 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80050d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3738      	adds	r7, #56	; 0x38
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	e000ed04 	.word	0xe000ed04

080050e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b090      	sub	sp, #64	; 0x40
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
 80050f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80050f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10a      	bne.n	8005112 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800510e:	bf00      	nop
 8005110:	e7fe      	b.n	8005110 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d103      	bne.n	8005120 <xQueueGenericSendFromISR+0x3c>
 8005118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <xQueueGenericSendFromISR+0x40>
 8005120:	2301      	movs	r3, #1
 8005122:	e000      	b.n	8005126 <xQueueGenericSendFromISR+0x42>
 8005124:	2300      	movs	r3, #0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10a      	bne.n	8005140 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800513c:	bf00      	nop
 800513e:	e7fe      	b.n	800513e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b02      	cmp	r3, #2
 8005144:	d103      	bne.n	800514e <xQueueGenericSendFromISR+0x6a>
 8005146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <xQueueGenericSendFromISR+0x6e>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <xQueueGenericSendFromISR+0x70>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10a      	bne.n	800516e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	623b      	str	r3, [r7, #32]
}
 800516a:	bf00      	nop
 800516c:	e7fe      	b.n	800516c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800516e:	f002 fadb 	bl	8007728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005172:	f3ef 8211 	mrs	r2, BASEPRI
 8005176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	61fa      	str	r2, [r7, #28]
 8005188:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800518a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800518c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800518e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005196:	429a      	cmp	r2, r3
 8005198:	d302      	bcc.n	80051a0 <xQueueGenericSendFromISR+0xbc>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b02      	cmp	r3, #2
 800519e:	d12f      	bne.n	8005200 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80051a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80051a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	68b9      	ldr	r1, [r7, #8]
 80051b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80051b6:	f000 fb41 	bl	800583c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80051ba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80051be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c2:	d112      	bne.n	80051ea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d016      	beq.n	80051fa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ce:	3324      	adds	r3, #36	; 0x24
 80051d0:	4618      	mov	r0, r3
 80051d2:	f001 f8ed 	bl	80063b0 <xTaskRemoveFromEventList>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00e      	beq.n	80051fa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00b      	beq.n	80051fa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2201      	movs	r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	e007      	b.n	80051fa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80051ee:	3301      	adds	r3, #1
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	b25a      	sxtb	r2, r3
 80051f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80051fa:	2301      	movs	r3, #1
 80051fc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80051fe:	e001      	b.n	8005204 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005200:	2300      	movs	r3, #0
 8005202:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005204:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005206:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800520e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005212:	4618      	mov	r0, r3
 8005214:	3740      	adds	r7, #64	; 0x40
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}

0800521a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800521a:	b580      	push	{r7, lr}
 800521c:	b08e      	sub	sp, #56	; 0x38
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
 8005222:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10a      	bne.n	8005244 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	623b      	str	r3, [r7, #32]
}
 8005240:	bf00      	nop
 8005242:	e7fe      	b.n	8005242 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00a      	beq.n	8005262 <xQueueGiveFromISR+0x48>
	__asm volatile
 800524c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005250:	f383 8811 	msr	BASEPRI, r3
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	61fb      	str	r3, [r7, #28]
}
 800525e:	bf00      	nop
 8005260:	e7fe      	b.n	8005260 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d103      	bne.n	8005272 <xQueueGiveFromISR+0x58>
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <xQueueGiveFromISR+0x5c>
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <xQueueGiveFromISR+0x5e>
 8005276:	2300      	movs	r3, #0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10a      	bne.n	8005292 <xQueueGiveFromISR+0x78>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	61bb      	str	r3, [r7, #24]
}
 800528e:	bf00      	nop
 8005290:	e7fe      	b.n	8005290 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005292:	f002 fa49 	bl	8007728 <vPortValidateInterruptPriority>
	__asm volatile
 8005296:	f3ef 8211 	mrs	r2, BASEPRI
 800529a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	617a      	str	r2, [r7, #20]
 80052ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80052ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80052b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052be:	429a      	cmp	r2, r3
 80052c0:	d22b      	bcs.n	800531a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80052cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80052d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052dc:	d112      	bne.n	8005304 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d016      	beq.n	8005314 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e8:	3324      	adds	r3, #36	; 0x24
 80052ea:	4618      	mov	r0, r3
 80052ec:	f001 f860 	bl	80063b0 <xTaskRemoveFromEventList>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00e      	beq.n	8005314 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d00b      	beq.n	8005314 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2201      	movs	r2, #1
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	e007      	b.n	8005314 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005304:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005308:	3301      	adds	r3, #1
 800530a:	b2db      	uxtb	r3, r3
 800530c:	b25a      	sxtb	r2, r3
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005314:	2301      	movs	r3, #1
 8005316:	637b      	str	r3, [r7, #52]	; 0x34
 8005318:	e001      	b.n	800531e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800531a:	2300      	movs	r3, #0
 800531c:	637b      	str	r3, [r7, #52]	; 0x34
 800531e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005320:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f383 8811 	msr	BASEPRI, r3
}
 8005328:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800532a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800532c:	4618      	mov	r0, r3
 800532e:	3738      	adds	r7, #56	; 0x38
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08c      	sub	sp, #48	; 0x30
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005340:	2300      	movs	r3, #0
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10a      	bne.n	8005364 <xQueueReceive+0x30>
	__asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	623b      	str	r3, [r7, #32]
}
 8005360:	bf00      	nop
 8005362:	e7fe      	b.n	8005362 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d103      	bne.n	8005372 <xQueueReceive+0x3e>
 800536a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <xQueueReceive+0x42>
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <xQueueReceive+0x44>
 8005376:	2300      	movs	r3, #0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d10a      	bne.n	8005392 <xQueueReceive+0x5e>
	__asm volatile
 800537c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005380:	f383 8811 	msr	BASEPRI, r3
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	61fb      	str	r3, [r7, #28]
}
 800538e:	bf00      	nop
 8005390:	e7fe      	b.n	8005390 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005392:	f001 f9c9 	bl	8006728 <xTaskGetSchedulerState>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d102      	bne.n	80053a2 <xQueueReceive+0x6e>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <xQueueReceive+0x72>
 80053a2:	2301      	movs	r3, #1
 80053a4:	e000      	b.n	80053a8 <xQueueReceive+0x74>
 80053a6:	2300      	movs	r3, #0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10a      	bne.n	80053c2 <xQueueReceive+0x8e>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	61bb      	str	r3, [r7, #24]
}
 80053be:	bf00      	nop
 80053c0:	e7fe      	b.n	80053c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c2:	f002 f8cf 	bl	8007564 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d01f      	beq.n	8005412 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053d2:	68b9      	ldr	r1, [r7, #8]
 80053d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053d6:	f000 fa9b 	bl	8005910 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053dc:	1e5a      	subs	r2, r3, #1
 80053de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00f      	beq.n	800540a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ec:	3310      	adds	r3, #16
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 ffde 	bl	80063b0 <xTaskRemoveFromEventList>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d007      	beq.n	800540a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053fa:	4b3d      	ldr	r3, [pc, #244]	; (80054f0 <xQueueReceive+0x1bc>)
 80053fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800540a:	f002 f8db 	bl	80075c4 <vPortExitCritical>
				return pdPASS;
 800540e:	2301      	movs	r3, #1
 8005410:	e069      	b.n	80054e6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d103      	bne.n	8005420 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005418:	f002 f8d4 	bl	80075c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800541c:	2300      	movs	r3, #0
 800541e:	e062      	b.n	80054e6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005422:	2b00      	cmp	r3, #0
 8005424:	d106      	bne.n	8005434 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005426:	f107 0310 	add.w	r3, r7, #16
 800542a:	4618      	mov	r0, r3
 800542c:	f001 f822 	bl	8006474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005430:	2301      	movs	r3, #1
 8005432:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005434:	f002 f8c6 	bl	80075c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005438:	f000 fd9c 	bl	8005f74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800543c:	f002 f892 	bl	8007564 <vPortEnterCritical>
 8005440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005442:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005446:	b25b      	sxtb	r3, r3
 8005448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544c:	d103      	bne.n	8005456 <xQueueReceive+0x122>
 800544e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800545c:	b25b      	sxtb	r3, r3
 800545e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005462:	d103      	bne.n	800546c <xQueueReceive+0x138>
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800546c:	f002 f8aa 	bl	80075c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005470:	1d3a      	adds	r2, r7, #4
 8005472:	f107 0310 	add.w	r3, r7, #16
 8005476:	4611      	mov	r1, r2
 8005478:	4618      	mov	r0, r3
 800547a:	f001 f811 	bl	80064a0 <xTaskCheckForTimeOut>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d123      	bne.n	80054cc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005486:	f000 fabb 	bl	8005a00 <prvIsQueueEmpty>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d017      	beq.n	80054c0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005492:	3324      	adds	r3, #36	; 0x24
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	4611      	mov	r1, r2
 8005498:	4618      	mov	r0, r3
 800549a:	f000 ff39 	bl	8006310 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800549e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054a0:	f000 fa5c 	bl	800595c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054a4:	f000 fd74 	bl	8005f90 <xTaskResumeAll>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d189      	bne.n	80053c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80054ae:	4b10      	ldr	r3, [pc, #64]	; (80054f0 <xQueueReceive+0x1bc>)
 80054b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b4:	601a      	str	r2, [r3, #0]
 80054b6:	f3bf 8f4f 	dsb	sy
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	e780      	b.n	80053c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054c2:	f000 fa4b 	bl	800595c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054c6:	f000 fd63 	bl	8005f90 <xTaskResumeAll>
 80054ca:	e77a      	b.n	80053c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054ce:	f000 fa45 	bl	800595c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054d2:	f000 fd5d 	bl	8005f90 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054d8:	f000 fa92 	bl	8005a00 <prvIsQueueEmpty>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f43f af6f 	beq.w	80053c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3730      	adds	r7, #48	; 0x30
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	e000ed04 	.word	0xe000ed04

080054f4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b08e      	sub	sp, #56	; 0x38
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80054fe:	2300      	movs	r3, #0
 8005500:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005506:	2300      	movs	r3, #0
 8005508:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800550a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800550c:	2b00      	cmp	r3, #0
 800550e:	d10a      	bne.n	8005526 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005514:	f383 8811 	msr	BASEPRI, r3
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	f3bf 8f4f 	dsb	sy
 8005520:	623b      	str	r3, [r7, #32]
}
 8005522:	bf00      	nop
 8005524:	e7fe      	b.n	8005524 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800552e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005532:	f383 8811 	msr	BASEPRI, r3
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	61fb      	str	r3, [r7, #28]
}
 8005540:	bf00      	nop
 8005542:	e7fe      	b.n	8005542 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005544:	f001 f8f0 	bl	8006728 <xTaskGetSchedulerState>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d102      	bne.n	8005554 <xQueueSemaphoreTake+0x60>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <xQueueSemaphoreTake+0x64>
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <xQueueSemaphoreTake+0x66>
 8005558:	2300      	movs	r3, #0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10a      	bne.n	8005574 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800555e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005562:	f383 8811 	msr	BASEPRI, r3
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	f3bf 8f4f 	dsb	sy
 800556e:	61bb      	str	r3, [r7, #24]
}
 8005570:	bf00      	nop
 8005572:	e7fe      	b.n	8005572 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005574:	f001 fff6 	bl	8007564 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800557a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800557e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005580:	2b00      	cmp	r3, #0
 8005582:	d024      	beq.n	80055ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005586:	1e5a      	subs	r2, r3, #1
 8005588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800558c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d104      	bne.n	800559e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005594:	f001 fa70 	bl	8006a78 <pvTaskIncrementMutexHeldCount>
 8005598:	4602      	mov	r2, r0
 800559a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800559c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800559e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00f      	beq.n	80055c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a8:	3310      	adds	r3, #16
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 ff00 	bl	80063b0 <xTaskRemoveFromEventList>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d007      	beq.n	80055c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80055b6:	4b54      	ldr	r3, [pc, #336]	; (8005708 <xQueueSemaphoreTake+0x214>)
 80055b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055c6:	f001 fffd 	bl	80075c4 <vPortExitCritical>
				return pdPASS;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e097      	b.n	80056fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d111      	bne.n	80055f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80055d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	617b      	str	r3, [r7, #20]
}
 80055ec:	bf00      	nop
 80055ee:	e7fe      	b.n	80055ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80055f0:	f001 ffe8 	bl	80075c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055f4:	2300      	movs	r3, #0
 80055f6:	e082      	b.n	80056fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d106      	bne.n	800560c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055fe:	f107 030c 	add.w	r3, r7, #12
 8005602:	4618      	mov	r0, r3
 8005604:	f000 ff36 	bl	8006474 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005608:	2301      	movs	r3, #1
 800560a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800560c:	f001 ffda 	bl	80075c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005610:	f000 fcb0 	bl	8005f74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005614:	f001 ffa6 	bl	8007564 <vPortEnterCritical>
 8005618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800561a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800561e:	b25b      	sxtb	r3, r3
 8005620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005624:	d103      	bne.n	800562e <xQueueSemaphoreTake+0x13a>
 8005626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800562e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005630:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005634:	b25b      	sxtb	r3, r3
 8005636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563a:	d103      	bne.n	8005644 <xQueueSemaphoreTake+0x150>
 800563c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005644:	f001 ffbe 	bl	80075c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005648:	463a      	mov	r2, r7
 800564a:	f107 030c 	add.w	r3, r7, #12
 800564e:	4611      	mov	r1, r2
 8005650:	4618      	mov	r0, r3
 8005652:	f000 ff25 	bl	80064a0 <xTaskCheckForTimeOut>
 8005656:	4603      	mov	r3, r0
 8005658:	2b00      	cmp	r3, #0
 800565a:	d132      	bne.n	80056c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800565c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800565e:	f000 f9cf 	bl	8005a00 <prvIsQueueEmpty>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d026      	beq.n	80056b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d109      	bne.n	8005684 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005670:	f001 ff78 	bl	8007564 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	4618      	mov	r0, r3
 800567a:	f001 f873 	bl	8006764 <xTaskPriorityInherit>
 800567e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005680:	f001 ffa0 	bl	80075c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005686:	3324      	adds	r3, #36	; 0x24
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	4611      	mov	r1, r2
 800568c:	4618      	mov	r0, r3
 800568e:	f000 fe3f 	bl	8006310 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005692:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005694:	f000 f962 	bl	800595c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005698:	f000 fc7a 	bl	8005f90 <xTaskResumeAll>
 800569c:	4603      	mov	r3, r0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f47f af68 	bne.w	8005574 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80056a4:	4b18      	ldr	r3, [pc, #96]	; (8005708 <xQueueSemaphoreTake+0x214>)
 80056a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	e75e      	b.n	8005574 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80056b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056b8:	f000 f950 	bl	800595c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056bc:	f000 fc68 	bl	8005f90 <xTaskResumeAll>
 80056c0:	e758      	b.n	8005574 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80056c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056c4:	f000 f94a 	bl	800595c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056c8:	f000 fc62 	bl	8005f90 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056ce:	f000 f997 	bl	8005a00 <prvIsQueueEmpty>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f43f af4d 	beq.w	8005574 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80056da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00d      	beq.n	80056fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80056e0:	f001 ff40 	bl	8007564 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80056e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056e6:	f000 f891 	bl	800580c <prvGetDisinheritPriorityAfterTimeout>
 80056ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80056ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056f2:	4618      	mov	r0, r3
 80056f4:	f001 f932 	bl	800695c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80056f8:	f001 ff64 	bl	80075c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80056fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3738      	adds	r7, #56	; 0x38
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	e000ed04 	.word	0xe000ed04

0800570c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b08e      	sub	sp, #56	; 0x38
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800571c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10a      	bne.n	8005738 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005726:	f383 8811 	msr	BASEPRI, r3
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	623b      	str	r3, [r7, #32]
}
 8005734:	bf00      	nop
 8005736:	e7fe      	b.n	8005736 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d103      	bne.n	8005746 <xQueueReceiveFromISR+0x3a>
 800573e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <xQueueReceiveFromISR+0x3e>
 8005746:	2301      	movs	r3, #1
 8005748:	e000      	b.n	800574c <xQueueReceiveFromISR+0x40>
 800574a:	2300      	movs	r3, #0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	61fb      	str	r3, [r7, #28]
}
 8005762:	bf00      	nop
 8005764:	e7fe      	b.n	8005764 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005766:	f001 ffdf 	bl	8007728 <vPortValidateInterruptPriority>
	__asm volatile
 800576a:	f3ef 8211 	mrs	r2, BASEPRI
 800576e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	61ba      	str	r2, [r7, #24]
 8005780:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005782:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005784:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800578c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578e:	2b00      	cmp	r3, #0
 8005790:	d02f      	beq.n	80057f2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005794:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800579c:	68b9      	ldr	r1, [r7, #8]
 800579e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057a0:	f000 f8b6 	bl	8005910 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a6:	1e5a      	subs	r2, r3, #1
 80057a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80057ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80057b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b4:	d112      	bne.n	80057dc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d016      	beq.n	80057ec <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c0:	3310      	adds	r3, #16
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fdf4 	bl	80063b0 <xTaskRemoveFromEventList>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00e      	beq.n	80057ec <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00b      	beq.n	80057ec <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
 80057da:	e007      	b.n	80057ec <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80057dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057e0:	3301      	adds	r3, #1
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	b25a      	sxtb	r2, r3
 80057e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80057ec:	2301      	movs	r3, #1
 80057ee:	637b      	str	r3, [r7, #52]	; 0x34
 80057f0:	e001      	b.n	80057f6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80057f2:	2300      	movs	r3, #0
 80057f4:	637b      	str	r3, [r7, #52]	; 0x34
 80057f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f383 8811 	msr	BASEPRI, r3
}
 8005800:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005804:	4618      	mov	r0, r3
 8005806:	3738      	adds	r7, #56	; 0x38
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	d006      	beq.n	800582a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f1c3 0307 	rsb	r3, r3, #7
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e001      	b.n	800582e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800582a:	2300      	movs	r3, #0
 800582c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800582e:	68fb      	ldr	r3, [r7, #12]
	}
 8005830:	4618      	mov	r0, r3
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005848:	2300      	movs	r3, #0
 800584a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005850:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10d      	bne.n	8005876 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d14d      	bne.n	80058fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fff2 	bl	8006850 <xTaskPriorityDisinherit>
 800586c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	609a      	str	r2, [r3, #8]
 8005874:	e043      	b.n	80058fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d119      	bne.n	80058b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6858      	ldr	r0, [r3, #4]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	461a      	mov	r2, r3
 8005886:	68b9      	ldr	r1, [r7, #8]
 8005888:	f002 fb65 	bl	8007f56 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005894:	441a      	add	r2, r3
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	685a      	ldr	r2, [r3, #4]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d32b      	bcc.n	80058fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	605a      	str	r2, [r3, #4]
 80058ae:	e026      	b.n	80058fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	68d8      	ldr	r0, [r3, #12]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b8:	461a      	mov	r2, r3
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	f002 fb4b 	bl	8007f56 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c8:	425b      	negs	r3, r3
 80058ca:	441a      	add	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d207      	bcs.n	80058ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e4:	425b      	negs	r3, r3
 80058e6:	441a      	add	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d105      	bne.n	80058fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d002      	beq.n	80058fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005906:	697b      	ldr	r3, [r7, #20]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591e:	2b00      	cmp	r3, #0
 8005920:	d018      	beq.n	8005954 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592a:	441a      	add	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68da      	ldr	r2, [r3, #12]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	429a      	cmp	r2, r3
 800593a:	d303      	bcc.n	8005944 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68d9      	ldr	r1, [r3, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594c:	461a      	mov	r2, r3
 800594e:	6838      	ldr	r0, [r7, #0]
 8005950:	f002 fb01 	bl	8007f56 <memcpy>
	}
}
 8005954:	bf00      	nop
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005964:	f001 fdfe 	bl	8007564 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800596e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005970:	e011      	b.n	8005996 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005976:	2b00      	cmp	r3, #0
 8005978:	d012      	beq.n	80059a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3324      	adds	r3, #36	; 0x24
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fd16 	bl	80063b0 <xTaskRemoveFromEventList>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800598a:	f000 fdeb 	bl	8006564 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800598e:	7bfb      	ldrb	r3, [r7, #15]
 8005990:	3b01      	subs	r3, #1
 8005992:	b2db      	uxtb	r3, r3
 8005994:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800599a:	2b00      	cmp	r3, #0
 800599c:	dce9      	bgt.n	8005972 <prvUnlockQueue+0x16>
 800599e:	e000      	b.n	80059a2 <prvUnlockQueue+0x46>
					break;
 80059a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	22ff      	movs	r2, #255	; 0xff
 80059a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80059aa:	f001 fe0b 	bl	80075c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059ae:	f001 fdd9 	bl	8007564 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059ba:	e011      	b.n	80059e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d012      	beq.n	80059ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	3310      	adds	r3, #16
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fcf1 	bl	80063b0 <xTaskRemoveFromEventList>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059d4:	f000 fdc6 	bl	8006564 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059d8:	7bbb      	ldrb	r3, [r7, #14]
 80059da:	3b01      	subs	r3, #1
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	dce9      	bgt.n	80059bc <prvUnlockQueue+0x60>
 80059e8:	e000      	b.n	80059ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	22ff      	movs	r2, #255	; 0xff
 80059f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80059f4:	f001 fde6 	bl	80075c4 <vPortExitCritical>
}
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a08:	f001 fdac 	bl	8007564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d102      	bne.n	8005a1a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a14:	2301      	movs	r3, #1
 8005a16:	60fb      	str	r3, [r7, #12]
 8005a18:	e001      	b.n	8005a1e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a1e:	f001 fdd1 	bl	80075c4 <vPortExitCritical>

	return xReturn;
 8005a22:	68fb      	ldr	r3, [r7, #12]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a34:	f001 fd96 	bl	8007564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d102      	bne.n	8005a4a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a44:	2301      	movs	r3, #1
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	e001      	b.n	8005a4e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a4e:	f001 fdb9 	bl	80075c4 <vPortExitCritical>

	return xReturn;
 8005a52:	68fb      	ldr	r3, [r7, #12]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	e014      	b.n	8005a96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a6c:	4a0f      	ldr	r2, [pc, #60]	; (8005aac <vQueueAddToRegistry+0x50>)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10b      	bne.n	8005a90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a78:	490c      	ldr	r1, [pc, #48]	; (8005aac <vQueueAddToRegistry+0x50>)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a82:	4a0a      	ldr	r2, [pc, #40]	; (8005aac <vQueueAddToRegistry+0x50>)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	4413      	add	r3, r2
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a8e:	e006      	b.n	8005a9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	3301      	adds	r3, #1
 8005a94:	60fb      	str	r3, [r7, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2b07      	cmp	r3, #7
 8005a9a:	d9e7      	bls.n	8005a6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	3714      	adds	r7, #20
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	200008fc 	.word	0x200008fc

08005ab0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005ac0:	f001 fd50 	bl	8007564 <vPortEnterCritical>
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005aca:	b25b      	sxtb	r3, r3
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d103      	bne.n	8005ada <vQueueWaitForMessageRestricted+0x2a>
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ae0:	b25b      	sxtb	r3, r3
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d103      	bne.n	8005af0 <vQueueWaitForMessageRestricted+0x40>
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005af0:	f001 fd68 	bl	80075c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	3324      	adds	r3, #36	; 0x24
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	4618      	mov	r0, r3
 8005b06:	f000 fc27 	bl	8006358 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005b0a:	6978      	ldr	r0, [r7, #20]
 8005b0c:	f7ff ff26 	bl	800595c <prvUnlockQueue>
	}
 8005b10:	bf00      	nop
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08e      	sub	sp, #56	; 0x38
 8005b1c:	af04      	add	r7, sp, #16
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10a      	bne.n	8005b42 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	623b      	str	r3, [r7, #32]
}
 8005b3e:	bf00      	nop
 8005b40:	e7fe      	b.n	8005b40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d10a      	bne.n	8005b5e <xTaskCreateStatic+0x46>
	__asm volatile
 8005b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4c:	f383 8811 	msr	BASEPRI, r3
 8005b50:	f3bf 8f6f 	isb	sy
 8005b54:	f3bf 8f4f 	dsb	sy
 8005b58:	61fb      	str	r3, [r7, #28]
}
 8005b5a:	bf00      	nop
 8005b5c:	e7fe      	b.n	8005b5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b5e:	2354      	movs	r3, #84	; 0x54
 8005b60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	2b54      	cmp	r3, #84	; 0x54
 8005b66:	d00a      	beq.n	8005b7e <xTaskCreateStatic+0x66>
	__asm volatile
 8005b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b6c:	f383 8811 	msr	BASEPRI, r3
 8005b70:	f3bf 8f6f 	isb	sy
 8005b74:	f3bf 8f4f 	dsb	sy
 8005b78:	61bb      	str	r3, [r7, #24]
}
 8005b7a:	bf00      	nop
 8005b7c:	e7fe      	b.n	8005b7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d01e      	beq.n	8005bc4 <xTaskCreateStatic+0xac>
 8005b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d01b      	beq.n	8005bc4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b98:	2202      	movs	r2, #2
 8005b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	9303      	str	r3, [sp, #12]
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba4:	9302      	str	r3, [sp, #8]
 8005ba6:	f107 0314 	add.w	r3, r7, #20
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	68b9      	ldr	r1, [r7, #8]
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 f850 	bl	8005c5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005bbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005bbe:	f000 f8d5 	bl	8005d6c <prvAddNewTaskToReadyList>
 8005bc2:	e001      	b.n	8005bc8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005bc8:	697b      	ldr	r3, [r7, #20]
	}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3728      	adds	r7, #40	; 0x28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b08c      	sub	sp, #48	; 0x30
 8005bd6:	af04      	add	r7, sp, #16
 8005bd8:	60f8      	str	r0, [r7, #12]
 8005bda:	60b9      	str	r1, [r7, #8]
 8005bdc:	603b      	str	r3, [r7, #0]
 8005bde:	4613      	mov	r3, r2
 8005be0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005be2:	88fb      	ldrh	r3, [r7, #6]
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	4618      	mov	r0, r3
 8005be8:	f001 fdde 	bl	80077a8 <pvPortMalloc>
 8005bec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00e      	beq.n	8005c12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005bf4:	2054      	movs	r0, #84	; 0x54
 8005bf6:	f001 fdd7 	bl	80077a8 <pvPortMalloc>
 8005bfa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d003      	beq.n	8005c0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	631a      	str	r2, [r3, #48]	; 0x30
 8005c08:	e005      	b.n	8005c16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005c0a:	6978      	ldr	r0, [r7, #20]
 8005c0c:	f001 fe98 	bl	8007940 <vPortFree>
 8005c10:	e001      	b.n	8005c16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d017      	beq.n	8005c4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005c24:	88fa      	ldrh	r2, [r7, #6]
 8005c26:	2300      	movs	r3, #0
 8005c28:	9303      	str	r3, [sp, #12]
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	9302      	str	r3, [sp, #8]
 8005c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c30:	9301      	str	r3, [sp, #4]
 8005c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	68b9      	ldr	r1, [r7, #8]
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 f80e 	bl	8005c5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c40:	69f8      	ldr	r0, [r7, #28]
 8005c42:	f000 f893 	bl	8005d6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c46:	2301      	movs	r3, #1
 8005c48:	61bb      	str	r3, [r7, #24]
 8005c4a:	e002      	b.n	8005c52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c52:	69bb      	ldr	r3, [r7, #24]
	}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3720      	adds	r7, #32
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b088      	sub	sp, #32
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c74:	3b01      	subs	r3, #1
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f023 0307 	bic.w	r3, r3, #7
 8005c82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f003 0307 	and.w	r3, r3, #7
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00a      	beq.n	8005ca4 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c92:	f383 8811 	msr	BASEPRI, r3
 8005c96:	f3bf 8f6f 	isb	sy
 8005c9a:	f3bf 8f4f 	dsb	sy
 8005c9e:	617b      	str	r3, [r7, #20]
}
 8005ca0:	bf00      	nop
 8005ca2:	e7fe      	b.n	8005ca2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d01f      	beq.n	8005cea <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005caa:	2300      	movs	r3, #0
 8005cac:	61fb      	str	r3, [r7, #28]
 8005cae:	e012      	b.n	8005cd6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	7819      	ldrb	r1, [r3, #0]
 8005cb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	3334      	adds	r3, #52	; 0x34
 8005cc0:	460a      	mov	r2, r1
 8005cc2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	4413      	add	r3, r2
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d006      	beq.n	8005cde <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	61fb      	str	r3, [r7, #28]
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b0f      	cmp	r3, #15
 8005cda:	d9e9      	bls.n	8005cb0 <prvInitialiseNewTask+0x54>
 8005cdc:	e000      	b.n	8005ce0 <prvInitialiseNewTask+0x84>
			{
				break;
 8005cde:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ce8:	e003      	b.n	8005cf2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cf4:	2b06      	cmp	r3, #6
 8005cf6:	d901      	bls.n	8005cfc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005cf8:	2306      	movs	r3, #6
 8005cfa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d00:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d06:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d10:	3304      	adds	r3, #4
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7fe fece 	bl	8004ab4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1a:	3318      	adds	r3, #24
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7fe fec9 	bl	8004ab4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d26:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2a:	f1c3 0207 	rsb	r2, r3, #7
 8005d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d30:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d36:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	68f9      	ldr	r1, [r7, #12]
 8005d4a:	69b8      	ldr	r0, [r7, #24]
 8005d4c:	f001 fada 	bl	8007304 <pxPortInitialiseStack>
 8005d50:	4602      	mov	r2, r0
 8005d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d002      	beq.n	8005d62 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d62:	bf00      	nop
 8005d64:	3720      	adds	r7, #32
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
	...

08005d6c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b082      	sub	sp, #8
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d74:	f001 fbf6 	bl	8007564 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d78:	4b2a      	ldr	r3, [pc, #168]	; (8005e24 <prvAddNewTaskToReadyList+0xb8>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3301      	adds	r3, #1
 8005d7e:	4a29      	ldr	r2, [pc, #164]	; (8005e24 <prvAddNewTaskToReadyList+0xb8>)
 8005d80:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d82:	4b29      	ldr	r3, [pc, #164]	; (8005e28 <prvAddNewTaskToReadyList+0xbc>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d109      	bne.n	8005d9e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d8a:	4a27      	ldr	r2, [pc, #156]	; (8005e28 <prvAddNewTaskToReadyList+0xbc>)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d90:	4b24      	ldr	r3, [pc, #144]	; (8005e24 <prvAddNewTaskToReadyList+0xb8>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d110      	bne.n	8005dba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d98:	f000 fc08 	bl	80065ac <prvInitialiseTaskLists>
 8005d9c:	e00d      	b.n	8005dba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d9e:	4b23      	ldr	r3, [pc, #140]	; (8005e2c <prvAddNewTaskToReadyList+0xc0>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d109      	bne.n	8005dba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005da6:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <prvAddNewTaskToReadyList+0xbc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d802      	bhi.n	8005dba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005db4:	4a1c      	ldr	r2, [pc, #112]	; (8005e28 <prvAddNewTaskToReadyList+0xbc>)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005dba:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <prvAddNewTaskToReadyList+0xc4>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <prvAddNewTaskToReadyList+0xc4>)
 8005dc2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc8:	2201      	movs	r2, #1
 8005dca:	409a      	lsls	r2, r3
 8005dcc:	4b19      	ldr	r3, [pc, #100]	; (8005e34 <prvAddNewTaskToReadyList+0xc8>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	4a18      	ldr	r2, [pc, #96]	; (8005e34 <prvAddNewTaskToReadyList+0xc8>)
 8005dd4:	6013      	str	r3, [r2, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dda:	4613      	mov	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4a15      	ldr	r2, [pc, #84]	; (8005e38 <prvAddNewTaskToReadyList+0xcc>)
 8005de4:	441a      	add	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4619      	mov	r1, r3
 8005dec:	4610      	mov	r0, r2
 8005dee:	f7fe fe6e 	bl	8004ace <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005df2:	f001 fbe7 	bl	80075c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005df6:	4b0d      	ldr	r3, [pc, #52]	; (8005e2c <prvAddNewTaskToReadyList+0xc0>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00e      	beq.n	8005e1c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005dfe:	4b0a      	ldr	r3, [pc, #40]	; (8005e28 <prvAddNewTaskToReadyList+0xbc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d207      	bcs.n	8005e1c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e0c:	4b0b      	ldr	r3, [pc, #44]	; (8005e3c <prvAddNewTaskToReadyList+0xd0>)
 8005e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e12:	601a      	str	r2, [r3, #0]
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e1c:	bf00      	nop
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	20000a3c 	.word	0x20000a3c
 8005e28:	2000093c 	.word	0x2000093c
 8005e2c:	20000a48 	.word	0x20000a48
 8005e30:	20000a58 	.word	0x20000a58
 8005e34:	20000a44 	.word	0x20000a44
 8005e38:	20000940 	.word	0x20000940
 8005e3c:	e000ed04 	.word	0xe000ed04

08005e40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d017      	beq.n	8005e82 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e52:	4b13      	ldr	r3, [pc, #76]	; (8005ea0 <vTaskDelay+0x60>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00a      	beq.n	8005e70 <vTaskDelay+0x30>
	__asm volatile
 8005e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	60bb      	str	r3, [r7, #8]
}
 8005e6c:	bf00      	nop
 8005e6e:	e7fe      	b.n	8005e6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e70:	f000 f880 	bl	8005f74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e74:	2100      	movs	r1, #0
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 fe12 	bl	8006aa0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e7c:	f000 f888 	bl	8005f90 <xTaskResumeAll>
 8005e80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d107      	bne.n	8005e98 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005e88:	4b06      	ldr	r3, [pc, #24]	; (8005ea4 <vTaskDelay+0x64>)
 8005e8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e98:	bf00      	nop
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	20000a64 	.word	0x20000a64
 8005ea4:	e000ed04 	.word	0xe000ed04

08005ea8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08a      	sub	sp, #40	; 0x28
 8005eac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005eb6:	463a      	mov	r2, r7
 8005eb8:	1d39      	adds	r1, r7, #4
 8005eba:	f107 0308 	add.w	r3, r7, #8
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7fa ff9a 	bl	8000df8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ec4:	6839      	ldr	r1, [r7, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68ba      	ldr	r2, [r7, #8]
 8005eca:	9202      	str	r2, [sp, #8]
 8005ecc:	9301      	str	r3, [sp, #4]
 8005ece:	2300      	movs	r3, #0
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	460a      	mov	r2, r1
 8005ed6:	4921      	ldr	r1, [pc, #132]	; (8005f5c <vTaskStartScheduler+0xb4>)
 8005ed8:	4821      	ldr	r0, [pc, #132]	; (8005f60 <vTaskStartScheduler+0xb8>)
 8005eda:	f7ff fe1d 	bl	8005b18 <xTaskCreateStatic>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4a20      	ldr	r2, [pc, #128]	; (8005f64 <vTaskStartScheduler+0xbc>)
 8005ee2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ee4:	4b1f      	ldr	r3, [pc, #124]	; (8005f64 <vTaskStartScheduler+0xbc>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d002      	beq.n	8005ef2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005eec:	2301      	movs	r3, #1
 8005eee:	617b      	str	r3, [r7, #20]
 8005ef0:	e001      	b.n	8005ef6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d102      	bne.n	8005f02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005efc:	f000 fe36 	bl	8006b6c <xTimerCreateTimerTask>
 8005f00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d116      	bne.n	8005f36 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	613b      	str	r3, [r7, #16]
}
 8005f1a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f1c:	4b12      	ldr	r3, [pc, #72]	; (8005f68 <vTaskStartScheduler+0xc0>)
 8005f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f24:	4b11      	ldr	r3, [pc, #68]	; (8005f6c <vTaskStartScheduler+0xc4>)
 8005f26:	2201      	movs	r2, #1
 8005f28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f2a:	4b11      	ldr	r3, [pc, #68]	; (8005f70 <vTaskStartScheduler+0xc8>)
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f30:	f001 fa76 	bl	8007420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f34:	e00e      	b.n	8005f54 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3c:	d10a      	bne.n	8005f54 <vTaskStartScheduler+0xac>
	__asm volatile
 8005f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f42:	f383 8811 	msr	BASEPRI, r3
 8005f46:	f3bf 8f6f 	isb	sy
 8005f4a:	f3bf 8f4f 	dsb	sy
 8005f4e:	60fb      	str	r3, [r7, #12]
}
 8005f50:	bf00      	nop
 8005f52:	e7fe      	b.n	8005f52 <vTaskStartScheduler+0xaa>
}
 8005f54:	bf00      	nop
 8005f56:	3718      	adds	r7, #24
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	08008c9c 	.word	0x08008c9c
 8005f60:	0800657d 	.word	0x0800657d
 8005f64:	20000a60 	.word	0x20000a60
 8005f68:	20000a5c 	.word	0x20000a5c
 8005f6c:	20000a48 	.word	0x20000a48
 8005f70:	20000a40 	.word	0x20000a40

08005f74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f78:	4b04      	ldr	r3, [pc, #16]	; (8005f8c <vTaskSuspendAll+0x18>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	4a03      	ldr	r2, [pc, #12]	; (8005f8c <vTaskSuspendAll+0x18>)
 8005f80:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f82:	bf00      	nop
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr
 8005f8c:	20000a64 	.word	0x20000a64

08005f90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f96:	2300      	movs	r3, #0
 8005f98:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f9e:	4b41      	ldr	r3, [pc, #260]	; (80060a4 <xTaskResumeAll+0x114>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10a      	bne.n	8005fbc <xTaskResumeAll+0x2c>
	__asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005faa:	f383 8811 	msr	BASEPRI, r3
 8005fae:	f3bf 8f6f 	isb	sy
 8005fb2:	f3bf 8f4f 	dsb	sy
 8005fb6:	603b      	str	r3, [r7, #0]
}
 8005fb8:	bf00      	nop
 8005fba:	e7fe      	b.n	8005fba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005fbc:	f001 fad2 	bl	8007564 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005fc0:	4b38      	ldr	r3, [pc, #224]	; (80060a4 <xTaskResumeAll+0x114>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	4a37      	ldr	r2, [pc, #220]	; (80060a4 <xTaskResumeAll+0x114>)
 8005fc8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005fca:	4b36      	ldr	r3, [pc, #216]	; (80060a4 <xTaskResumeAll+0x114>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d161      	bne.n	8006096 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005fd2:	4b35      	ldr	r3, [pc, #212]	; (80060a8 <xTaskResumeAll+0x118>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d05d      	beq.n	8006096 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fda:	e02e      	b.n	800603a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fdc:	4b33      	ldr	r3, [pc, #204]	; (80060ac <xTaskResumeAll+0x11c>)
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	3318      	adds	r3, #24
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fe fdcd 	bl	8004b88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe fdc8 	bl	8004b88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	409a      	lsls	r2, r3
 8006000:	4b2b      	ldr	r3, [pc, #172]	; (80060b0 <xTaskResumeAll+0x120>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4313      	orrs	r3, r2
 8006006:	4a2a      	ldr	r2, [pc, #168]	; (80060b0 <xTaskResumeAll+0x120>)
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	4a27      	ldr	r2, [pc, #156]	; (80060b4 <xTaskResumeAll+0x124>)
 8006018:	441a      	add	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	3304      	adds	r3, #4
 800601e:	4619      	mov	r1, r3
 8006020:	4610      	mov	r0, r2
 8006022:	f7fe fd54 	bl	8004ace <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602a:	4b23      	ldr	r3, [pc, #140]	; (80060b8 <xTaskResumeAll+0x128>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006030:	429a      	cmp	r2, r3
 8006032:	d302      	bcc.n	800603a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006034:	4b21      	ldr	r3, [pc, #132]	; (80060bc <xTaskResumeAll+0x12c>)
 8006036:	2201      	movs	r2, #1
 8006038:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800603a:	4b1c      	ldr	r3, [pc, #112]	; (80060ac <xTaskResumeAll+0x11c>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1cc      	bne.n	8005fdc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006048:	f000 fb4e 	bl	80066e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800604c:	4b1c      	ldr	r3, [pc, #112]	; (80060c0 <xTaskResumeAll+0x130>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d010      	beq.n	800607a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006058:	f000 f846 	bl	80060e8 <xTaskIncrementTick>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d002      	beq.n	8006068 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006062:	4b16      	ldr	r3, [pc, #88]	; (80060bc <xTaskResumeAll+0x12c>)
 8006064:	2201      	movs	r2, #1
 8006066:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	3b01      	subs	r3, #1
 800606c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1f1      	bne.n	8006058 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006074:	4b12      	ldr	r3, [pc, #72]	; (80060c0 <xTaskResumeAll+0x130>)
 8006076:	2200      	movs	r2, #0
 8006078:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800607a:	4b10      	ldr	r3, [pc, #64]	; (80060bc <xTaskResumeAll+0x12c>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d009      	beq.n	8006096 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006082:	2301      	movs	r3, #1
 8006084:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006086:	4b0f      	ldr	r3, [pc, #60]	; (80060c4 <xTaskResumeAll+0x134>)
 8006088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	f3bf 8f4f 	dsb	sy
 8006092:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006096:	f001 fa95 	bl	80075c4 <vPortExitCritical>

	return xAlreadyYielded;
 800609a:	68bb      	ldr	r3, [r7, #8]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000a64 	.word	0x20000a64
 80060a8:	20000a3c 	.word	0x20000a3c
 80060ac:	200009fc 	.word	0x200009fc
 80060b0:	20000a44 	.word	0x20000a44
 80060b4:	20000940 	.word	0x20000940
 80060b8:	2000093c 	.word	0x2000093c
 80060bc:	20000a50 	.word	0x20000a50
 80060c0:	20000a4c 	.word	0x20000a4c
 80060c4:	e000ed04 	.word	0xe000ed04

080060c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80060ce:	4b05      	ldr	r3, [pc, #20]	; (80060e4 <xTaskGetTickCount+0x1c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80060d4:	687b      	ldr	r3, [r7, #4]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	20000a40 	.word	0x20000a40

080060e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060f2:	4b4e      	ldr	r3, [pc, #312]	; (800622c <xTaskIncrementTick+0x144>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f040 808e 	bne.w	8006218 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060fc:	4b4c      	ldr	r3, [pc, #304]	; (8006230 <xTaskIncrementTick+0x148>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	3301      	adds	r3, #1
 8006102:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006104:	4a4a      	ldr	r2, [pc, #296]	; (8006230 <xTaskIncrementTick+0x148>)
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d120      	bne.n	8006152 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006110:	4b48      	ldr	r3, [pc, #288]	; (8006234 <xTaskIncrementTick+0x14c>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <xTaskIncrementTick+0x48>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	603b      	str	r3, [r7, #0]
}
 800612c:	bf00      	nop
 800612e:	e7fe      	b.n	800612e <xTaskIncrementTick+0x46>
 8006130:	4b40      	ldr	r3, [pc, #256]	; (8006234 <xTaskIncrementTick+0x14c>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60fb      	str	r3, [r7, #12]
 8006136:	4b40      	ldr	r3, [pc, #256]	; (8006238 <xTaskIncrementTick+0x150>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a3e      	ldr	r2, [pc, #248]	; (8006234 <xTaskIncrementTick+0x14c>)
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	4a3e      	ldr	r2, [pc, #248]	; (8006238 <xTaskIncrementTick+0x150>)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	4b3d      	ldr	r3, [pc, #244]	; (800623c <xTaskIncrementTick+0x154>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3301      	adds	r3, #1
 800614a:	4a3c      	ldr	r2, [pc, #240]	; (800623c <xTaskIncrementTick+0x154>)
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	f000 facb 	bl	80066e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006152:	4b3b      	ldr	r3, [pc, #236]	; (8006240 <xTaskIncrementTick+0x158>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	429a      	cmp	r2, r3
 800615a:	d348      	bcc.n	80061ee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800615c:	4b35      	ldr	r3, [pc, #212]	; (8006234 <xTaskIncrementTick+0x14c>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d104      	bne.n	8006170 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006166:	4b36      	ldr	r3, [pc, #216]	; (8006240 <xTaskIncrementTick+0x158>)
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	601a      	str	r2, [r3, #0]
					break;
 800616e:	e03e      	b.n	80061ee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006170:	4b30      	ldr	r3, [pc, #192]	; (8006234 <xTaskIncrementTick+0x14c>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	429a      	cmp	r2, r3
 8006186:	d203      	bcs.n	8006190 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006188:	4a2d      	ldr	r2, [pc, #180]	; (8006240 <xTaskIncrementTick+0x158>)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800618e:	e02e      	b.n	80061ee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	3304      	adds	r3, #4
 8006194:	4618      	mov	r0, r3
 8006196:	f7fe fcf7 	bl	8004b88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d004      	beq.n	80061ac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	3318      	adds	r3, #24
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fe fcee 	bl	8004b88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	2201      	movs	r2, #1
 80061b2:	409a      	lsls	r2, r3
 80061b4:	4b23      	ldr	r3, [pc, #140]	; (8006244 <xTaskIncrementTick+0x15c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	4a22      	ldr	r2, [pc, #136]	; (8006244 <xTaskIncrementTick+0x15c>)
 80061bc:	6013      	str	r3, [r2, #0]
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	4a1f      	ldr	r2, [pc, #124]	; (8006248 <xTaskIncrementTick+0x160>)
 80061cc:	441a      	add	r2, r3
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	3304      	adds	r3, #4
 80061d2:	4619      	mov	r1, r3
 80061d4:	4610      	mov	r0, r2
 80061d6:	f7fe fc7a 	bl	8004ace <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061de:	4b1b      	ldr	r3, [pc, #108]	; (800624c <xTaskIncrementTick+0x164>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d3b9      	bcc.n	800615c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80061e8:	2301      	movs	r3, #1
 80061ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061ec:	e7b6      	b.n	800615c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061ee:	4b17      	ldr	r3, [pc, #92]	; (800624c <xTaskIncrementTick+0x164>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061f4:	4914      	ldr	r1, [pc, #80]	; (8006248 <xTaskIncrementTick+0x160>)
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	440b      	add	r3, r1
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d901      	bls.n	800620a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006206:	2301      	movs	r3, #1
 8006208:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800620a:	4b11      	ldr	r3, [pc, #68]	; (8006250 <xTaskIncrementTick+0x168>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d007      	beq.n	8006222 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006212:	2301      	movs	r3, #1
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	e004      	b.n	8006222 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006218:	4b0e      	ldr	r3, [pc, #56]	; (8006254 <xTaskIncrementTick+0x16c>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	3301      	adds	r3, #1
 800621e:	4a0d      	ldr	r2, [pc, #52]	; (8006254 <xTaskIncrementTick+0x16c>)
 8006220:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006222:	697b      	ldr	r3, [r7, #20]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3718      	adds	r7, #24
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	20000a64 	.word	0x20000a64
 8006230:	20000a40 	.word	0x20000a40
 8006234:	200009f4 	.word	0x200009f4
 8006238:	200009f8 	.word	0x200009f8
 800623c:	20000a54 	.word	0x20000a54
 8006240:	20000a5c 	.word	0x20000a5c
 8006244:	20000a44 	.word	0x20000a44
 8006248:	20000940 	.word	0x20000940
 800624c:	2000093c 	.word	0x2000093c
 8006250:	20000a50 	.word	0x20000a50
 8006254:	20000a4c 	.word	0x20000a4c

08006258 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006258:	b480      	push	{r7}
 800625a:	b087      	sub	sp, #28
 800625c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800625e:	4b27      	ldr	r3, [pc, #156]	; (80062fc <vTaskSwitchContext+0xa4>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d003      	beq.n	800626e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006266:	4b26      	ldr	r3, [pc, #152]	; (8006300 <vTaskSwitchContext+0xa8>)
 8006268:	2201      	movs	r2, #1
 800626a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800626c:	e03f      	b.n	80062ee <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800626e:	4b24      	ldr	r3, [pc, #144]	; (8006300 <vTaskSwitchContext+0xa8>)
 8006270:	2200      	movs	r2, #0
 8006272:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006274:	4b23      	ldr	r3, [pc, #140]	; (8006304 <vTaskSwitchContext+0xac>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	fab3 f383 	clz	r3, r3
 8006280:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006282:	7afb      	ldrb	r3, [r7, #11]
 8006284:	f1c3 031f 	rsb	r3, r3, #31
 8006288:	617b      	str	r3, [r7, #20]
 800628a:	491f      	ldr	r1, [pc, #124]	; (8006308 <vTaskSwitchContext+0xb0>)
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	4613      	mov	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	440b      	add	r3, r1
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10a      	bne.n	80062b4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	607b      	str	r3, [r7, #4]
}
 80062b0:	bf00      	nop
 80062b2:	e7fe      	b.n	80062b2 <vTaskSwitchContext+0x5a>
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	4613      	mov	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4a12      	ldr	r2, [pc, #72]	; (8006308 <vTaskSwitchContext+0xb0>)
 80062c0:	4413      	add	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	605a      	str	r2, [r3, #4]
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	3308      	adds	r3, #8
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d104      	bne.n	80062e4 <vTaskSwitchContext+0x8c>
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	605a      	str	r2, [r3, #4]
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	4a08      	ldr	r2, [pc, #32]	; (800630c <vTaskSwitchContext+0xb4>)
 80062ec:	6013      	str	r3, [r2, #0]
}
 80062ee:	bf00      	nop
 80062f0:	371c      	adds	r7, #28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	20000a64 	.word	0x20000a64
 8006300:	20000a50 	.word	0x20000a50
 8006304:	20000a44 	.word	0x20000a44
 8006308:	20000940 	.word	0x20000940
 800630c:	2000093c 	.word	0x2000093c

08006310 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d10a      	bne.n	8006336 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006324:	f383 8811 	msr	BASEPRI, r3
 8006328:	f3bf 8f6f 	isb	sy
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	60fb      	str	r3, [r7, #12]
}
 8006332:	bf00      	nop
 8006334:	e7fe      	b.n	8006334 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006336:	4b07      	ldr	r3, [pc, #28]	; (8006354 <vTaskPlaceOnEventList+0x44>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3318      	adds	r3, #24
 800633c:	4619      	mov	r1, r3
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f7fe fbe9 	bl	8004b16 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006344:	2101      	movs	r1, #1
 8006346:	6838      	ldr	r0, [r7, #0]
 8006348:	f000 fbaa 	bl	8006aa0 <prvAddCurrentTaskToDelayedList>
}
 800634c:	bf00      	nop
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}
 8006354:	2000093c 	.word	0x2000093c

08006358 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10a      	bne.n	8006380 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	617b      	str	r3, [r7, #20]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006380:	4b0a      	ldr	r3, [pc, #40]	; (80063ac <vTaskPlaceOnEventListRestricted+0x54>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	3318      	adds	r3, #24
 8006386:	4619      	mov	r1, r3
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f7fe fba0 	bl	8004ace <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d002      	beq.n	800639a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006394:	f04f 33ff 	mov.w	r3, #4294967295
 8006398:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800639a:	6879      	ldr	r1, [r7, #4]
 800639c:	68b8      	ldr	r0, [r7, #8]
 800639e:	f000 fb7f 	bl	8006aa0 <prvAddCurrentTaskToDelayedList>
	}
 80063a2:	bf00      	nop
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	2000093c 	.word	0x2000093c

080063b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10a      	bne.n	80063dc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	60fb      	str	r3, [r7, #12]
}
 80063d8:	bf00      	nop
 80063da:	e7fe      	b.n	80063da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	3318      	adds	r3, #24
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fe fbd1 	bl	8004b88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063e6:	4b1d      	ldr	r3, [pc, #116]	; (800645c <xTaskRemoveFromEventList+0xac>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d11c      	bne.n	8006428 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	3304      	adds	r3, #4
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fe fbc8 	bl	8004b88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	2201      	movs	r2, #1
 80063fe:	409a      	lsls	r2, r3
 8006400:	4b17      	ldr	r3, [pc, #92]	; (8006460 <xTaskRemoveFromEventList+0xb0>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4313      	orrs	r3, r2
 8006406:	4a16      	ldr	r2, [pc, #88]	; (8006460 <xTaskRemoveFromEventList+0xb0>)
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800640e:	4613      	mov	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4413      	add	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4a13      	ldr	r2, [pc, #76]	; (8006464 <xTaskRemoveFromEventList+0xb4>)
 8006418:	441a      	add	r2, r3
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	3304      	adds	r3, #4
 800641e:	4619      	mov	r1, r3
 8006420:	4610      	mov	r0, r2
 8006422:	f7fe fb54 	bl	8004ace <vListInsertEnd>
 8006426:	e005      	b.n	8006434 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	3318      	adds	r3, #24
 800642c:	4619      	mov	r1, r3
 800642e:	480e      	ldr	r0, [pc, #56]	; (8006468 <xTaskRemoveFromEventList+0xb8>)
 8006430:	f7fe fb4d 	bl	8004ace <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006438:	4b0c      	ldr	r3, [pc, #48]	; (800646c <xTaskRemoveFromEventList+0xbc>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643e:	429a      	cmp	r2, r3
 8006440:	d905      	bls.n	800644e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006442:	2301      	movs	r3, #1
 8006444:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006446:	4b0a      	ldr	r3, [pc, #40]	; (8006470 <xTaskRemoveFromEventList+0xc0>)
 8006448:	2201      	movs	r2, #1
 800644a:	601a      	str	r2, [r3, #0]
 800644c:	e001      	b.n	8006452 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800644e:	2300      	movs	r3, #0
 8006450:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006452:	697b      	ldr	r3, [r7, #20]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	20000a64 	.word	0x20000a64
 8006460:	20000a44 	.word	0x20000a44
 8006464:	20000940 	.word	0x20000940
 8006468:	200009fc 	.word	0x200009fc
 800646c:	2000093c 	.word	0x2000093c
 8006470:	20000a50 	.word	0x20000a50

08006474 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800647c:	4b06      	ldr	r3, [pc, #24]	; (8006498 <vTaskInternalSetTimeOutState+0x24>)
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006484:	4b05      	ldr	r3, [pc, #20]	; (800649c <vTaskInternalSetTimeOutState+0x28>)
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	605a      	str	r2, [r3, #4]
}
 800648c:	bf00      	nop
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	20000a54 	.word	0x20000a54
 800649c:	20000a40 	.word	0x20000a40

080064a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b088      	sub	sp, #32
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10a      	bne.n	80064c6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	613b      	str	r3, [r7, #16]
}
 80064c2:	bf00      	nop
 80064c4:	e7fe      	b.n	80064c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10a      	bne.n	80064e2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80064cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d0:	f383 8811 	msr	BASEPRI, r3
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	f3bf 8f4f 	dsb	sy
 80064dc:	60fb      	str	r3, [r7, #12]
}
 80064de:	bf00      	nop
 80064e0:	e7fe      	b.n	80064e0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80064e2:	f001 f83f 	bl	8007564 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80064e6:	4b1d      	ldr	r3, [pc, #116]	; (800655c <xTaskCheckForTimeOut+0xbc>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fe:	d102      	bne.n	8006506 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006500:	2300      	movs	r3, #0
 8006502:	61fb      	str	r3, [r7, #28]
 8006504:	e023      	b.n	800654e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	4b15      	ldr	r3, [pc, #84]	; (8006560 <xTaskCheckForTimeOut+0xc0>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d007      	beq.n	8006522 <xTaskCheckForTimeOut+0x82>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	69ba      	ldr	r2, [r7, #24]
 8006518:	429a      	cmp	r2, r3
 800651a:	d302      	bcc.n	8006522 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800651c:	2301      	movs	r3, #1
 800651e:	61fb      	str	r3, [r7, #28]
 8006520:	e015      	b.n	800654e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	429a      	cmp	r2, r3
 800652a:	d20b      	bcs.n	8006544 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	1ad2      	subs	r2, r2, r3
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff ff9b 	bl	8006474 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800653e:	2300      	movs	r3, #0
 8006540:	61fb      	str	r3, [r7, #28]
 8006542:	e004      	b.n	800654e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	2200      	movs	r2, #0
 8006548:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800654a:	2301      	movs	r3, #1
 800654c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800654e:	f001 f839 	bl	80075c4 <vPortExitCritical>

	return xReturn;
 8006552:	69fb      	ldr	r3, [r7, #28]
}
 8006554:	4618      	mov	r0, r3
 8006556:	3720      	adds	r7, #32
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	20000a40 	.word	0x20000a40
 8006560:	20000a54 	.word	0x20000a54

08006564 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006564:	b480      	push	{r7}
 8006566:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006568:	4b03      	ldr	r3, [pc, #12]	; (8006578 <vTaskMissedYield+0x14>)
 800656a:	2201      	movs	r2, #1
 800656c:	601a      	str	r2, [r3, #0]
}
 800656e:	bf00      	nop
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	20000a50 	.word	0x20000a50

0800657c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006584:	f000 f852 	bl	800662c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006588:	4b06      	ldr	r3, [pc, #24]	; (80065a4 <prvIdleTask+0x28>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d9f9      	bls.n	8006584 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006590:	4b05      	ldr	r3, [pc, #20]	; (80065a8 <prvIdleTask+0x2c>)
 8006592:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006596:	601a      	str	r2, [r3, #0]
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80065a0:	e7f0      	b.n	8006584 <prvIdleTask+0x8>
 80065a2:	bf00      	nop
 80065a4:	20000940 	.word	0x20000940
 80065a8:	e000ed04 	.word	0xe000ed04

080065ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065b2:	2300      	movs	r3, #0
 80065b4:	607b      	str	r3, [r7, #4]
 80065b6:	e00c      	b.n	80065d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4a12      	ldr	r2, [pc, #72]	; (800660c <prvInitialiseTaskLists+0x60>)
 80065c4:	4413      	add	r3, r2
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fe fa54 	bl	8004a74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	3301      	adds	r3, #1
 80065d0:	607b      	str	r3, [r7, #4]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2b06      	cmp	r3, #6
 80065d6:	d9ef      	bls.n	80065b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80065d8:	480d      	ldr	r0, [pc, #52]	; (8006610 <prvInitialiseTaskLists+0x64>)
 80065da:	f7fe fa4b 	bl	8004a74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80065de:	480d      	ldr	r0, [pc, #52]	; (8006614 <prvInitialiseTaskLists+0x68>)
 80065e0:	f7fe fa48 	bl	8004a74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80065e4:	480c      	ldr	r0, [pc, #48]	; (8006618 <prvInitialiseTaskLists+0x6c>)
 80065e6:	f7fe fa45 	bl	8004a74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80065ea:	480c      	ldr	r0, [pc, #48]	; (800661c <prvInitialiseTaskLists+0x70>)
 80065ec:	f7fe fa42 	bl	8004a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80065f0:	480b      	ldr	r0, [pc, #44]	; (8006620 <prvInitialiseTaskLists+0x74>)
 80065f2:	f7fe fa3f 	bl	8004a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80065f6:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <prvInitialiseTaskLists+0x78>)
 80065f8:	4a05      	ldr	r2, [pc, #20]	; (8006610 <prvInitialiseTaskLists+0x64>)
 80065fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80065fc:	4b0a      	ldr	r3, [pc, #40]	; (8006628 <prvInitialiseTaskLists+0x7c>)
 80065fe:	4a05      	ldr	r2, [pc, #20]	; (8006614 <prvInitialiseTaskLists+0x68>)
 8006600:	601a      	str	r2, [r3, #0]
}
 8006602:	bf00      	nop
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	20000940 	.word	0x20000940
 8006610:	200009cc 	.word	0x200009cc
 8006614:	200009e0 	.word	0x200009e0
 8006618:	200009fc 	.word	0x200009fc
 800661c:	20000a10 	.word	0x20000a10
 8006620:	20000a28 	.word	0x20000a28
 8006624:	200009f4 	.word	0x200009f4
 8006628:	200009f8 	.word	0x200009f8

0800662c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006632:	e019      	b.n	8006668 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006634:	f000 ff96 	bl	8007564 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006638:	4b10      	ldr	r3, [pc, #64]	; (800667c <prvCheckTasksWaitingTermination+0x50>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	3304      	adds	r3, #4
 8006644:	4618      	mov	r0, r3
 8006646:	f7fe fa9f 	bl	8004b88 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800664a:	4b0d      	ldr	r3, [pc, #52]	; (8006680 <prvCheckTasksWaitingTermination+0x54>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	3b01      	subs	r3, #1
 8006650:	4a0b      	ldr	r2, [pc, #44]	; (8006680 <prvCheckTasksWaitingTermination+0x54>)
 8006652:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006654:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <prvCheckTasksWaitingTermination+0x58>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3b01      	subs	r3, #1
 800665a:	4a0a      	ldr	r2, [pc, #40]	; (8006684 <prvCheckTasksWaitingTermination+0x58>)
 800665c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800665e:	f000 ffb1 	bl	80075c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f810 	bl	8006688 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006668:	4b06      	ldr	r3, [pc, #24]	; (8006684 <prvCheckTasksWaitingTermination+0x58>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d1e1      	bne.n	8006634 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006670:	bf00      	nop
 8006672:	bf00      	nop
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}
 800667a:	bf00      	nop
 800667c:	20000a10 	.word	0x20000a10
 8006680:	20000a3c 	.word	0x20000a3c
 8006684:	20000a24 	.word	0x20000a24

08006688 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006696:	2b00      	cmp	r3, #0
 8006698:	d108      	bne.n	80066ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669e:	4618      	mov	r0, r3
 80066a0:	f001 f94e 	bl	8007940 <vPortFree>
				vPortFree( pxTCB );
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f001 f94b 	bl	8007940 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80066aa:	e018      	b.n	80066de <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d103      	bne.n	80066be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f001 f942 	bl	8007940 <vPortFree>
	}
 80066bc:	e00f      	b.n	80066de <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d00a      	beq.n	80066de <prvDeleteTCB+0x56>
	__asm volatile
 80066c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066cc:	f383 8811 	msr	BASEPRI, r3
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	60fb      	str	r3, [r7, #12]
}
 80066da:	bf00      	nop
 80066dc:	e7fe      	b.n	80066dc <prvDeleteTCB+0x54>
	}
 80066de:	bf00      	nop
 80066e0:	3710      	adds	r7, #16
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
	...

080066e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80066ee:	4b0c      	ldr	r3, [pc, #48]	; (8006720 <prvResetNextTaskUnblockTime+0x38>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d104      	bne.n	8006702 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80066f8:	4b0a      	ldr	r3, [pc, #40]	; (8006724 <prvResetNextTaskUnblockTime+0x3c>)
 80066fa:	f04f 32ff 	mov.w	r2, #4294967295
 80066fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006700:	e008      	b.n	8006714 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006702:	4b07      	ldr	r3, [pc, #28]	; (8006720 <prvResetNextTaskUnblockTime+0x38>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	4a04      	ldr	r2, [pc, #16]	; (8006724 <prvResetNextTaskUnblockTime+0x3c>)
 8006712:	6013      	str	r3, [r2, #0]
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	200009f4 	.word	0x200009f4
 8006724:	20000a5c 	.word	0x20000a5c

08006728 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800672e:	4b0b      	ldr	r3, [pc, #44]	; (800675c <xTaskGetSchedulerState+0x34>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d102      	bne.n	800673c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006736:	2301      	movs	r3, #1
 8006738:	607b      	str	r3, [r7, #4]
 800673a:	e008      	b.n	800674e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800673c:	4b08      	ldr	r3, [pc, #32]	; (8006760 <xTaskGetSchedulerState+0x38>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d102      	bne.n	800674a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006744:	2302      	movs	r3, #2
 8006746:	607b      	str	r3, [r7, #4]
 8006748:	e001      	b.n	800674e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800674a:	2300      	movs	r3, #0
 800674c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800674e:	687b      	ldr	r3, [r7, #4]
	}
 8006750:	4618      	mov	r0, r3
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	20000a48 	.word	0x20000a48
 8006760:	20000a64 	.word	0x20000a64

08006764 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006770:	2300      	movs	r3, #0
 8006772:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d05e      	beq.n	8006838 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800677e:	4b31      	ldr	r3, [pc, #196]	; (8006844 <xTaskPriorityInherit+0xe0>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006784:	429a      	cmp	r2, r3
 8006786:	d24e      	bcs.n	8006826 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b00      	cmp	r3, #0
 800678e:	db06      	blt.n	800679e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006790:	4b2c      	ldr	r3, [pc, #176]	; (8006844 <xTaskPriorityInherit+0xe0>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006796:	f1c3 0207 	rsb	r2, r3, #7
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	6959      	ldr	r1, [r3, #20]
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067a6:	4613      	mov	r3, r2
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	4413      	add	r3, r2
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4a26      	ldr	r2, [pc, #152]	; (8006848 <xTaskPriorityInherit+0xe4>)
 80067b0:	4413      	add	r3, r2
 80067b2:	4299      	cmp	r1, r3
 80067b4:	d12f      	bne.n	8006816 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	3304      	adds	r3, #4
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fe f9e4 	bl	8004b88 <uxListRemove>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d10a      	bne.n	80067dc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ca:	2201      	movs	r2, #1
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	43da      	mvns	r2, r3
 80067d2:	4b1e      	ldr	r3, [pc, #120]	; (800684c <xTaskPriorityInherit+0xe8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4013      	ands	r3, r2
 80067d8:	4a1c      	ldr	r2, [pc, #112]	; (800684c <xTaskPriorityInherit+0xe8>)
 80067da:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80067dc:	4b19      	ldr	r3, [pc, #100]	; (8006844 <xTaskPriorityInherit+0xe0>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ea:	2201      	movs	r2, #1
 80067ec:	409a      	lsls	r2, r3
 80067ee:	4b17      	ldr	r3, [pc, #92]	; (800684c <xTaskPriorityInherit+0xe8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	4a15      	ldr	r2, [pc, #84]	; (800684c <xTaskPriorityInherit+0xe8>)
 80067f6:	6013      	str	r3, [r2, #0]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067fc:	4613      	mov	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	4a10      	ldr	r2, [pc, #64]	; (8006848 <xTaskPriorityInherit+0xe4>)
 8006806:	441a      	add	r2, r3
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	3304      	adds	r3, #4
 800680c:	4619      	mov	r1, r3
 800680e:	4610      	mov	r0, r2
 8006810:	f7fe f95d 	bl	8004ace <vListInsertEnd>
 8006814:	e004      	b.n	8006820 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006816:	4b0b      	ldr	r3, [pc, #44]	; (8006844 <xTaskPriorityInherit+0xe0>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006820:	2301      	movs	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	e008      	b.n	8006838 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800682a:	4b06      	ldr	r3, [pc, #24]	; (8006844 <xTaskPriorityInherit+0xe0>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006830:	429a      	cmp	r2, r3
 8006832:	d201      	bcs.n	8006838 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006834:	2301      	movs	r3, #1
 8006836:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006838:	68fb      	ldr	r3, [r7, #12]
	}
 800683a:	4618      	mov	r0, r3
 800683c:	3710      	adds	r7, #16
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	2000093c 	.word	0x2000093c
 8006848:	20000940 	.word	0x20000940
 800684c:	20000a44 	.word	0x20000a44

08006850 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006850:	b580      	push	{r7, lr}
 8006852:	b086      	sub	sp, #24
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800685c:	2300      	movs	r3, #0
 800685e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d06e      	beq.n	8006944 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006866:	4b3a      	ldr	r3, [pc, #232]	; (8006950 <xTaskPriorityDisinherit+0x100>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	429a      	cmp	r2, r3
 800686e:	d00a      	beq.n	8006886 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	60fb      	str	r3, [r7, #12]
}
 8006882:	bf00      	nop
 8006884:	e7fe      	b.n	8006884 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10a      	bne.n	80068a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	60bb      	str	r3, [r7, #8]
}
 80068a0:	bf00      	nop
 80068a2:	e7fe      	b.n	80068a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a8:	1e5a      	subs	r2, r3, #1
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d044      	beq.n	8006944 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d140      	bne.n	8006944 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	3304      	adds	r3, #4
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fe f95e 	bl	8004b88 <uxListRemove>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d115      	bne.n	80068fe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068d6:	491f      	ldr	r1, [pc, #124]	; (8006954 <xTaskPriorityDisinherit+0x104>)
 80068d8:	4613      	mov	r3, r2
 80068da:	009b      	lsls	r3, r3, #2
 80068dc:	4413      	add	r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	440b      	add	r3, r1
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10a      	bne.n	80068fe <xTaskPriorityDisinherit+0xae>
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ec:	2201      	movs	r2, #1
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	43da      	mvns	r2, r3
 80068f4:	4b18      	ldr	r3, [pc, #96]	; (8006958 <xTaskPriorityDisinherit+0x108>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4013      	ands	r3, r2
 80068fa:	4a17      	ldr	r2, [pc, #92]	; (8006958 <xTaskPriorityDisinherit+0x108>)
 80068fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800690a:	f1c3 0207 	rsb	r2, r3, #7
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006916:	2201      	movs	r2, #1
 8006918:	409a      	lsls	r2, r3
 800691a:	4b0f      	ldr	r3, [pc, #60]	; (8006958 <xTaskPriorityDisinherit+0x108>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4313      	orrs	r3, r2
 8006920:	4a0d      	ldr	r2, [pc, #52]	; (8006958 <xTaskPriorityDisinherit+0x108>)
 8006922:	6013      	str	r3, [r2, #0]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006928:	4613      	mov	r3, r2
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4a08      	ldr	r2, [pc, #32]	; (8006954 <xTaskPriorityDisinherit+0x104>)
 8006932:	441a      	add	r2, r3
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	3304      	adds	r3, #4
 8006938:	4619      	mov	r1, r3
 800693a:	4610      	mov	r0, r2
 800693c:	f7fe f8c7 	bl	8004ace <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006940:	2301      	movs	r3, #1
 8006942:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006944:	697b      	ldr	r3, [r7, #20]
	}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	2000093c 	.word	0x2000093c
 8006954:	20000940 	.word	0x20000940
 8006958:	20000a44 	.word	0x20000a44

0800695c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800695c:	b580      	push	{r7, lr}
 800695e:	b088      	sub	sp, #32
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800696a:	2301      	movs	r3, #1
 800696c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d077      	beq.n	8006a64 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10a      	bne.n	8006992 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	60fb      	str	r3, [r7, #12]
}
 800698e:	bf00      	nop
 8006990:	e7fe      	b.n	8006990 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	429a      	cmp	r2, r3
 800699a:	d902      	bls.n	80069a2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	61fb      	str	r3, [r7, #28]
 80069a0:	e002      	b.n	80069a8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ac:	69fa      	ldr	r2, [r7, #28]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d058      	beq.n	8006a64 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	d153      	bne.n	8006a64 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80069bc:	4b2b      	ldr	r3, [pc, #172]	; (8006a6c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d10a      	bne.n	80069dc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	60bb      	str	r3, [r7, #8]
}
 80069d8:	bf00      	nop
 80069da:	e7fe      	b.n	80069da <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	69fa      	ldr	r2, [r7, #28]
 80069e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	db04      	blt.n	80069fa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	f1c3 0207 	rsb	r2, r3, #7
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	6959      	ldr	r1, [r3, #20]
 80069fe:	693a      	ldr	r2, [r7, #16]
 8006a00:	4613      	mov	r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	4413      	add	r3, r2
 8006a06:	009b      	lsls	r3, r3, #2
 8006a08:	4a19      	ldr	r2, [pc, #100]	; (8006a70 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006a0a:	4413      	add	r3, r2
 8006a0c:	4299      	cmp	r1, r3
 8006a0e:	d129      	bne.n	8006a64 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	3304      	adds	r3, #4
 8006a14:	4618      	mov	r0, r3
 8006a16:	f7fe f8b7 	bl	8004b88 <uxListRemove>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10a      	bne.n	8006a36 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a24:	2201      	movs	r2, #1
 8006a26:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2a:	43da      	mvns	r2, r3
 8006a2c:	4b11      	ldr	r3, [pc, #68]	; (8006a74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4013      	ands	r3, r2
 8006a32:	4a10      	ldr	r2, [pc, #64]	; (8006a74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a34:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	409a      	lsls	r2, r3
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	4a0b      	ldr	r2, [pc, #44]	; (8006a74 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8006a46:	6013      	str	r3, [r2, #0]
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	4a06      	ldr	r2, [pc, #24]	; (8006a70 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006a56:	441a      	add	r2, r3
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	3304      	adds	r3, #4
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	4610      	mov	r0, r2
 8006a60:	f7fe f835 	bl	8004ace <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a64:	bf00      	nop
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	2000093c 	.word	0x2000093c
 8006a70:	20000940 	.word	0x20000940
 8006a74:	20000a44 	.word	0x20000a44

08006a78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006a7c:	4b07      	ldr	r3, [pc, #28]	; (8006a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d004      	beq.n	8006a8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006a84:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a8a:	3201      	adds	r2, #1
 8006a8c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8006a8e:	4b03      	ldr	r3, [pc, #12]	; (8006a9c <pvTaskIncrementMutexHeldCount+0x24>)
 8006a90:	681b      	ldr	r3, [r3, #0]
	}
 8006a92:	4618      	mov	r0, r3
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	2000093c 	.word	0x2000093c

08006aa0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006aaa:	4b29      	ldr	r3, [pc, #164]	; (8006b50 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ab0:	4b28      	ldr	r3, [pc, #160]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f7fe f866 	bl	8004b88 <uxListRemove>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10b      	bne.n	8006ada <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006ac2:	4b24      	ldr	r3, [pc, #144]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac8:	2201      	movs	r2, #1
 8006aca:	fa02 f303 	lsl.w	r3, r2, r3
 8006ace:	43da      	mvns	r2, r3
 8006ad0:	4b21      	ldr	r3, [pc, #132]	; (8006b58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	4a20      	ldr	r2, [pc, #128]	; (8006b58 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006ad8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae0:	d10a      	bne.n	8006af8 <prvAddCurrentTaskToDelayedList+0x58>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d007      	beq.n	8006af8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ae8:	4b1a      	ldr	r3, [pc, #104]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	3304      	adds	r3, #4
 8006aee:	4619      	mov	r1, r3
 8006af0:	481a      	ldr	r0, [pc, #104]	; (8006b5c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006af2:	f7fd ffec 	bl	8004ace <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006af6:	e026      	b.n	8006b46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4413      	add	r3, r2
 8006afe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b00:	4b14      	ldr	r3, [pc, #80]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68ba      	ldr	r2, [r7, #8]
 8006b06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b08:	68ba      	ldr	r2, [r7, #8]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d209      	bcs.n	8006b24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b10:	4b13      	ldr	r3, [pc, #76]	; (8006b60 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	4b0f      	ldr	r3, [pc, #60]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3304      	adds	r3, #4
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	4610      	mov	r0, r2
 8006b1e:	f7fd fffa 	bl	8004b16 <vListInsert>
}
 8006b22:	e010      	b.n	8006b46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b24:	4b0f      	ldr	r3, [pc, #60]	; (8006b64 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	4619      	mov	r1, r3
 8006b30:	4610      	mov	r0, r2
 8006b32:	f7fd fff0 	bl	8004b16 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b36:	4b0c      	ldr	r3, [pc, #48]	; (8006b68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d202      	bcs.n	8006b46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006b40:	4a09      	ldr	r2, [pc, #36]	; (8006b68 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	6013      	str	r3, [r2, #0]
}
 8006b46:	bf00      	nop
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000a40 	.word	0x20000a40
 8006b54:	2000093c 	.word	0x2000093c
 8006b58:	20000a44 	.word	0x20000a44
 8006b5c:	20000a28 	.word	0x20000a28
 8006b60:	200009f8 	.word	0x200009f8
 8006b64:	200009f4 	.word	0x200009f4
 8006b68:	20000a5c 	.word	0x20000a5c

08006b6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08a      	sub	sp, #40	; 0x28
 8006b70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006b76:	f000 fb85 	bl	8007284 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006b7a:	4b1c      	ldr	r3, [pc, #112]	; (8006bec <xTimerCreateTimerTask+0x80>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d021      	beq.n	8006bc6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006b86:	2300      	movs	r3, #0
 8006b88:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006b8a:	1d3a      	adds	r2, r7, #4
 8006b8c:	f107 0108 	add.w	r1, r7, #8
 8006b90:	f107 030c 	add.w	r3, r7, #12
 8006b94:	4618      	mov	r0, r3
 8006b96:	f7fa f949 	bl	8000e2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006b9a:	6879      	ldr	r1, [r7, #4]
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	9202      	str	r2, [sp, #8]
 8006ba2:	9301      	str	r3, [sp, #4]
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	9300      	str	r3, [sp, #0]
 8006ba8:	2300      	movs	r3, #0
 8006baa:	460a      	mov	r2, r1
 8006bac:	4910      	ldr	r1, [pc, #64]	; (8006bf0 <xTimerCreateTimerTask+0x84>)
 8006bae:	4811      	ldr	r0, [pc, #68]	; (8006bf4 <xTimerCreateTimerTask+0x88>)
 8006bb0:	f7fe ffb2 	bl	8005b18 <xTaskCreateStatic>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	4a10      	ldr	r2, [pc, #64]	; (8006bf8 <xTimerCreateTimerTask+0x8c>)
 8006bb8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006bba:	4b0f      	ldr	r3, [pc, #60]	; (8006bf8 <xTimerCreateTimerTask+0x8c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d001      	beq.n	8006bc6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10a      	bne.n	8006be2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	613b      	str	r3, [r7, #16]
}
 8006bde:	bf00      	nop
 8006be0:	e7fe      	b.n	8006be0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006be2:	697b      	ldr	r3, [r7, #20]
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3718      	adds	r7, #24
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}
 8006bec:	20000a98 	.word	0x20000a98
 8006bf0:	08008ca4 	.word	0x08008ca4
 8006bf4:	08006e65 	.word	0x08006e65
 8006bf8:	20000a9c 	.word	0x20000a9c

08006bfc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af02      	add	r7, sp, #8
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006c0a:	2028      	movs	r0, #40	; 0x28
 8006c0c:	f000 fdcc 	bl	80077a8 <pvPortMalloc>
 8006c10:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00d      	beq.n	8006c34 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	9301      	str	r3, [sp, #4]
 8006c24:	6a3b      	ldr	r3, [r7, #32]
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 f843 	bl	8006cba <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006c34:	697b      	ldr	r3, [r7, #20]
	}
 8006c36:	4618      	mov	r0, r3
 8006c38:	3718      	adds	r7, #24
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b08a      	sub	sp, #40	; 0x28
 8006c42:	af02      	add	r7, sp, #8
 8006c44:	60f8      	str	r0, [r7, #12]
 8006c46:	60b9      	str	r1, [r7, #8]
 8006c48:	607a      	str	r2, [r7, #4]
 8006c4a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8006c4c:	2328      	movs	r3, #40	; 0x28
 8006c4e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	2b28      	cmp	r3, #40	; 0x28
 8006c54:	d00a      	beq.n	8006c6c <xTimerCreateStatic+0x2e>
	__asm volatile
 8006c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c5a:	f383 8811 	msr	BASEPRI, r3
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f3bf 8f4f 	dsb	sy
 8006c66:	61bb      	str	r3, [r7, #24]
}
 8006c68:	bf00      	nop
 8006c6a:	e7fe      	b.n	8006c6a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006c6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8006c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d10a      	bne.n	8006c8a <xTimerCreateStatic+0x4c>
	__asm volatile
 8006c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c78:	f383 8811 	msr	BASEPRI, r3
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	f3bf 8f4f 	dsb	sy
 8006c84:	617b      	str	r3, [r7, #20]
}
 8006c86:	bf00      	nop
 8006c88:	e7fe      	b.n	8006c88 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8006c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d00d      	beq.n	8006cb0 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	9301      	str	r3, [sp, #4]
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	9300      	str	r3, [sp, #0]
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	68b9      	ldr	r1, [r7, #8]
 8006caa:	68f8      	ldr	r0, [r7, #12]
 8006cac:	f000 f805 	bl	8006cba <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006cb0:	69fb      	ldr	r3, [r7, #28]
	}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3720      	adds	r7, #32
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b086      	sub	sp, #24
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	60f8      	str	r0, [r7, #12]
 8006cc2:	60b9      	str	r1, [r7, #8]
 8006cc4:	607a      	str	r2, [r7, #4]
 8006cc6:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10a      	bne.n	8006ce4 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	617b      	str	r3, [r7, #20]
}
 8006ce0:	bf00      	nop
 8006ce2:	e7fe      	b.n	8006ce2 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d01e      	beq.n	8006d28 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006cea:	f000 facb 	bl	8007284 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cf6:	68ba      	ldr	r2, [r7, #8]
 8006cf8:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	683a      	ldr	r2, [r7, #0]
 8006cfe:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d02:	6a3a      	ldr	r2, [r7, #32]
 8006d04:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	3304      	adds	r3, #4
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7fd fed2 	bl	8004ab4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006d1c:	f043 0304 	orr.w	r3, r3, #4
 8006d20:	b2da      	uxtb	r2, r3
 8006d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006d28:	bf00      	nop
 8006d2a:	3718      	adds	r7, #24
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b08a      	sub	sp, #40	; 0x28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
 8006d3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d10a      	bne.n	8006d5e <xTimerGenericCommand+0x2e>
	__asm volatile
 8006d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4c:	f383 8811 	msr	BASEPRI, r3
 8006d50:	f3bf 8f6f 	isb	sy
 8006d54:	f3bf 8f4f 	dsb	sy
 8006d58:	623b      	str	r3, [r7, #32]
}
 8006d5a:	bf00      	nop
 8006d5c:	e7fe      	b.n	8006d5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d5e:	4b1a      	ldr	r3, [pc, #104]	; (8006dc8 <xTimerGenericCommand+0x98>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d02a      	beq.n	8006dbc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2b05      	cmp	r3, #5
 8006d76:	dc18      	bgt.n	8006daa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d78:	f7ff fcd6 	bl	8006728 <xTaskGetSchedulerState>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d109      	bne.n	8006d96 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d82:	4b11      	ldr	r3, [pc, #68]	; (8006dc8 <xTimerGenericCommand+0x98>)
 8006d84:	6818      	ldr	r0, [r3, #0]
 8006d86:	f107 0114 	add.w	r1, r7, #20
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d8e:	f7fe f8ab 	bl	8004ee8 <xQueueGenericSend>
 8006d92:	6278      	str	r0, [r7, #36]	; 0x24
 8006d94:	e012      	b.n	8006dbc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d96:	4b0c      	ldr	r3, [pc, #48]	; (8006dc8 <xTimerGenericCommand+0x98>)
 8006d98:	6818      	ldr	r0, [r3, #0]
 8006d9a:	f107 0114 	add.w	r1, r7, #20
 8006d9e:	2300      	movs	r3, #0
 8006da0:	2200      	movs	r2, #0
 8006da2:	f7fe f8a1 	bl	8004ee8 <xQueueGenericSend>
 8006da6:	6278      	str	r0, [r7, #36]	; 0x24
 8006da8:	e008      	b.n	8006dbc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006daa:	4b07      	ldr	r3, [pc, #28]	; (8006dc8 <xTimerGenericCommand+0x98>)
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	f107 0114 	add.w	r1, r7, #20
 8006db2:	2300      	movs	r3, #0
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	f7fe f995 	bl	80050e4 <xQueueGenericSendFromISR>
 8006dba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3728      	adds	r7, #40	; 0x28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	20000a98 	.word	0x20000a98

08006dcc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b088      	sub	sp, #32
 8006dd0:	af02      	add	r7, sp, #8
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dd6:	4b22      	ldr	r3, [pc, #136]	; (8006e60 <prvProcessExpiredTimer+0x94>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	3304      	adds	r3, #4
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7fd fecf 	bl	8004b88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006df0:	f003 0304 	and.w	r3, r3, #4
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d022      	beq.n	8006e3e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006df8:	697b      	ldr	r3, [r7, #20]
 8006dfa:	699a      	ldr	r2, [r3, #24]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	18d1      	adds	r1, r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	683a      	ldr	r2, [r7, #0]
 8006e04:	6978      	ldr	r0, [r7, #20]
 8006e06:	f000 f8d1 	bl	8006fac <prvInsertTimerInActiveList>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d01f      	beq.n	8006e50 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e10:	2300      	movs	r3, #0
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	2300      	movs	r3, #0
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	2100      	movs	r1, #0
 8006e1a:	6978      	ldr	r0, [r7, #20]
 8006e1c:	f7ff ff88 	bl	8006d30 <xTimerGenericCommand>
 8006e20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d113      	bne.n	8006e50 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	60fb      	str	r3, [r7, #12]
}
 8006e3a:	bf00      	nop
 8006e3c:	e7fe      	b.n	8006e3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e44:	f023 0301 	bic.w	r3, r3, #1
 8006e48:	b2da      	uxtb	r2, r3
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	6978      	ldr	r0, [r7, #20]
 8006e56:	4798      	blx	r3
}
 8006e58:	bf00      	nop
 8006e5a:	3718      	adds	r7, #24
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	20000a90 	.word	0x20000a90

08006e64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e6c:	f107 0308 	add.w	r3, r7, #8
 8006e70:	4618      	mov	r0, r3
 8006e72:	f000 f857 	bl	8006f24 <prvGetNextExpireTime>
 8006e76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	4619      	mov	r1, r3
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f000 f803 	bl	8006e88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e82:	f000 f8d5 	bl	8007030 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e86:	e7f1      	b.n	8006e6c <prvTimerTask+0x8>

08006e88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e92:	f7ff f86f 	bl	8005f74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e96:	f107 0308 	add.w	r3, r7, #8
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 f866 	bl	8006f6c <prvSampleTimeNow>
 8006ea0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d130      	bne.n	8006f0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10a      	bne.n	8006ec4 <prvProcessTimerOrBlockTask+0x3c>
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d806      	bhi.n	8006ec4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006eb6:	f7ff f86b 	bl	8005f90 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006eba:	68f9      	ldr	r1, [r7, #12]
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7ff ff85 	bl	8006dcc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ec2:	e024      	b.n	8006f0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d008      	beq.n	8006edc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006eca:	4b13      	ldr	r3, [pc, #76]	; (8006f18 <prvProcessTimerOrBlockTask+0x90>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d101      	bne.n	8006ed8 <prvProcessTimerOrBlockTask+0x50>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e000      	b.n	8006eda <prvProcessTimerOrBlockTask+0x52>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006edc:	4b0f      	ldr	r3, [pc, #60]	; (8006f1c <prvProcessTimerOrBlockTask+0x94>)
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	4619      	mov	r1, r3
 8006eea:	f7fe fde1 	bl	8005ab0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006eee:	f7ff f84f 	bl	8005f90 <xTaskResumeAll>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10a      	bne.n	8006f0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006ef8:	4b09      	ldr	r3, [pc, #36]	; (8006f20 <prvProcessTimerOrBlockTask+0x98>)
 8006efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006efe:	601a      	str	r2, [r3, #0]
 8006f00:	f3bf 8f4f 	dsb	sy
 8006f04:	f3bf 8f6f 	isb	sy
}
 8006f08:	e001      	b.n	8006f0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f0a:	f7ff f841 	bl	8005f90 <xTaskResumeAll>
}
 8006f0e:	bf00      	nop
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	20000a94 	.word	0x20000a94
 8006f1c:	20000a98 	.word	0x20000a98
 8006f20:	e000ed04 	.word	0xe000ed04

08006f24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006f2c:	4b0e      	ldr	r3, [pc, #56]	; (8006f68 <prvGetNextExpireTime+0x44>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <prvGetNextExpireTime+0x16>
 8006f36:	2201      	movs	r2, #1
 8006f38:	e000      	b.n	8006f3c <prvGetNextExpireTime+0x18>
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d105      	bne.n	8006f54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f48:	4b07      	ldr	r3, [pc, #28]	; (8006f68 <prvGetNextExpireTime+0x44>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	60fb      	str	r3, [r7, #12]
 8006f52:	e001      	b.n	8006f58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f58:	68fb      	ldr	r3, [r7, #12]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3714      	adds	r7, #20
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	20000a90 	.word	0x20000a90

08006f6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f74:	f7ff f8a8 	bl	80060c8 <xTaskGetTickCount>
 8006f78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f7a:	4b0b      	ldr	r3, [pc, #44]	; (8006fa8 <prvSampleTimeNow+0x3c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d205      	bcs.n	8006f90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f84:	f000 f91a 	bl	80071bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	e002      	b.n	8006f96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f96:	4a04      	ldr	r2, [pc, #16]	; (8006fa8 <prvSampleTimeNow+0x3c>)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20000aa0 	.word	0x20000aa0

08006fac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
 8006fb8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d812      	bhi.n	8006ff8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	1ad2      	subs	r2, r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d302      	bcc.n	8006fe6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	617b      	str	r3, [r7, #20]
 8006fe4:	e01b      	b.n	800701e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006fe6:	4b10      	ldr	r3, [pc, #64]	; (8007028 <prvInsertTimerInActiveList+0x7c>)
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3304      	adds	r3, #4
 8006fee:	4619      	mov	r1, r3
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	f7fd fd90 	bl	8004b16 <vListInsert>
 8006ff6:	e012      	b.n	800701e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d206      	bcs.n	800700e <prvInsertTimerInActiveList+0x62>
 8007000:	68ba      	ldr	r2, [r7, #8]
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d302      	bcc.n	800700e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007008:	2301      	movs	r3, #1
 800700a:	617b      	str	r3, [r7, #20]
 800700c:	e007      	b.n	800701e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800700e:	4b07      	ldr	r3, [pc, #28]	; (800702c <prvInsertTimerInActiveList+0x80>)
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3304      	adds	r3, #4
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f7fd fd7c 	bl	8004b16 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800701e:	697b      	ldr	r3, [r7, #20]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	20000a94 	.word	0x20000a94
 800702c:	20000a90 	.word	0x20000a90

08007030 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b08c      	sub	sp, #48	; 0x30
 8007034:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007036:	e0ae      	b.n	8007196 <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f2c0 80ab 	blt.w	8007196 <prvProcessReceivedCommands+0x166>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d004      	beq.n	8007056 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800704c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704e:	3304      	adds	r3, #4
 8007050:	4618      	mov	r0, r3
 8007052:	f7fd fd99 	bl	8004b88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007056:	1d3b      	adds	r3, r7, #4
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff ff87 	bl	8006f6c <prvSampleTimeNow>
 800705e:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	2b09      	cmp	r3, #9
 8007064:	f200 8096 	bhi.w	8007194 <prvProcessReceivedCommands+0x164>
 8007068:	a201      	add	r2, pc, #4	; (adr r2, 8007070 <prvProcessReceivedCommands+0x40>)
 800706a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706e:	bf00      	nop
 8007070:	08007099 	.word	0x08007099
 8007074:	08007099 	.word	0x08007099
 8007078:	08007099 	.word	0x08007099
 800707c:	0800710d 	.word	0x0800710d
 8007080:	08007121 	.word	0x08007121
 8007084:	0800716b 	.word	0x0800716b
 8007088:	08007099 	.word	0x08007099
 800708c:	08007099 	.word	0x08007099
 8007090:	0800710d 	.word	0x0800710d
 8007094:	08007121 	.word	0x08007121
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800709e:	f043 0301 	orr.w	r3, r3, #1
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	18d1      	adds	r1, r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6a3a      	ldr	r2, [r7, #32]
 80070b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070b8:	f7ff ff78 	bl	8006fac <prvInsertTimerInActiveList>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d069      	beq.n	8007196 <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c4:	6a1b      	ldr	r3, [r3, #32]
 80070c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80070d0:	f003 0304 	and.w	r3, r3, #4
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d05e      	beq.n	8007196 <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	441a      	add	r2, r3
 80070e0:	2300      	movs	r3, #0
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	2300      	movs	r3, #0
 80070e6:	2100      	movs	r1, #0
 80070e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070ea:	f7ff fe21 	bl	8006d30 <xTimerGenericCommand>
 80070ee:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d14f      	bne.n	8007196 <prvProcessReceivedCommands+0x166>
	__asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	61bb      	str	r3, [r7, #24]
}
 8007108:	bf00      	nop
 800710a:	e7fe      	b.n	800710a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800710c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007112:	f023 0301 	bic.w	r3, r3, #1
 8007116:	b2da      	uxtb	r2, r3
 8007118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800711e:	e03a      	b.n	8007196 <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007122:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007126:	f043 0301 	orr.w	r3, r3, #1
 800712a:	b2da      	uxtb	r2, r3
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007136:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10a      	bne.n	8007156 <prvProcessReceivedCommands+0x126>
	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	617b      	str	r3, [r7, #20]
}
 8007152:	bf00      	nop
 8007154:	e7fe      	b.n	8007154 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007158:	699a      	ldr	r2, [r3, #24]
 800715a:	6a3b      	ldr	r3, [r7, #32]
 800715c:	18d1      	adds	r1, r2, r3
 800715e:	6a3b      	ldr	r3, [r7, #32]
 8007160:	6a3a      	ldr	r2, [r7, #32]
 8007162:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007164:	f7ff ff22 	bl	8006fac <prvInsertTimerInActiveList>
					break;
 8007168:	e015      	b.n	8007196 <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800716a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007170:	f003 0302 	and.w	r3, r3, #2
 8007174:	2b00      	cmp	r3, #0
 8007176:	d103      	bne.n	8007180 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 8007178:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800717a:	f000 fbe1 	bl	8007940 <vPortFree>
 800717e:	e00a      	b.n	8007196 <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007186:	f023 0301 	bic.w	r3, r3, #1
 800718a:	b2da      	uxtb	r2, r3
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007192:	e000      	b.n	8007196 <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
 8007194:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007196:	4b08      	ldr	r3, [pc, #32]	; (80071b8 <prvProcessReceivedCommands+0x188>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f107 0108 	add.w	r1, r7, #8
 800719e:	2200      	movs	r2, #0
 80071a0:	4618      	mov	r0, r3
 80071a2:	f7fe f8c7 	bl	8005334 <xQueueReceive>
 80071a6:	4603      	mov	r3, r0
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f47f af45 	bne.w	8007038 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80071ae:	bf00      	nop
 80071b0:	bf00      	nop
 80071b2:	3728      	adds	r7, #40	; 0x28
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	20000a98 	.word	0x20000a98

080071bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b088      	sub	sp, #32
 80071c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071c2:	e048      	b.n	8007256 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071c4:	4b2d      	ldr	r3, [pc, #180]	; (800727c <prvSwitchTimerLists+0xc0>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071ce:	4b2b      	ldr	r3, [pc, #172]	; (800727c <prvSwitchTimerLists+0xc0>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	3304      	adds	r3, #4
 80071dc:	4618      	mov	r0, r3
 80071de:	f7fd fcd3 	bl	8004b88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80071f0:	f003 0304 	and.w	r3, r3, #4
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d02e      	beq.n	8007256 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	693a      	ldr	r2, [r7, #16]
 80071fe:	4413      	add	r3, r2
 8007200:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007202:	68ba      	ldr	r2, [r7, #8]
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	429a      	cmp	r2, r3
 8007208:	d90e      	bls.n	8007228 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	68ba      	ldr	r2, [r7, #8]
 800720e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007216:	4b19      	ldr	r3, [pc, #100]	; (800727c <prvSwitchTimerLists+0xc0>)
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	3304      	adds	r3, #4
 800721e:	4619      	mov	r1, r3
 8007220:	4610      	mov	r0, r2
 8007222:	f7fd fc78 	bl	8004b16 <vListInsert>
 8007226:	e016      	b.n	8007256 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007228:	2300      	movs	r3, #0
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	2300      	movs	r3, #0
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	2100      	movs	r1, #0
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f7ff fd7c 	bl	8006d30 <xTimerGenericCommand>
 8007238:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d10a      	bne.n	8007256 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007244:	f383 8811 	msr	BASEPRI, r3
 8007248:	f3bf 8f6f 	isb	sy
 800724c:	f3bf 8f4f 	dsb	sy
 8007250:	603b      	str	r3, [r7, #0]
}
 8007252:	bf00      	nop
 8007254:	e7fe      	b.n	8007254 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007256:	4b09      	ldr	r3, [pc, #36]	; (800727c <prvSwitchTimerLists+0xc0>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d1b1      	bne.n	80071c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007260:	4b06      	ldr	r3, [pc, #24]	; (800727c <prvSwitchTimerLists+0xc0>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007266:	4b06      	ldr	r3, [pc, #24]	; (8007280 <prvSwitchTimerLists+0xc4>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a04      	ldr	r2, [pc, #16]	; (800727c <prvSwitchTimerLists+0xc0>)
 800726c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800726e:	4a04      	ldr	r2, [pc, #16]	; (8007280 <prvSwitchTimerLists+0xc4>)
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	6013      	str	r3, [r2, #0]
}
 8007274:	bf00      	nop
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	20000a90 	.word	0x20000a90
 8007280:	20000a94 	.word	0x20000a94

08007284 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800728a:	f000 f96b 	bl	8007564 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800728e:	4b15      	ldr	r3, [pc, #84]	; (80072e4 <prvCheckForValidListAndQueue+0x60>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d120      	bne.n	80072d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007296:	4814      	ldr	r0, [pc, #80]	; (80072e8 <prvCheckForValidListAndQueue+0x64>)
 8007298:	f7fd fbec 	bl	8004a74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800729c:	4813      	ldr	r0, [pc, #76]	; (80072ec <prvCheckForValidListAndQueue+0x68>)
 800729e:	f7fd fbe9 	bl	8004a74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80072a2:	4b13      	ldr	r3, [pc, #76]	; (80072f0 <prvCheckForValidListAndQueue+0x6c>)
 80072a4:	4a10      	ldr	r2, [pc, #64]	; (80072e8 <prvCheckForValidListAndQueue+0x64>)
 80072a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80072a8:	4b12      	ldr	r3, [pc, #72]	; (80072f4 <prvCheckForValidListAndQueue+0x70>)
 80072aa:	4a10      	ldr	r2, [pc, #64]	; (80072ec <prvCheckForValidListAndQueue+0x68>)
 80072ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80072ae:	2300      	movs	r3, #0
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	4b11      	ldr	r3, [pc, #68]	; (80072f8 <prvCheckForValidListAndQueue+0x74>)
 80072b4:	4a11      	ldr	r2, [pc, #68]	; (80072fc <prvCheckForValidListAndQueue+0x78>)
 80072b6:	210c      	movs	r1, #12
 80072b8:	200a      	movs	r0, #10
 80072ba:	f7fd fcf7 	bl	8004cac <xQueueGenericCreateStatic>
 80072be:	4603      	mov	r3, r0
 80072c0:	4a08      	ldr	r2, [pc, #32]	; (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80072c4:	4b07      	ldr	r3, [pc, #28]	; (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d005      	beq.n	80072d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80072cc:	4b05      	ldr	r3, [pc, #20]	; (80072e4 <prvCheckForValidListAndQueue+0x60>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	490b      	ldr	r1, [pc, #44]	; (8007300 <prvCheckForValidListAndQueue+0x7c>)
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fe fbc2 	bl	8005a5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072d8:	f000 f974 	bl	80075c4 <vPortExitCritical>
}
 80072dc:	bf00      	nop
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	20000a98 	.word	0x20000a98
 80072e8:	20000a68 	.word	0x20000a68
 80072ec:	20000a7c 	.word	0x20000a7c
 80072f0:	20000a90 	.word	0x20000a90
 80072f4:	20000a94 	.word	0x20000a94
 80072f8:	20000b1c 	.word	0x20000b1c
 80072fc:	20000aa4 	.word	0x20000aa4
 8007300:	08008cac 	.word	0x08008cac

08007304 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	3b04      	subs	r3, #4
 8007314:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800731c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	3b04      	subs	r3, #4
 8007322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f023 0201 	bic.w	r2, r3, #1
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	3b04      	subs	r3, #4
 8007332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007334:	4a0c      	ldr	r2, [pc, #48]	; (8007368 <pxPortInitialiseStack+0x64>)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3b14      	subs	r3, #20
 800733e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3b04      	subs	r3, #4
 800734a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f06f 0202 	mvn.w	r2, #2
 8007352:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	3b20      	subs	r3, #32
 8007358:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800735a:	68fb      	ldr	r3, [r7, #12]
}
 800735c:	4618      	mov	r0, r3
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr
 8007368:	0800736d 	.word	0x0800736d

0800736c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800736c:	b480      	push	{r7}
 800736e:	b085      	sub	sp, #20
 8007370:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007372:	2300      	movs	r3, #0
 8007374:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007376:	4b12      	ldr	r3, [pc, #72]	; (80073c0 <prvTaskExitError+0x54>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737e:	d00a      	beq.n	8007396 <prvTaskExitError+0x2a>
	__asm volatile
 8007380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007384:	f383 8811 	msr	BASEPRI, r3
 8007388:	f3bf 8f6f 	isb	sy
 800738c:	f3bf 8f4f 	dsb	sy
 8007390:	60fb      	str	r3, [r7, #12]
}
 8007392:	bf00      	nop
 8007394:	e7fe      	b.n	8007394 <prvTaskExitError+0x28>
	__asm volatile
 8007396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739a:	f383 8811 	msr	BASEPRI, r3
 800739e:	f3bf 8f6f 	isb	sy
 80073a2:	f3bf 8f4f 	dsb	sy
 80073a6:	60bb      	str	r3, [r7, #8]
}
 80073a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80073aa:	bf00      	nop
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0fc      	beq.n	80073ac <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	3714      	adds	r7, #20
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr
 80073c0:	2000000c 	.word	0x2000000c
	...

080073d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073d0:	4b07      	ldr	r3, [pc, #28]	; (80073f0 <pxCurrentTCBConst2>)
 80073d2:	6819      	ldr	r1, [r3, #0]
 80073d4:	6808      	ldr	r0, [r1, #0]
 80073d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073da:	f380 8809 	msr	PSP, r0
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f04f 0000 	mov.w	r0, #0
 80073e6:	f380 8811 	msr	BASEPRI, r0
 80073ea:	4770      	bx	lr
 80073ec:	f3af 8000 	nop.w

080073f0 <pxCurrentTCBConst2>:
 80073f0:	2000093c 	.word	0x2000093c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop

080073f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073f8:	4808      	ldr	r0, [pc, #32]	; (800741c <prvPortStartFirstTask+0x24>)
 80073fa:	6800      	ldr	r0, [r0, #0]
 80073fc:	6800      	ldr	r0, [r0, #0]
 80073fe:	f380 8808 	msr	MSP, r0
 8007402:	f04f 0000 	mov.w	r0, #0
 8007406:	f380 8814 	msr	CONTROL, r0
 800740a:	b662      	cpsie	i
 800740c:	b661      	cpsie	f
 800740e:	f3bf 8f4f 	dsb	sy
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	df00      	svc	0
 8007418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800741a:	bf00      	nop
 800741c:	e000ed08 	.word	0xe000ed08

08007420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b086      	sub	sp, #24
 8007424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007426:	4b46      	ldr	r3, [pc, #280]	; (8007540 <xPortStartScheduler+0x120>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a46      	ldr	r2, [pc, #280]	; (8007544 <xPortStartScheduler+0x124>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d10a      	bne.n	8007446 <xPortStartScheduler+0x26>
	__asm volatile
 8007430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007434:	f383 8811 	msr	BASEPRI, r3
 8007438:	f3bf 8f6f 	isb	sy
 800743c:	f3bf 8f4f 	dsb	sy
 8007440:	613b      	str	r3, [r7, #16]
}
 8007442:	bf00      	nop
 8007444:	e7fe      	b.n	8007444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007446:	4b3e      	ldr	r3, [pc, #248]	; (8007540 <xPortStartScheduler+0x120>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a3f      	ldr	r2, [pc, #252]	; (8007548 <xPortStartScheduler+0x128>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d10a      	bne.n	8007466 <xPortStartScheduler+0x46>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	60fb      	str	r3, [r7, #12]
}
 8007462:	bf00      	nop
 8007464:	e7fe      	b.n	8007464 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007466:	4b39      	ldr	r3, [pc, #228]	; (800754c <xPortStartScheduler+0x12c>)
 8007468:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	b2db      	uxtb	r3, r3
 8007470:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	22ff      	movs	r2, #255	; 0xff
 8007476:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007480:	78fb      	ldrb	r3, [r7, #3]
 8007482:	b2db      	uxtb	r3, r3
 8007484:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007488:	b2da      	uxtb	r2, r3
 800748a:	4b31      	ldr	r3, [pc, #196]	; (8007550 <xPortStartScheduler+0x130>)
 800748c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800748e:	4b31      	ldr	r3, [pc, #196]	; (8007554 <xPortStartScheduler+0x134>)
 8007490:	2207      	movs	r2, #7
 8007492:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007494:	e009      	b.n	80074aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007496:	4b2f      	ldr	r3, [pc, #188]	; (8007554 <xPortStartScheduler+0x134>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3b01      	subs	r3, #1
 800749c:	4a2d      	ldr	r2, [pc, #180]	; (8007554 <xPortStartScheduler+0x134>)
 800749e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80074a0:	78fb      	ldrb	r3, [r7, #3]
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	005b      	lsls	r3, r3, #1
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074aa:	78fb      	ldrb	r3, [r7, #3]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b2:	2b80      	cmp	r3, #128	; 0x80
 80074b4:	d0ef      	beq.n	8007496 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80074b6:	4b27      	ldr	r3, [pc, #156]	; (8007554 <xPortStartScheduler+0x134>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f1c3 0307 	rsb	r3, r3, #7
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d00a      	beq.n	80074d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c6:	f383 8811 	msr	BASEPRI, r3
 80074ca:	f3bf 8f6f 	isb	sy
 80074ce:	f3bf 8f4f 	dsb	sy
 80074d2:	60bb      	str	r3, [r7, #8]
}
 80074d4:	bf00      	nop
 80074d6:	e7fe      	b.n	80074d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074d8:	4b1e      	ldr	r3, [pc, #120]	; (8007554 <xPortStartScheduler+0x134>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	021b      	lsls	r3, r3, #8
 80074de:	4a1d      	ldr	r2, [pc, #116]	; (8007554 <xPortStartScheduler+0x134>)
 80074e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074e2:	4b1c      	ldr	r3, [pc, #112]	; (8007554 <xPortStartScheduler+0x134>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80074ea:	4a1a      	ldr	r2, [pc, #104]	; (8007554 <xPortStartScheduler+0x134>)
 80074ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074f6:	4b18      	ldr	r3, [pc, #96]	; (8007558 <xPortStartScheduler+0x138>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a17      	ldr	r2, [pc, #92]	; (8007558 <xPortStartScheduler+0x138>)
 80074fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007500:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007502:	4b15      	ldr	r3, [pc, #84]	; (8007558 <xPortStartScheduler+0x138>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a14      	ldr	r2, [pc, #80]	; (8007558 <xPortStartScheduler+0x138>)
 8007508:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800750c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800750e:	f000 f8dd 	bl	80076cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007512:	4b12      	ldr	r3, [pc, #72]	; (800755c <xPortStartScheduler+0x13c>)
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007518:	f000 f8fc 	bl	8007714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800751c:	4b10      	ldr	r3, [pc, #64]	; (8007560 <xPortStartScheduler+0x140>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a0f      	ldr	r2, [pc, #60]	; (8007560 <xPortStartScheduler+0x140>)
 8007522:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007526:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007528:	f7ff ff66 	bl	80073f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800752c:	f7fe fe94 	bl	8006258 <vTaskSwitchContext>
	prvTaskExitError();
 8007530:	f7ff ff1c 	bl	800736c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3718      	adds	r7, #24
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	e000ed00 	.word	0xe000ed00
 8007544:	410fc271 	.word	0x410fc271
 8007548:	410fc270 	.word	0x410fc270
 800754c:	e000e400 	.word	0xe000e400
 8007550:	20000b64 	.word	0x20000b64
 8007554:	20000b68 	.word	0x20000b68
 8007558:	e000ed20 	.word	0xe000ed20
 800755c:	2000000c 	.word	0x2000000c
 8007560:	e000ef34 	.word	0xe000ef34

08007564 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	607b      	str	r3, [r7, #4]
}
 800757c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800757e:	4b0f      	ldr	r3, [pc, #60]	; (80075bc <vPortEnterCritical+0x58>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	3301      	adds	r3, #1
 8007584:	4a0d      	ldr	r2, [pc, #52]	; (80075bc <vPortEnterCritical+0x58>)
 8007586:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007588:	4b0c      	ldr	r3, [pc, #48]	; (80075bc <vPortEnterCritical+0x58>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d10f      	bne.n	80075b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007590:	4b0b      	ldr	r3, [pc, #44]	; (80075c0 <vPortEnterCritical+0x5c>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00a      	beq.n	80075b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800759a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	603b      	str	r3, [r7, #0]
}
 80075ac:	bf00      	nop
 80075ae:	e7fe      	b.n	80075ae <vPortEnterCritical+0x4a>
	}
}
 80075b0:	bf00      	nop
 80075b2:	370c      	adds	r7, #12
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr
 80075bc:	2000000c 	.word	0x2000000c
 80075c0:	e000ed04 	.word	0xe000ed04

080075c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075ca:	4b12      	ldr	r3, [pc, #72]	; (8007614 <vPortExitCritical+0x50>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10a      	bne.n	80075e8 <vPortExitCritical+0x24>
	__asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	607b      	str	r3, [r7, #4]
}
 80075e4:	bf00      	nop
 80075e6:	e7fe      	b.n	80075e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075e8:	4b0a      	ldr	r3, [pc, #40]	; (8007614 <vPortExitCritical+0x50>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3b01      	subs	r3, #1
 80075ee:	4a09      	ldr	r2, [pc, #36]	; (8007614 <vPortExitCritical+0x50>)
 80075f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075f2:	4b08      	ldr	r3, [pc, #32]	; (8007614 <vPortExitCritical+0x50>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d105      	bne.n	8007606 <vPortExitCritical+0x42>
 80075fa:	2300      	movs	r3, #0
 80075fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	f383 8811 	msr	BASEPRI, r3
}
 8007604:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	2000000c 	.word	0x2000000c
	...

08007620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007620:	f3ef 8009 	mrs	r0, PSP
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	4b15      	ldr	r3, [pc, #84]	; (8007680 <pxCurrentTCBConst>)
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	f01e 0f10 	tst.w	lr, #16
 8007630:	bf08      	it	eq
 8007632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763a:	6010      	str	r0, [r2, #0]
 800763c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007640:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007644:	f380 8811 	msr	BASEPRI, r0
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f7fe fe02 	bl	8006258 <vTaskSwitchContext>
 8007654:	f04f 0000 	mov.w	r0, #0
 8007658:	f380 8811 	msr	BASEPRI, r0
 800765c:	bc09      	pop	{r0, r3}
 800765e:	6819      	ldr	r1, [r3, #0]
 8007660:	6808      	ldr	r0, [r1, #0]
 8007662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007666:	f01e 0f10 	tst.w	lr, #16
 800766a:	bf08      	it	eq
 800766c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007670:	f380 8809 	msr	PSP, r0
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	f3af 8000 	nop.w

08007680 <pxCurrentTCBConst>:
 8007680:	2000093c 	.word	0x2000093c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop

08007688 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	607b      	str	r3, [r7, #4]
}
 80076a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076a2:	f7fe fd21 	bl	80060e8 <xTaskIncrementTick>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d003      	beq.n	80076b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076ac:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <SysTick_Handler+0x40>)
 80076ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	2300      	movs	r3, #0
 80076b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	f383 8811 	msr	BASEPRI, r3
}
 80076be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80076c0:	bf00      	nop
 80076c2:	3708      	adds	r7, #8
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	e000ed04 	.word	0xe000ed04

080076cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076cc:	b480      	push	{r7}
 80076ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076d0:	4b0b      	ldr	r3, [pc, #44]	; (8007700 <vPortSetupTimerInterrupt+0x34>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076d6:	4b0b      	ldr	r3, [pc, #44]	; (8007704 <vPortSetupTimerInterrupt+0x38>)
 80076d8:	2200      	movs	r2, #0
 80076da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076dc:	4b0a      	ldr	r3, [pc, #40]	; (8007708 <vPortSetupTimerInterrupt+0x3c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a0a      	ldr	r2, [pc, #40]	; (800770c <vPortSetupTimerInterrupt+0x40>)
 80076e2:	fba2 2303 	umull	r2, r3, r2, r3
 80076e6:	099b      	lsrs	r3, r3, #6
 80076e8:	4a09      	ldr	r2, [pc, #36]	; (8007710 <vPortSetupTimerInterrupt+0x44>)
 80076ea:	3b01      	subs	r3, #1
 80076ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076ee:	4b04      	ldr	r3, [pc, #16]	; (8007700 <vPortSetupTimerInterrupt+0x34>)
 80076f0:	2207      	movs	r2, #7
 80076f2:	601a      	str	r2, [r3, #0]
}
 80076f4:	bf00      	nop
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	e000e010 	.word	0xe000e010
 8007704:	e000e018 	.word	0xe000e018
 8007708:	20000000 	.word	0x20000000
 800770c:	10624dd3 	.word	0x10624dd3
 8007710:	e000e014 	.word	0xe000e014

08007714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007714:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007724 <vPortEnableVFP+0x10>
 8007718:	6801      	ldr	r1, [r0, #0]
 800771a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800771e:	6001      	str	r1, [r0, #0]
 8007720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007722:	bf00      	nop
 8007724:	e000ed88 	.word	0xe000ed88

08007728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800772e:	f3ef 8305 	mrs	r3, IPSR
 8007732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2b0f      	cmp	r3, #15
 8007738:	d914      	bls.n	8007764 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800773a:	4a17      	ldr	r2, [pc, #92]	; (8007798 <vPortValidateInterruptPriority+0x70>)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	4413      	add	r3, r2
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007744:	4b15      	ldr	r3, [pc, #84]	; (800779c <vPortValidateInterruptPriority+0x74>)
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	7afa      	ldrb	r2, [r7, #11]
 800774a:	429a      	cmp	r2, r3
 800774c:	d20a      	bcs.n	8007764 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	607b      	str	r3, [r7, #4]
}
 8007760:	bf00      	nop
 8007762:	e7fe      	b.n	8007762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007764:	4b0e      	ldr	r3, [pc, #56]	; (80077a0 <vPortValidateInterruptPriority+0x78>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800776c:	4b0d      	ldr	r3, [pc, #52]	; (80077a4 <vPortValidateInterruptPriority+0x7c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d90a      	bls.n	800778a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007778:	f383 8811 	msr	BASEPRI, r3
 800777c:	f3bf 8f6f 	isb	sy
 8007780:	f3bf 8f4f 	dsb	sy
 8007784:	603b      	str	r3, [r7, #0]
}
 8007786:	bf00      	nop
 8007788:	e7fe      	b.n	8007788 <vPortValidateInterruptPriority+0x60>
	}
 800778a:	bf00      	nop
 800778c:	3714      	adds	r7, #20
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	e000e3f0 	.word	0xe000e3f0
 800779c:	20000b64 	.word	0x20000b64
 80077a0:	e000ed0c 	.word	0xe000ed0c
 80077a4:	20000b68 	.word	0x20000b68

080077a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08a      	sub	sp, #40	; 0x28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80077b0:	2300      	movs	r3, #0
 80077b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80077b4:	f7fe fbde 	bl	8005f74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80077b8:	4b5b      	ldr	r3, [pc, #364]	; (8007928 <pvPortMalloc+0x180>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d101      	bne.n	80077c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80077c0:	f000 f920 	bl	8007a04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80077c4:	4b59      	ldr	r3, [pc, #356]	; (800792c <pvPortMalloc+0x184>)
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4013      	ands	r3, r2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f040 8093 	bne.w	80078f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d01d      	beq.n	8007814 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80077d8:	2208      	movs	r2, #8
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4413      	add	r3, r2
 80077de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f003 0307 	and.w	r3, r3, #7
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d014      	beq.n	8007814 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f023 0307 	bic.w	r3, r3, #7
 80077f0:	3308      	adds	r3, #8
 80077f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f003 0307 	and.w	r3, r3, #7
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00a      	beq.n	8007814 <pvPortMalloc+0x6c>
	__asm volatile
 80077fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	617b      	str	r3, [r7, #20]
}
 8007810:	bf00      	nop
 8007812:	e7fe      	b.n	8007812 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d06e      	beq.n	80078f8 <pvPortMalloc+0x150>
 800781a:	4b45      	ldr	r3, [pc, #276]	; (8007930 <pvPortMalloc+0x188>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	429a      	cmp	r2, r3
 8007822:	d869      	bhi.n	80078f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007824:	4b43      	ldr	r3, [pc, #268]	; (8007934 <pvPortMalloc+0x18c>)
 8007826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007828:	4b42      	ldr	r3, [pc, #264]	; (8007934 <pvPortMalloc+0x18c>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800782e:	e004      	b.n	800783a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800783a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	429a      	cmp	r2, r3
 8007842:	d903      	bls.n	800784c <pvPortMalloc+0xa4>
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1f1      	bne.n	8007830 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800784c:	4b36      	ldr	r3, [pc, #216]	; (8007928 <pvPortMalloc+0x180>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007852:	429a      	cmp	r2, r3
 8007854:	d050      	beq.n	80078f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007856:	6a3b      	ldr	r3, [r7, #32]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	2208      	movs	r2, #8
 800785c:	4413      	add	r3, r2
 800785e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	1ad2      	subs	r2, r2, r3
 8007870:	2308      	movs	r3, #8
 8007872:	005b      	lsls	r3, r3, #1
 8007874:	429a      	cmp	r2, r3
 8007876:	d91f      	bls.n	80078b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4413      	add	r3, r2
 800787e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	f003 0307 	and.w	r3, r3, #7
 8007886:	2b00      	cmp	r3, #0
 8007888:	d00a      	beq.n	80078a0 <pvPortMalloc+0xf8>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800788e:	f383 8811 	msr	BASEPRI, r3
 8007892:	f3bf 8f6f 	isb	sy
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	613b      	str	r3, [r7, #16]
}
 800789c:	bf00      	nop
 800789e:	e7fe      	b.n	800789e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80078a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a2:	685a      	ldr	r2, [r3, #4]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	1ad2      	subs	r2, r2, r3
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80078ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80078b2:	69b8      	ldr	r0, [r7, #24]
 80078b4:	f000 f908 	bl	8007ac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078b8:	4b1d      	ldr	r3, [pc, #116]	; (8007930 <pvPortMalloc+0x188>)
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	4a1b      	ldr	r2, [pc, #108]	; (8007930 <pvPortMalloc+0x188>)
 80078c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078c6:	4b1a      	ldr	r3, [pc, #104]	; (8007930 <pvPortMalloc+0x188>)
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	4b1b      	ldr	r3, [pc, #108]	; (8007938 <pvPortMalloc+0x190>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d203      	bcs.n	80078da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078d2:	4b17      	ldr	r3, [pc, #92]	; (8007930 <pvPortMalloc+0x188>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a18      	ldr	r2, [pc, #96]	; (8007938 <pvPortMalloc+0x190>)
 80078d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	4b13      	ldr	r3, [pc, #76]	; (800792c <pvPortMalloc+0x184>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	431a      	orrs	r2, r3
 80078e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80078ee:	4b13      	ldr	r3, [pc, #76]	; (800793c <pvPortMalloc+0x194>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	3301      	adds	r3, #1
 80078f4:	4a11      	ldr	r2, [pc, #68]	; (800793c <pvPortMalloc+0x194>)
 80078f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80078f8:	f7fe fb4a 	bl	8005f90 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	f003 0307 	and.w	r3, r3, #7
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00a      	beq.n	800791c <pvPortMalloc+0x174>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	60fb      	str	r3, [r7, #12]
}
 8007918:	bf00      	nop
 800791a:	e7fe      	b.n	800791a <pvPortMalloc+0x172>
	return pvReturn;
 800791c:	69fb      	ldr	r3, [r7, #28]
}
 800791e:	4618      	mov	r0, r3
 8007920:	3728      	adds	r7, #40	; 0x28
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	20004774 	.word	0x20004774
 800792c:	20004788 	.word	0x20004788
 8007930:	20004778 	.word	0x20004778
 8007934:	2000476c 	.word	0x2000476c
 8007938:	2000477c 	.word	0x2000477c
 800793c:	20004780 	.word	0x20004780

08007940 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d04d      	beq.n	80079ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007952:	2308      	movs	r3, #8
 8007954:	425b      	negs	r3, r3
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4413      	add	r3, r2
 800795a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	685a      	ldr	r2, [r3, #4]
 8007964:	4b24      	ldr	r3, [pc, #144]	; (80079f8 <vPortFree+0xb8>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4013      	ands	r3, r2
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10a      	bne.n	8007984 <vPortFree+0x44>
	__asm volatile
 800796e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007972:	f383 8811 	msr	BASEPRI, r3
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	60fb      	str	r3, [r7, #12]
}
 8007980:	bf00      	nop
 8007982:	e7fe      	b.n	8007982 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00a      	beq.n	80079a2 <vPortFree+0x62>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	60bb      	str	r3, [r7, #8]
}
 800799e:	bf00      	nop
 80079a0:	e7fe      	b.n	80079a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	685a      	ldr	r2, [r3, #4]
 80079a6:	4b14      	ldr	r3, [pc, #80]	; (80079f8 <vPortFree+0xb8>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4013      	ands	r3, r2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d01e      	beq.n	80079ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d11a      	bne.n	80079ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	685a      	ldr	r2, [r3, #4]
 80079bc:	4b0e      	ldr	r3, [pc, #56]	; (80079f8 <vPortFree+0xb8>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	43db      	mvns	r3, r3
 80079c2:	401a      	ands	r2, r3
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80079c8:	f7fe fad4 	bl	8005f74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	4b0a      	ldr	r3, [pc, #40]	; (80079fc <vPortFree+0xbc>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4413      	add	r3, r2
 80079d6:	4a09      	ldr	r2, [pc, #36]	; (80079fc <vPortFree+0xbc>)
 80079d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80079da:	6938      	ldr	r0, [r7, #16]
 80079dc:	f000 f874 	bl	8007ac8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80079e0:	4b07      	ldr	r3, [pc, #28]	; (8007a00 <vPortFree+0xc0>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	3301      	adds	r3, #1
 80079e6:	4a06      	ldr	r2, [pc, #24]	; (8007a00 <vPortFree+0xc0>)
 80079e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80079ea:	f7fe fad1 	bl	8005f90 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079ee:	bf00      	nop
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	20004788 	.word	0x20004788
 80079fc:	20004778 	.word	0x20004778
 8007a00:	20004784 	.word	0x20004784

08007a04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007a0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a10:	4b27      	ldr	r3, [pc, #156]	; (8007ab0 <prvHeapInit+0xac>)
 8007a12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f003 0307 	and.w	r3, r3, #7
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00c      	beq.n	8007a38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	3307      	adds	r3, #7
 8007a22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	f023 0307 	bic.w	r3, r3, #7
 8007a2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	1ad3      	subs	r3, r2, r3
 8007a32:	4a1f      	ldr	r2, [pc, #124]	; (8007ab0 <prvHeapInit+0xac>)
 8007a34:	4413      	add	r3, r2
 8007a36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a3c:	4a1d      	ldr	r2, [pc, #116]	; (8007ab4 <prvHeapInit+0xb0>)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a42:	4b1c      	ldr	r3, [pc, #112]	; (8007ab4 <prvHeapInit+0xb0>)
 8007a44:	2200      	movs	r2, #0
 8007a46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a50:	2208      	movs	r2, #8
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	1a9b      	subs	r3, r3, r2
 8007a56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f023 0307 	bic.w	r3, r3, #7
 8007a5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	4a15      	ldr	r2, [pc, #84]	; (8007ab8 <prvHeapInit+0xb4>)
 8007a64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a66:	4b14      	ldr	r3, [pc, #80]	; (8007ab8 <prvHeapInit+0xb4>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a6e:	4b12      	ldr	r3, [pc, #72]	; (8007ab8 <prvHeapInit+0xb4>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	1ad2      	subs	r2, r2, r3
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a84:	4b0c      	ldr	r3, [pc, #48]	; (8007ab8 <prvHeapInit+0xb4>)
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	4a0a      	ldr	r2, [pc, #40]	; (8007abc <prvHeapInit+0xb8>)
 8007a92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	4a09      	ldr	r2, [pc, #36]	; (8007ac0 <prvHeapInit+0xbc>)
 8007a9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a9c:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <prvHeapInit+0xc0>)
 8007a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007aa2:	601a      	str	r2, [r3, #0]
}
 8007aa4:	bf00      	nop
 8007aa6:	3714      	adds	r7, #20
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	20000b6c 	.word	0x20000b6c
 8007ab4:	2000476c 	.word	0x2000476c
 8007ab8:	20004774 	.word	0x20004774
 8007abc:	2000477c 	.word	0x2000477c
 8007ac0:	20004778 	.word	0x20004778
 8007ac4:	20004788 	.word	0x20004788

08007ac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ad0:	4b28      	ldr	r3, [pc, #160]	; (8007b74 <prvInsertBlockIntoFreeList+0xac>)
 8007ad2:	60fb      	str	r3, [r7, #12]
 8007ad4:	e002      	b.n	8007adc <prvInsertBlockIntoFreeList+0x14>
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	60fb      	str	r3, [r7, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d8f7      	bhi.n	8007ad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	4413      	add	r3, r2
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d108      	bne.n	8007b0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	685a      	ldr	r2, [r3, #4]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	441a      	add	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	68ba      	ldr	r2, [r7, #8]
 8007b14:	441a      	add	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d118      	bne.n	8007b50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	4b15      	ldr	r3, [pc, #84]	; (8007b78 <prvInsertBlockIntoFreeList+0xb0>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d00d      	beq.n	8007b46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	441a      	add	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	e008      	b.n	8007b58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b46:	4b0c      	ldr	r3, [pc, #48]	; (8007b78 <prvInsertBlockIntoFreeList+0xb0>)
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	601a      	str	r2, [r3, #0]
 8007b4e:	e003      	b.n	8007b58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d002      	beq.n	8007b66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b66:	bf00      	nop
 8007b68:	3714      	adds	r7, #20
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	2000476c 	.word	0x2000476c
 8007b78:	20004774 	.word	0x20004774

08007b7c <srand>:
 8007b7c:	b538      	push	{r3, r4, r5, lr}
 8007b7e:	4b10      	ldr	r3, [pc, #64]	; (8007bc0 <srand+0x44>)
 8007b80:	681d      	ldr	r5, [r3, #0]
 8007b82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007b84:	4604      	mov	r4, r0
 8007b86:	b9b3      	cbnz	r3, 8007bb6 <srand+0x3a>
 8007b88:	2018      	movs	r0, #24
 8007b8a:	f000 fa5d 	bl	8008048 <malloc>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	6328      	str	r0, [r5, #48]	; 0x30
 8007b92:	b920      	cbnz	r0, 8007b9e <srand+0x22>
 8007b94:	4b0b      	ldr	r3, [pc, #44]	; (8007bc4 <srand+0x48>)
 8007b96:	480c      	ldr	r0, [pc, #48]	; (8007bc8 <srand+0x4c>)
 8007b98:	2146      	movs	r1, #70	; 0x46
 8007b9a:	f000 f9eb 	bl	8007f74 <__assert_func>
 8007b9e:	490b      	ldr	r1, [pc, #44]	; (8007bcc <srand+0x50>)
 8007ba0:	4b0b      	ldr	r3, [pc, #44]	; (8007bd0 <srand+0x54>)
 8007ba2:	e9c0 1300 	strd	r1, r3, [r0]
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <srand+0x58>)
 8007ba8:	6083      	str	r3, [r0, #8]
 8007baa:	230b      	movs	r3, #11
 8007bac:	8183      	strh	r3, [r0, #12]
 8007bae:	2100      	movs	r1, #0
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007bb6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8007bb8:	2200      	movs	r2, #0
 8007bba:	611c      	str	r4, [r3, #16]
 8007bbc:	615a      	str	r2, [r3, #20]
 8007bbe:	bd38      	pop	{r3, r4, r5, pc}
 8007bc0:	20000068 	.word	0x20000068
 8007bc4:	08008ccc 	.word	0x08008ccc
 8007bc8:	08008ce3 	.word	0x08008ce3
 8007bcc:	abcd330e 	.word	0xabcd330e
 8007bd0:	e66d1234 	.word	0xe66d1234
 8007bd4:	0005deec 	.word	0x0005deec

08007bd8 <rand>:
 8007bd8:	4b16      	ldr	r3, [pc, #88]	; (8007c34 <rand+0x5c>)
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	681c      	ldr	r4, [r3, #0]
 8007bde:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007be0:	b9b3      	cbnz	r3, 8007c10 <rand+0x38>
 8007be2:	2018      	movs	r0, #24
 8007be4:	f000 fa30 	bl	8008048 <malloc>
 8007be8:	4602      	mov	r2, r0
 8007bea:	6320      	str	r0, [r4, #48]	; 0x30
 8007bec:	b920      	cbnz	r0, 8007bf8 <rand+0x20>
 8007bee:	4b12      	ldr	r3, [pc, #72]	; (8007c38 <rand+0x60>)
 8007bf0:	4812      	ldr	r0, [pc, #72]	; (8007c3c <rand+0x64>)
 8007bf2:	2152      	movs	r1, #82	; 0x52
 8007bf4:	f000 f9be 	bl	8007f74 <__assert_func>
 8007bf8:	4911      	ldr	r1, [pc, #68]	; (8007c40 <rand+0x68>)
 8007bfa:	4b12      	ldr	r3, [pc, #72]	; (8007c44 <rand+0x6c>)
 8007bfc:	e9c0 1300 	strd	r1, r3, [r0]
 8007c00:	4b11      	ldr	r3, [pc, #68]	; (8007c48 <rand+0x70>)
 8007c02:	6083      	str	r3, [r0, #8]
 8007c04:	230b      	movs	r3, #11
 8007c06:	8183      	strh	r3, [r0, #12]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	2001      	movs	r0, #1
 8007c0c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007c10:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007c12:	480e      	ldr	r0, [pc, #56]	; (8007c4c <rand+0x74>)
 8007c14:	690b      	ldr	r3, [r1, #16]
 8007c16:	694c      	ldr	r4, [r1, #20]
 8007c18:	4a0d      	ldr	r2, [pc, #52]	; (8007c50 <rand+0x78>)
 8007c1a:	4358      	muls	r0, r3
 8007c1c:	fb02 0004 	mla	r0, r2, r4, r0
 8007c20:	fba3 3202 	umull	r3, r2, r3, r2
 8007c24:	3301      	adds	r3, #1
 8007c26:	eb40 0002 	adc.w	r0, r0, r2
 8007c2a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007c2e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007c32:	bd10      	pop	{r4, pc}
 8007c34:	20000068 	.word	0x20000068
 8007c38:	08008ccc 	.word	0x08008ccc
 8007c3c:	08008ce3 	.word	0x08008ce3
 8007c40:	abcd330e 	.word	0xabcd330e
 8007c44:	e66d1234 	.word	0xe66d1234
 8007c48:	0005deec 	.word	0x0005deec
 8007c4c:	5851f42d 	.word	0x5851f42d
 8007c50:	4c957f2d 	.word	0x4c957f2d

08007c54 <std>:
 8007c54:	2300      	movs	r3, #0
 8007c56:	b510      	push	{r4, lr}
 8007c58:	4604      	mov	r4, r0
 8007c5a:	e9c0 3300 	strd	r3, r3, [r0]
 8007c5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c62:	6083      	str	r3, [r0, #8]
 8007c64:	8181      	strh	r1, [r0, #12]
 8007c66:	6643      	str	r3, [r0, #100]	; 0x64
 8007c68:	81c2      	strh	r2, [r0, #14]
 8007c6a:	6183      	str	r3, [r0, #24]
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	2208      	movs	r2, #8
 8007c70:	305c      	adds	r0, #92	; 0x5c
 8007c72:	f000 f8f4 	bl	8007e5e <memset>
 8007c76:	4b0d      	ldr	r3, [pc, #52]	; (8007cac <std+0x58>)
 8007c78:	6263      	str	r3, [r4, #36]	; 0x24
 8007c7a:	4b0d      	ldr	r3, [pc, #52]	; (8007cb0 <std+0x5c>)
 8007c7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007c7e:	4b0d      	ldr	r3, [pc, #52]	; (8007cb4 <std+0x60>)
 8007c80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007c82:	4b0d      	ldr	r3, [pc, #52]	; (8007cb8 <std+0x64>)
 8007c84:	6323      	str	r3, [r4, #48]	; 0x30
 8007c86:	4b0d      	ldr	r3, [pc, #52]	; (8007cbc <std+0x68>)
 8007c88:	6224      	str	r4, [r4, #32]
 8007c8a:	429c      	cmp	r4, r3
 8007c8c:	d006      	beq.n	8007c9c <std+0x48>
 8007c8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007c92:	4294      	cmp	r4, r2
 8007c94:	d002      	beq.n	8007c9c <std+0x48>
 8007c96:	33d0      	adds	r3, #208	; 0xd0
 8007c98:	429c      	cmp	r4, r3
 8007c9a:	d105      	bne.n	8007ca8 <std+0x54>
 8007c9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007ca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca4:	f000 b954 	b.w	8007f50 <__retarget_lock_init_recursive>
 8007ca8:	bd10      	pop	{r4, pc}
 8007caa:	bf00      	nop
 8007cac:	08007dd9 	.word	0x08007dd9
 8007cb0:	08007dfb 	.word	0x08007dfb
 8007cb4:	08007e33 	.word	0x08007e33
 8007cb8:	08007e57 	.word	0x08007e57
 8007cbc:	2000478c 	.word	0x2000478c

08007cc0 <stdio_exit_handler>:
 8007cc0:	4a02      	ldr	r2, [pc, #8]	; (8007ccc <stdio_exit_handler+0xc>)
 8007cc2:	4903      	ldr	r1, [pc, #12]	; (8007cd0 <stdio_exit_handler+0x10>)
 8007cc4:	4803      	ldr	r0, [pc, #12]	; (8007cd4 <stdio_exit_handler+0x14>)
 8007cc6:	f000 b869 	b.w	8007d9c <_fwalk_sglue>
 8007cca:	bf00      	nop
 8007ccc:	20000010 	.word	0x20000010
 8007cd0:	080082bd 	.word	0x080082bd
 8007cd4:	2000001c 	.word	0x2000001c

08007cd8 <cleanup_stdio>:
 8007cd8:	6841      	ldr	r1, [r0, #4]
 8007cda:	4b0c      	ldr	r3, [pc, #48]	; (8007d0c <cleanup_stdio+0x34>)
 8007cdc:	4299      	cmp	r1, r3
 8007cde:	b510      	push	{r4, lr}
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	d001      	beq.n	8007ce8 <cleanup_stdio+0x10>
 8007ce4:	f000 faea 	bl	80082bc <_fflush_r>
 8007ce8:	68a1      	ldr	r1, [r4, #8]
 8007cea:	4b09      	ldr	r3, [pc, #36]	; (8007d10 <cleanup_stdio+0x38>)
 8007cec:	4299      	cmp	r1, r3
 8007cee:	d002      	beq.n	8007cf6 <cleanup_stdio+0x1e>
 8007cf0:	4620      	mov	r0, r4
 8007cf2:	f000 fae3 	bl	80082bc <_fflush_r>
 8007cf6:	68e1      	ldr	r1, [r4, #12]
 8007cf8:	4b06      	ldr	r3, [pc, #24]	; (8007d14 <cleanup_stdio+0x3c>)
 8007cfa:	4299      	cmp	r1, r3
 8007cfc:	d004      	beq.n	8007d08 <cleanup_stdio+0x30>
 8007cfe:	4620      	mov	r0, r4
 8007d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d04:	f000 bada 	b.w	80082bc <_fflush_r>
 8007d08:	bd10      	pop	{r4, pc}
 8007d0a:	bf00      	nop
 8007d0c:	2000478c 	.word	0x2000478c
 8007d10:	200047f4 	.word	0x200047f4
 8007d14:	2000485c 	.word	0x2000485c

08007d18 <global_stdio_init.part.0>:
 8007d18:	b510      	push	{r4, lr}
 8007d1a:	4b0b      	ldr	r3, [pc, #44]	; (8007d48 <global_stdio_init.part.0+0x30>)
 8007d1c:	4c0b      	ldr	r4, [pc, #44]	; (8007d4c <global_stdio_init.part.0+0x34>)
 8007d1e:	4a0c      	ldr	r2, [pc, #48]	; (8007d50 <global_stdio_init.part.0+0x38>)
 8007d20:	601a      	str	r2, [r3, #0]
 8007d22:	4620      	mov	r0, r4
 8007d24:	2200      	movs	r2, #0
 8007d26:	2104      	movs	r1, #4
 8007d28:	f7ff ff94 	bl	8007c54 <std>
 8007d2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007d30:	2201      	movs	r2, #1
 8007d32:	2109      	movs	r1, #9
 8007d34:	f7ff ff8e 	bl	8007c54 <std>
 8007d38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d42:	2112      	movs	r1, #18
 8007d44:	f7ff bf86 	b.w	8007c54 <std>
 8007d48:	200048c4 	.word	0x200048c4
 8007d4c:	2000478c 	.word	0x2000478c
 8007d50:	08007cc1 	.word	0x08007cc1

08007d54 <__sfp_lock_acquire>:
 8007d54:	4801      	ldr	r0, [pc, #4]	; (8007d5c <__sfp_lock_acquire+0x8>)
 8007d56:	f000 b8fc 	b.w	8007f52 <__retarget_lock_acquire_recursive>
 8007d5a:	bf00      	nop
 8007d5c:	200048cd 	.word	0x200048cd

08007d60 <__sfp_lock_release>:
 8007d60:	4801      	ldr	r0, [pc, #4]	; (8007d68 <__sfp_lock_release+0x8>)
 8007d62:	f000 b8f7 	b.w	8007f54 <__retarget_lock_release_recursive>
 8007d66:	bf00      	nop
 8007d68:	200048cd 	.word	0x200048cd

08007d6c <__sinit>:
 8007d6c:	b510      	push	{r4, lr}
 8007d6e:	4604      	mov	r4, r0
 8007d70:	f7ff fff0 	bl	8007d54 <__sfp_lock_acquire>
 8007d74:	6a23      	ldr	r3, [r4, #32]
 8007d76:	b11b      	cbz	r3, 8007d80 <__sinit+0x14>
 8007d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d7c:	f7ff bff0 	b.w	8007d60 <__sfp_lock_release>
 8007d80:	4b04      	ldr	r3, [pc, #16]	; (8007d94 <__sinit+0x28>)
 8007d82:	6223      	str	r3, [r4, #32]
 8007d84:	4b04      	ldr	r3, [pc, #16]	; (8007d98 <__sinit+0x2c>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d1f5      	bne.n	8007d78 <__sinit+0xc>
 8007d8c:	f7ff ffc4 	bl	8007d18 <global_stdio_init.part.0>
 8007d90:	e7f2      	b.n	8007d78 <__sinit+0xc>
 8007d92:	bf00      	nop
 8007d94:	08007cd9 	.word	0x08007cd9
 8007d98:	200048c4 	.word	0x200048c4

08007d9c <_fwalk_sglue>:
 8007d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007da0:	4607      	mov	r7, r0
 8007da2:	4688      	mov	r8, r1
 8007da4:	4614      	mov	r4, r2
 8007da6:	2600      	movs	r6, #0
 8007da8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dac:	f1b9 0901 	subs.w	r9, r9, #1
 8007db0:	d505      	bpl.n	8007dbe <_fwalk_sglue+0x22>
 8007db2:	6824      	ldr	r4, [r4, #0]
 8007db4:	2c00      	cmp	r4, #0
 8007db6:	d1f7      	bne.n	8007da8 <_fwalk_sglue+0xc>
 8007db8:	4630      	mov	r0, r6
 8007dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dbe:	89ab      	ldrh	r3, [r5, #12]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d907      	bls.n	8007dd4 <_fwalk_sglue+0x38>
 8007dc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	d003      	beq.n	8007dd4 <_fwalk_sglue+0x38>
 8007dcc:	4629      	mov	r1, r5
 8007dce:	4638      	mov	r0, r7
 8007dd0:	47c0      	blx	r8
 8007dd2:	4306      	orrs	r6, r0
 8007dd4:	3568      	adds	r5, #104	; 0x68
 8007dd6:	e7e9      	b.n	8007dac <_fwalk_sglue+0x10>

08007dd8 <__sread>:
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	460c      	mov	r4, r1
 8007ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de0:	f000 f868 	bl	8007eb4 <_read_r>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	bfab      	itete	ge
 8007de8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007dea:	89a3      	ldrhlt	r3, [r4, #12]
 8007dec:	181b      	addge	r3, r3, r0
 8007dee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007df2:	bfac      	ite	ge
 8007df4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007df6:	81a3      	strhlt	r3, [r4, #12]
 8007df8:	bd10      	pop	{r4, pc}

08007dfa <__swrite>:
 8007dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dfe:	461f      	mov	r7, r3
 8007e00:	898b      	ldrh	r3, [r1, #12]
 8007e02:	05db      	lsls	r3, r3, #23
 8007e04:	4605      	mov	r5, r0
 8007e06:	460c      	mov	r4, r1
 8007e08:	4616      	mov	r6, r2
 8007e0a:	d505      	bpl.n	8007e18 <__swrite+0x1e>
 8007e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e10:	2302      	movs	r3, #2
 8007e12:	2200      	movs	r2, #0
 8007e14:	f000 f83c 	bl	8007e90 <_lseek_r>
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	4632      	mov	r2, r6
 8007e26:	463b      	mov	r3, r7
 8007e28:	4628      	mov	r0, r5
 8007e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2e:	f000 b853 	b.w	8007ed8 <_write_r>

08007e32 <__sseek>:
 8007e32:	b510      	push	{r4, lr}
 8007e34:	460c      	mov	r4, r1
 8007e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3a:	f000 f829 	bl	8007e90 <_lseek_r>
 8007e3e:	1c43      	adds	r3, r0, #1
 8007e40:	89a3      	ldrh	r3, [r4, #12]
 8007e42:	bf15      	itete	ne
 8007e44:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e4e:	81a3      	strheq	r3, [r4, #12]
 8007e50:	bf18      	it	ne
 8007e52:	81a3      	strhne	r3, [r4, #12]
 8007e54:	bd10      	pop	{r4, pc}

08007e56 <__sclose>:
 8007e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e5a:	f000 b809 	b.w	8007e70 <_close_r>

08007e5e <memset>:
 8007e5e:	4402      	add	r2, r0
 8007e60:	4603      	mov	r3, r0
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d100      	bne.n	8007e68 <memset+0xa>
 8007e66:	4770      	bx	lr
 8007e68:	f803 1b01 	strb.w	r1, [r3], #1
 8007e6c:	e7f9      	b.n	8007e62 <memset+0x4>
	...

08007e70 <_close_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	4d06      	ldr	r5, [pc, #24]	; (8007e8c <_close_r+0x1c>)
 8007e74:	2300      	movs	r3, #0
 8007e76:	4604      	mov	r4, r0
 8007e78:	4608      	mov	r0, r1
 8007e7a:	602b      	str	r3, [r5, #0]
 8007e7c:	f7fa fa77 	bl	800236e <_close>
 8007e80:	1c43      	adds	r3, r0, #1
 8007e82:	d102      	bne.n	8007e8a <_close_r+0x1a>
 8007e84:	682b      	ldr	r3, [r5, #0]
 8007e86:	b103      	cbz	r3, 8007e8a <_close_r+0x1a>
 8007e88:	6023      	str	r3, [r4, #0]
 8007e8a:	bd38      	pop	{r3, r4, r5, pc}
 8007e8c:	200048c8 	.word	0x200048c8

08007e90 <_lseek_r>:
 8007e90:	b538      	push	{r3, r4, r5, lr}
 8007e92:	4d07      	ldr	r5, [pc, #28]	; (8007eb0 <_lseek_r+0x20>)
 8007e94:	4604      	mov	r4, r0
 8007e96:	4608      	mov	r0, r1
 8007e98:	4611      	mov	r1, r2
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	602a      	str	r2, [r5, #0]
 8007e9e:	461a      	mov	r2, r3
 8007ea0:	f7fa fa8c 	bl	80023bc <_lseek>
 8007ea4:	1c43      	adds	r3, r0, #1
 8007ea6:	d102      	bne.n	8007eae <_lseek_r+0x1e>
 8007ea8:	682b      	ldr	r3, [r5, #0]
 8007eaa:	b103      	cbz	r3, 8007eae <_lseek_r+0x1e>
 8007eac:	6023      	str	r3, [r4, #0]
 8007eae:	bd38      	pop	{r3, r4, r5, pc}
 8007eb0:	200048c8 	.word	0x200048c8

08007eb4 <_read_r>:
 8007eb4:	b538      	push	{r3, r4, r5, lr}
 8007eb6:	4d07      	ldr	r5, [pc, #28]	; (8007ed4 <_read_r+0x20>)
 8007eb8:	4604      	mov	r4, r0
 8007eba:	4608      	mov	r0, r1
 8007ebc:	4611      	mov	r1, r2
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	602a      	str	r2, [r5, #0]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	f7fa fa1a 	bl	80022fc <_read>
 8007ec8:	1c43      	adds	r3, r0, #1
 8007eca:	d102      	bne.n	8007ed2 <_read_r+0x1e>
 8007ecc:	682b      	ldr	r3, [r5, #0]
 8007ece:	b103      	cbz	r3, 8007ed2 <_read_r+0x1e>
 8007ed0:	6023      	str	r3, [r4, #0]
 8007ed2:	bd38      	pop	{r3, r4, r5, pc}
 8007ed4:	200048c8 	.word	0x200048c8

08007ed8 <_write_r>:
 8007ed8:	b538      	push	{r3, r4, r5, lr}
 8007eda:	4d07      	ldr	r5, [pc, #28]	; (8007ef8 <_write_r+0x20>)
 8007edc:	4604      	mov	r4, r0
 8007ede:	4608      	mov	r0, r1
 8007ee0:	4611      	mov	r1, r2
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	602a      	str	r2, [r5, #0]
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	f7fa fa25 	bl	8002336 <_write>
 8007eec:	1c43      	adds	r3, r0, #1
 8007eee:	d102      	bne.n	8007ef6 <_write_r+0x1e>
 8007ef0:	682b      	ldr	r3, [r5, #0]
 8007ef2:	b103      	cbz	r3, 8007ef6 <_write_r+0x1e>
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	bd38      	pop	{r3, r4, r5, pc}
 8007ef8:	200048c8 	.word	0x200048c8

08007efc <__errno>:
 8007efc:	4b01      	ldr	r3, [pc, #4]	; (8007f04 <__errno+0x8>)
 8007efe:	6818      	ldr	r0, [r3, #0]
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	20000068 	.word	0x20000068

08007f08 <__libc_init_array>:
 8007f08:	b570      	push	{r4, r5, r6, lr}
 8007f0a:	4d0d      	ldr	r5, [pc, #52]	; (8007f40 <__libc_init_array+0x38>)
 8007f0c:	4c0d      	ldr	r4, [pc, #52]	; (8007f44 <__libc_init_array+0x3c>)
 8007f0e:	1b64      	subs	r4, r4, r5
 8007f10:	10a4      	asrs	r4, r4, #2
 8007f12:	2600      	movs	r6, #0
 8007f14:	42a6      	cmp	r6, r4
 8007f16:	d109      	bne.n	8007f2c <__libc_init_array+0x24>
 8007f18:	4d0b      	ldr	r5, [pc, #44]	; (8007f48 <__libc_init_array+0x40>)
 8007f1a:	4c0c      	ldr	r4, [pc, #48]	; (8007f4c <__libc_init_array+0x44>)
 8007f1c:	f000 fe50 	bl	8008bc0 <_init>
 8007f20:	1b64      	subs	r4, r4, r5
 8007f22:	10a4      	asrs	r4, r4, #2
 8007f24:	2600      	movs	r6, #0
 8007f26:	42a6      	cmp	r6, r4
 8007f28:	d105      	bne.n	8007f36 <__libc_init_array+0x2e>
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}
 8007f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f30:	4798      	blx	r3
 8007f32:	3601      	adds	r6, #1
 8007f34:	e7ee      	b.n	8007f14 <__libc_init_array+0xc>
 8007f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f3a:	4798      	blx	r3
 8007f3c:	3601      	adds	r6, #1
 8007f3e:	e7f2      	b.n	8007f26 <__libc_init_array+0x1e>
 8007f40:	08008db4 	.word	0x08008db4
 8007f44:	08008db4 	.word	0x08008db4
 8007f48:	08008db4 	.word	0x08008db4
 8007f4c:	08008db8 	.word	0x08008db8

08007f50 <__retarget_lock_init_recursive>:
 8007f50:	4770      	bx	lr

08007f52 <__retarget_lock_acquire_recursive>:
 8007f52:	4770      	bx	lr

08007f54 <__retarget_lock_release_recursive>:
 8007f54:	4770      	bx	lr

08007f56 <memcpy>:
 8007f56:	440a      	add	r2, r1
 8007f58:	4291      	cmp	r1, r2
 8007f5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f5e:	d100      	bne.n	8007f62 <memcpy+0xc>
 8007f60:	4770      	bx	lr
 8007f62:	b510      	push	{r4, lr}
 8007f64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f6c:	4291      	cmp	r1, r2
 8007f6e:	d1f9      	bne.n	8007f64 <memcpy+0xe>
 8007f70:	bd10      	pop	{r4, pc}
	...

08007f74 <__assert_func>:
 8007f74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f76:	4614      	mov	r4, r2
 8007f78:	461a      	mov	r2, r3
 8007f7a:	4b09      	ldr	r3, [pc, #36]	; (8007fa0 <__assert_func+0x2c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4605      	mov	r5, r0
 8007f80:	68d8      	ldr	r0, [r3, #12]
 8007f82:	b14c      	cbz	r4, 8007f98 <__assert_func+0x24>
 8007f84:	4b07      	ldr	r3, [pc, #28]	; (8007fa4 <__assert_func+0x30>)
 8007f86:	9100      	str	r1, [sp, #0]
 8007f88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f8c:	4906      	ldr	r1, [pc, #24]	; (8007fa8 <__assert_func+0x34>)
 8007f8e:	462b      	mov	r3, r5
 8007f90:	f000 f9bc 	bl	800830c <fiprintf>
 8007f94:	f000 f9dc 	bl	8008350 <abort>
 8007f98:	4b04      	ldr	r3, [pc, #16]	; (8007fac <__assert_func+0x38>)
 8007f9a:	461c      	mov	r4, r3
 8007f9c:	e7f3      	b.n	8007f86 <__assert_func+0x12>
 8007f9e:	bf00      	nop
 8007fa0:	20000068 	.word	0x20000068
 8007fa4:	08008d3b 	.word	0x08008d3b
 8007fa8:	08008d48 	.word	0x08008d48
 8007fac:	08008d76 	.word	0x08008d76

08007fb0 <_free_r>:
 8007fb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fb2:	2900      	cmp	r1, #0
 8007fb4:	d044      	beq.n	8008040 <_free_r+0x90>
 8007fb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fba:	9001      	str	r0, [sp, #4]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	f1a1 0404 	sub.w	r4, r1, #4
 8007fc2:	bfb8      	it	lt
 8007fc4:	18e4      	addlt	r4, r4, r3
 8007fc6:	f000 f8e7 	bl	8008198 <__malloc_lock>
 8007fca:	4a1e      	ldr	r2, [pc, #120]	; (8008044 <_free_r+0x94>)
 8007fcc:	9801      	ldr	r0, [sp, #4]
 8007fce:	6813      	ldr	r3, [r2, #0]
 8007fd0:	b933      	cbnz	r3, 8007fe0 <_free_r+0x30>
 8007fd2:	6063      	str	r3, [r4, #4]
 8007fd4:	6014      	str	r4, [r2, #0]
 8007fd6:	b003      	add	sp, #12
 8007fd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007fdc:	f000 b8e2 	b.w	80081a4 <__malloc_unlock>
 8007fe0:	42a3      	cmp	r3, r4
 8007fe2:	d908      	bls.n	8007ff6 <_free_r+0x46>
 8007fe4:	6825      	ldr	r5, [r4, #0]
 8007fe6:	1961      	adds	r1, r4, r5
 8007fe8:	428b      	cmp	r3, r1
 8007fea:	bf01      	itttt	eq
 8007fec:	6819      	ldreq	r1, [r3, #0]
 8007fee:	685b      	ldreq	r3, [r3, #4]
 8007ff0:	1949      	addeq	r1, r1, r5
 8007ff2:	6021      	streq	r1, [r4, #0]
 8007ff4:	e7ed      	b.n	8007fd2 <_free_r+0x22>
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	b10b      	cbz	r3, 8008000 <_free_r+0x50>
 8007ffc:	42a3      	cmp	r3, r4
 8007ffe:	d9fa      	bls.n	8007ff6 <_free_r+0x46>
 8008000:	6811      	ldr	r1, [r2, #0]
 8008002:	1855      	adds	r5, r2, r1
 8008004:	42a5      	cmp	r5, r4
 8008006:	d10b      	bne.n	8008020 <_free_r+0x70>
 8008008:	6824      	ldr	r4, [r4, #0]
 800800a:	4421      	add	r1, r4
 800800c:	1854      	adds	r4, r2, r1
 800800e:	42a3      	cmp	r3, r4
 8008010:	6011      	str	r1, [r2, #0]
 8008012:	d1e0      	bne.n	8007fd6 <_free_r+0x26>
 8008014:	681c      	ldr	r4, [r3, #0]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	6053      	str	r3, [r2, #4]
 800801a:	440c      	add	r4, r1
 800801c:	6014      	str	r4, [r2, #0]
 800801e:	e7da      	b.n	8007fd6 <_free_r+0x26>
 8008020:	d902      	bls.n	8008028 <_free_r+0x78>
 8008022:	230c      	movs	r3, #12
 8008024:	6003      	str	r3, [r0, #0]
 8008026:	e7d6      	b.n	8007fd6 <_free_r+0x26>
 8008028:	6825      	ldr	r5, [r4, #0]
 800802a:	1961      	adds	r1, r4, r5
 800802c:	428b      	cmp	r3, r1
 800802e:	bf04      	itt	eq
 8008030:	6819      	ldreq	r1, [r3, #0]
 8008032:	685b      	ldreq	r3, [r3, #4]
 8008034:	6063      	str	r3, [r4, #4]
 8008036:	bf04      	itt	eq
 8008038:	1949      	addeq	r1, r1, r5
 800803a:	6021      	streq	r1, [r4, #0]
 800803c:	6054      	str	r4, [r2, #4]
 800803e:	e7ca      	b.n	8007fd6 <_free_r+0x26>
 8008040:	b003      	add	sp, #12
 8008042:	bd30      	pop	{r4, r5, pc}
 8008044:	200048d0 	.word	0x200048d0

08008048 <malloc>:
 8008048:	4b02      	ldr	r3, [pc, #8]	; (8008054 <malloc+0xc>)
 800804a:	4601      	mov	r1, r0
 800804c:	6818      	ldr	r0, [r3, #0]
 800804e:	f000 b823 	b.w	8008098 <_malloc_r>
 8008052:	bf00      	nop
 8008054:	20000068 	.word	0x20000068

08008058 <sbrk_aligned>:
 8008058:	b570      	push	{r4, r5, r6, lr}
 800805a:	4e0e      	ldr	r6, [pc, #56]	; (8008094 <sbrk_aligned+0x3c>)
 800805c:	460c      	mov	r4, r1
 800805e:	6831      	ldr	r1, [r6, #0]
 8008060:	4605      	mov	r5, r0
 8008062:	b911      	cbnz	r1, 800806a <sbrk_aligned+0x12>
 8008064:	f000 f964 	bl	8008330 <_sbrk_r>
 8008068:	6030      	str	r0, [r6, #0]
 800806a:	4621      	mov	r1, r4
 800806c:	4628      	mov	r0, r5
 800806e:	f000 f95f 	bl	8008330 <_sbrk_r>
 8008072:	1c43      	adds	r3, r0, #1
 8008074:	d00a      	beq.n	800808c <sbrk_aligned+0x34>
 8008076:	1cc4      	adds	r4, r0, #3
 8008078:	f024 0403 	bic.w	r4, r4, #3
 800807c:	42a0      	cmp	r0, r4
 800807e:	d007      	beq.n	8008090 <sbrk_aligned+0x38>
 8008080:	1a21      	subs	r1, r4, r0
 8008082:	4628      	mov	r0, r5
 8008084:	f000 f954 	bl	8008330 <_sbrk_r>
 8008088:	3001      	adds	r0, #1
 800808a:	d101      	bne.n	8008090 <sbrk_aligned+0x38>
 800808c:	f04f 34ff 	mov.w	r4, #4294967295
 8008090:	4620      	mov	r0, r4
 8008092:	bd70      	pop	{r4, r5, r6, pc}
 8008094:	200048d4 	.word	0x200048d4

08008098 <_malloc_r>:
 8008098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800809c:	1ccd      	adds	r5, r1, #3
 800809e:	f025 0503 	bic.w	r5, r5, #3
 80080a2:	3508      	adds	r5, #8
 80080a4:	2d0c      	cmp	r5, #12
 80080a6:	bf38      	it	cc
 80080a8:	250c      	movcc	r5, #12
 80080aa:	2d00      	cmp	r5, #0
 80080ac:	4607      	mov	r7, r0
 80080ae:	db01      	blt.n	80080b4 <_malloc_r+0x1c>
 80080b0:	42a9      	cmp	r1, r5
 80080b2:	d905      	bls.n	80080c0 <_malloc_r+0x28>
 80080b4:	230c      	movs	r3, #12
 80080b6:	603b      	str	r3, [r7, #0]
 80080b8:	2600      	movs	r6, #0
 80080ba:	4630      	mov	r0, r6
 80080bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008194 <_malloc_r+0xfc>
 80080c4:	f000 f868 	bl	8008198 <__malloc_lock>
 80080c8:	f8d8 3000 	ldr.w	r3, [r8]
 80080cc:	461c      	mov	r4, r3
 80080ce:	bb5c      	cbnz	r4, 8008128 <_malloc_r+0x90>
 80080d0:	4629      	mov	r1, r5
 80080d2:	4638      	mov	r0, r7
 80080d4:	f7ff ffc0 	bl	8008058 <sbrk_aligned>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	4604      	mov	r4, r0
 80080dc:	d155      	bne.n	800818a <_malloc_r+0xf2>
 80080de:	f8d8 4000 	ldr.w	r4, [r8]
 80080e2:	4626      	mov	r6, r4
 80080e4:	2e00      	cmp	r6, #0
 80080e6:	d145      	bne.n	8008174 <_malloc_r+0xdc>
 80080e8:	2c00      	cmp	r4, #0
 80080ea:	d048      	beq.n	800817e <_malloc_r+0xe6>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	4631      	mov	r1, r6
 80080f0:	4638      	mov	r0, r7
 80080f2:	eb04 0903 	add.w	r9, r4, r3
 80080f6:	f000 f91b 	bl	8008330 <_sbrk_r>
 80080fa:	4581      	cmp	r9, r0
 80080fc:	d13f      	bne.n	800817e <_malloc_r+0xe6>
 80080fe:	6821      	ldr	r1, [r4, #0]
 8008100:	1a6d      	subs	r5, r5, r1
 8008102:	4629      	mov	r1, r5
 8008104:	4638      	mov	r0, r7
 8008106:	f7ff ffa7 	bl	8008058 <sbrk_aligned>
 800810a:	3001      	adds	r0, #1
 800810c:	d037      	beq.n	800817e <_malloc_r+0xe6>
 800810e:	6823      	ldr	r3, [r4, #0]
 8008110:	442b      	add	r3, r5
 8008112:	6023      	str	r3, [r4, #0]
 8008114:	f8d8 3000 	ldr.w	r3, [r8]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d038      	beq.n	800818e <_malloc_r+0xf6>
 800811c:	685a      	ldr	r2, [r3, #4]
 800811e:	42a2      	cmp	r2, r4
 8008120:	d12b      	bne.n	800817a <_malloc_r+0xe2>
 8008122:	2200      	movs	r2, #0
 8008124:	605a      	str	r2, [r3, #4]
 8008126:	e00f      	b.n	8008148 <_malloc_r+0xb0>
 8008128:	6822      	ldr	r2, [r4, #0]
 800812a:	1b52      	subs	r2, r2, r5
 800812c:	d41f      	bmi.n	800816e <_malloc_r+0xd6>
 800812e:	2a0b      	cmp	r2, #11
 8008130:	d917      	bls.n	8008162 <_malloc_r+0xca>
 8008132:	1961      	adds	r1, r4, r5
 8008134:	42a3      	cmp	r3, r4
 8008136:	6025      	str	r5, [r4, #0]
 8008138:	bf18      	it	ne
 800813a:	6059      	strne	r1, [r3, #4]
 800813c:	6863      	ldr	r3, [r4, #4]
 800813e:	bf08      	it	eq
 8008140:	f8c8 1000 	streq.w	r1, [r8]
 8008144:	5162      	str	r2, [r4, r5]
 8008146:	604b      	str	r3, [r1, #4]
 8008148:	4638      	mov	r0, r7
 800814a:	f104 060b 	add.w	r6, r4, #11
 800814e:	f000 f829 	bl	80081a4 <__malloc_unlock>
 8008152:	f026 0607 	bic.w	r6, r6, #7
 8008156:	1d23      	adds	r3, r4, #4
 8008158:	1af2      	subs	r2, r6, r3
 800815a:	d0ae      	beq.n	80080ba <_malloc_r+0x22>
 800815c:	1b9b      	subs	r3, r3, r6
 800815e:	50a3      	str	r3, [r4, r2]
 8008160:	e7ab      	b.n	80080ba <_malloc_r+0x22>
 8008162:	42a3      	cmp	r3, r4
 8008164:	6862      	ldr	r2, [r4, #4]
 8008166:	d1dd      	bne.n	8008124 <_malloc_r+0x8c>
 8008168:	f8c8 2000 	str.w	r2, [r8]
 800816c:	e7ec      	b.n	8008148 <_malloc_r+0xb0>
 800816e:	4623      	mov	r3, r4
 8008170:	6864      	ldr	r4, [r4, #4]
 8008172:	e7ac      	b.n	80080ce <_malloc_r+0x36>
 8008174:	4634      	mov	r4, r6
 8008176:	6876      	ldr	r6, [r6, #4]
 8008178:	e7b4      	b.n	80080e4 <_malloc_r+0x4c>
 800817a:	4613      	mov	r3, r2
 800817c:	e7cc      	b.n	8008118 <_malloc_r+0x80>
 800817e:	230c      	movs	r3, #12
 8008180:	603b      	str	r3, [r7, #0]
 8008182:	4638      	mov	r0, r7
 8008184:	f000 f80e 	bl	80081a4 <__malloc_unlock>
 8008188:	e797      	b.n	80080ba <_malloc_r+0x22>
 800818a:	6025      	str	r5, [r4, #0]
 800818c:	e7dc      	b.n	8008148 <_malloc_r+0xb0>
 800818e:	605b      	str	r3, [r3, #4]
 8008190:	deff      	udf	#255	; 0xff
 8008192:	bf00      	nop
 8008194:	200048d0 	.word	0x200048d0

08008198 <__malloc_lock>:
 8008198:	4801      	ldr	r0, [pc, #4]	; (80081a0 <__malloc_lock+0x8>)
 800819a:	f7ff beda 	b.w	8007f52 <__retarget_lock_acquire_recursive>
 800819e:	bf00      	nop
 80081a0:	200048cc 	.word	0x200048cc

080081a4 <__malloc_unlock>:
 80081a4:	4801      	ldr	r0, [pc, #4]	; (80081ac <__malloc_unlock+0x8>)
 80081a6:	f7ff bed5 	b.w	8007f54 <__retarget_lock_release_recursive>
 80081aa:	bf00      	nop
 80081ac:	200048cc 	.word	0x200048cc

080081b0 <__sflush_r>:
 80081b0:	898a      	ldrh	r2, [r1, #12]
 80081b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b6:	4605      	mov	r5, r0
 80081b8:	0710      	lsls	r0, r2, #28
 80081ba:	460c      	mov	r4, r1
 80081bc:	d458      	bmi.n	8008270 <__sflush_r+0xc0>
 80081be:	684b      	ldr	r3, [r1, #4]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	dc05      	bgt.n	80081d0 <__sflush_r+0x20>
 80081c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	dc02      	bgt.n	80081d0 <__sflush_r+0x20>
 80081ca:	2000      	movs	r0, #0
 80081cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081d2:	2e00      	cmp	r6, #0
 80081d4:	d0f9      	beq.n	80081ca <__sflush_r+0x1a>
 80081d6:	2300      	movs	r3, #0
 80081d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081dc:	682f      	ldr	r7, [r5, #0]
 80081de:	6a21      	ldr	r1, [r4, #32]
 80081e0:	602b      	str	r3, [r5, #0]
 80081e2:	d032      	beq.n	800824a <__sflush_r+0x9a>
 80081e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	075a      	lsls	r2, r3, #29
 80081ea:	d505      	bpl.n	80081f8 <__sflush_r+0x48>
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	1ac0      	subs	r0, r0, r3
 80081f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081f2:	b10b      	cbz	r3, 80081f8 <__sflush_r+0x48>
 80081f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081f6:	1ac0      	subs	r0, r0, r3
 80081f8:	2300      	movs	r3, #0
 80081fa:	4602      	mov	r2, r0
 80081fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081fe:	6a21      	ldr	r1, [r4, #32]
 8008200:	4628      	mov	r0, r5
 8008202:	47b0      	blx	r6
 8008204:	1c43      	adds	r3, r0, #1
 8008206:	89a3      	ldrh	r3, [r4, #12]
 8008208:	d106      	bne.n	8008218 <__sflush_r+0x68>
 800820a:	6829      	ldr	r1, [r5, #0]
 800820c:	291d      	cmp	r1, #29
 800820e:	d82b      	bhi.n	8008268 <__sflush_r+0xb8>
 8008210:	4a29      	ldr	r2, [pc, #164]	; (80082b8 <__sflush_r+0x108>)
 8008212:	410a      	asrs	r2, r1
 8008214:	07d6      	lsls	r6, r2, #31
 8008216:	d427      	bmi.n	8008268 <__sflush_r+0xb8>
 8008218:	2200      	movs	r2, #0
 800821a:	6062      	str	r2, [r4, #4]
 800821c:	04d9      	lsls	r1, r3, #19
 800821e:	6922      	ldr	r2, [r4, #16]
 8008220:	6022      	str	r2, [r4, #0]
 8008222:	d504      	bpl.n	800822e <__sflush_r+0x7e>
 8008224:	1c42      	adds	r2, r0, #1
 8008226:	d101      	bne.n	800822c <__sflush_r+0x7c>
 8008228:	682b      	ldr	r3, [r5, #0]
 800822a:	b903      	cbnz	r3, 800822e <__sflush_r+0x7e>
 800822c:	6560      	str	r0, [r4, #84]	; 0x54
 800822e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008230:	602f      	str	r7, [r5, #0]
 8008232:	2900      	cmp	r1, #0
 8008234:	d0c9      	beq.n	80081ca <__sflush_r+0x1a>
 8008236:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800823a:	4299      	cmp	r1, r3
 800823c:	d002      	beq.n	8008244 <__sflush_r+0x94>
 800823e:	4628      	mov	r0, r5
 8008240:	f7ff feb6 	bl	8007fb0 <_free_r>
 8008244:	2000      	movs	r0, #0
 8008246:	6360      	str	r0, [r4, #52]	; 0x34
 8008248:	e7c0      	b.n	80081cc <__sflush_r+0x1c>
 800824a:	2301      	movs	r3, #1
 800824c:	4628      	mov	r0, r5
 800824e:	47b0      	blx	r6
 8008250:	1c41      	adds	r1, r0, #1
 8008252:	d1c8      	bne.n	80081e6 <__sflush_r+0x36>
 8008254:	682b      	ldr	r3, [r5, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d0c5      	beq.n	80081e6 <__sflush_r+0x36>
 800825a:	2b1d      	cmp	r3, #29
 800825c:	d001      	beq.n	8008262 <__sflush_r+0xb2>
 800825e:	2b16      	cmp	r3, #22
 8008260:	d101      	bne.n	8008266 <__sflush_r+0xb6>
 8008262:	602f      	str	r7, [r5, #0]
 8008264:	e7b1      	b.n	80081ca <__sflush_r+0x1a>
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800826c:	81a3      	strh	r3, [r4, #12]
 800826e:	e7ad      	b.n	80081cc <__sflush_r+0x1c>
 8008270:	690f      	ldr	r7, [r1, #16]
 8008272:	2f00      	cmp	r7, #0
 8008274:	d0a9      	beq.n	80081ca <__sflush_r+0x1a>
 8008276:	0793      	lsls	r3, r2, #30
 8008278:	680e      	ldr	r6, [r1, #0]
 800827a:	bf08      	it	eq
 800827c:	694b      	ldreq	r3, [r1, #20]
 800827e:	600f      	str	r7, [r1, #0]
 8008280:	bf18      	it	ne
 8008282:	2300      	movne	r3, #0
 8008284:	eba6 0807 	sub.w	r8, r6, r7
 8008288:	608b      	str	r3, [r1, #8]
 800828a:	f1b8 0f00 	cmp.w	r8, #0
 800828e:	dd9c      	ble.n	80081ca <__sflush_r+0x1a>
 8008290:	6a21      	ldr	r1, [r4, #32]
 8008292:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008294:	4643      	mov	r3, r8
 8008296:	463a      	mov	r2, r7
 8008298:	4628      	mov	r0, r5
 800829a:	47b0      	blx	r6
 800829c:	2800      	cmp	r0, #0
 800829e:	dc06      	bgt.n	80082ae <__sflush_r+0xfe>
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	f04f 30ff 	mov.w	r0, #4294967295
 80082ac:	e78e      	b.n	80081cc <__sflush_r+0x1c>
 80082ae:	4407      	add	r7, r0
 80082b0:	eba8 0800 	sub.w	r8, r8, r0
 80082b4:	e7e9      	b.n	800828a <__sflush_r+0xda>
 80082b6:	bf00      	nop
 80082b8:	dfbffffe 	.word	0xdfbffffe

080082bc <_fflush_r>:
 80082bc:	b538      	push	{r3, r4, r5, lr}
 80082be:	690b      	ldr	r3, [r1, #16]
 80082c0:	4605      	mov	r5, r0
 80082c2:	460c      	mov	r4, r1
 80082c4:	b913      	cbnz	r3, 80082cc <_fflush_r+0x10>
 80082c6:	2500      	movs	r5, #0
 80082c8:	4628      	mov	r0, r5
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	b118      	cbz	r0, 80082d6 <_fflush_r+0x1a>
 80082ce:	6a03      	ldr	r3, [r0, #32]
 80082d0:	b90b      	cbnz	r3, 80082d6 <_fflush_r+0x1a>
 80082d2:	f7ff fd4b 	bl	8007d6c <__sinit>
 80082d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0f3      	beq.n	80082c6 <_fflush_r+0xa>
 80082de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80082e0:	07d0      	lsls	r0, r2, #31
 80082e2:	d404      	bmi.n	80082ee <_fflush_r+0x32>
 80082e4:	0599      	lsls	r1, r3, #22
 80082e6:	d402      	bmi.n	80082ee <_fflush_r+0x32>
 80082e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082ea:	f7ff fe32 	bl	8007f52 <__retarget_lock_acquire_recursive>
 80082ee:	4628      	mov	r0, r5
 80082f0:	4621      	mov	r1, r4
 80082f2:	f7ff ff5d 	bl	80081b0 <__sflush_r>
 80082f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082f8:	07da      	lsls	r2, r3, #31
 80082fa:	4605      	mov	r5, r0
 80082fc:	d4e4      	bmi.n	80082c8 <_fflush_r+0xc>
 80082fe:	89a3      	ldrh	r3, [r4, #12]
 8008300:	059b      	lsls	r3, r3, #22
 8008302:	d4e1      	bmi.n	80082c8 <_fflush_r+0xc>
 8008304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008306:	f7ff fe25 	bl	8007f54 <__retarget_lock_release_recursive>
 800830a:	e7dd      	b.n	80082c8 <_fflush_r+0xc>

0800830c <fiprintf>:
 800830c:	b40e      	push	{r1, r2, r3}
 800830e:	b503      	push	{r0, r1, lr}
 8008310:	4601      	mov	r1, r0
 8008312:	ab03      	add	r3, sp, #12
 8008314:	4805      	ldr	r0, [pc, #20]	; (800832c <fiprintf+0x20>)
 8008316:	f853 2b04 	ldr.w	r2, [r3], #4
 800831a:	6800      	ldr	r0, [r0, #0]
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	f000 f847 	bl	80083b0 <_vfiprintf_r>
 8008322:	b002      	add	sp, #8
 8008324:	f85d eb04 	ldr.w	lr, [sp], #4
 8008328:	b003      	add	sp, #12
 800832a:	4770      	bx	lr
 800832c:	20000068 	.word	0x20000068

08008330 <_sbrk_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d06      	ldr	r5, [pc, #24]	; (800834c <_sbrk_r+0x1c>)
 8008334:	2300      	movs	r3, #0
 8008336:	4604      	mov	r4, r0
 8008338:	4608      	mov	r0, r1
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7fa f84c 	bl	80023d8 <_sbrk>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_sbrk_r+0x1a>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_sbrk_r+0x1a>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	200048c8 	.word	0x200048c8

08008350 <abort>:
 8008350:	b508      	push	{r3, lr}
 8008352:	2006      	movs	r0, #6
 8008354:	f000 fb94 	bl	8008a80 <raise>
 8008358:	2001      	movs	r0, #1
 800835a:	f7f9 ffc5 	bl	80022e8 <_exit>

0800835e <__sfputc_r>:
 800835e:	6893      	ldr	r3, [r2, #8]
 8008360:	3b01      	subs	r3, #1
 8008362:	2b00      	cmp	r3, #0
 8008364:	b410      	push	{r4}
 8008366:	6093      	str	r3, [r2, #8]
 8008368:	da08      	bge.n	800837c <__sfputc_r+0x1e>
 800836a:	6994      	ldr	r4, [r2, #24]
 800836c:	42a3      	cmp	r3, r4
 800836e:	db01      	blt.n	8008374 <__sfputc_r+0x16>
 8008370:	290a      	cmp	r1, #10
 8008372:	d103      	bne.n	800837c <__sfputc_r+0x1e>
 8008374:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008378:	f000 bac4 	b.w	8008904 <__swbuf_r>
 800837c:	6813      	ldr	r3, [r2, #0]
 800837e:	1c58      	adds	r0, r3, #1
 8008380:	6010      	str	r0, [r2, #0]
 8008382:	7019      	strb	r1, [r3, #0]
 8008384:	4608      	mov	r0, r1
 8008386:	f85d 4b04 	ldr.w	r4, [sp], #4
 800838a:	4770      	bx	lr

0800838c <__sfputs_r>:
 800838c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838e:	4606      	mov	r6, r0
 8008390:	460f      	mov	r7, r1
 8008392:	4614      	mov	r4, r2
 8008394:	18d5      	adds	r5, r2, r3
 8008396:	42ac      	cmp	r4, r5
 8008398:	d101      	bne.n	800839e <__sfputs_r+0x12>
 800839a:	2000      	movs	r0, #0
 800839c:	e007      	b.n	80083ae <__sfputs_r+0x22>
 800839e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a2:	463a      	mov	r2, r7
 80083a4:	4630      	mov	r0, r6
 80083a6:	f7ff ffda 	bl	800835e <__sfputc_r>
 80083aa:	1c43      	adds	r3, r0, #1
 80083ac:	d1f3      	bne.n	8008396 <__sfputs_r+0xa>
 80083ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083b0 <_vfiprintf_r>:
 80083b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b4:	460d      	mov	r5, r1
 80083b6:	b09d      	sub	sp, #116	; 0x74
 80083b8:	4614      	mov	r4, r2
 80083ba:	4698      	mov	r8, r3
 80083bc:	4606      	mov	r6, r0
 80083be:	b118      	cbz	r0, 80083c8 <_vfiprintf_r+0x18>
 80083c0:	6a03      	ldr	r3, [r0, #32]
 80083c2:	b90b      	cbnz	r3, 80083c8 <_vfiprintf_r+0x18>
 80083c4:	f7ff fcd2 	bl	8007d6c <__sinit>
 80083c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083ca:	07d9      	lsls	r1, r3, #31
 80083cc:	d405      	bmi.n	80083da <_vfiprintf_r+0x2a>
 80083ce:	89ab      	ldrh	r3, [r5, #12]
 80083d0:	059a      	lsls	r2, r3, #22
 80083d2:	d402      	bmi.n	80083da <_vfiprintf_r+0x2a>
 80083d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083d6:	f7ff fdbc 	bl	8007f52 <__retarget_lock_acquire_recursive>
 80083da:	89ab      	ldrh	r3, [r5, #12]
 80083dc:	071b      	lsls	r3, r3, #28
 80083de:	d501      	bpl.n	80083e4 <_vfiprintf_r+0x34>
 80083e0:	692b      	ldr	r3, [r5, #16]
 80083e2:	b99b      	cbnz	r3, 800840c <_vfiprintf_r+0x5c>
 80083e4:	4629      	mov	r1, r5
 80083e6:	4630      	mov	r0, r6
 80083e8:	f000 faca 	bl	8008980 <__swsetup_r>
 80083ec:	b170      	cbz	r0, 800840c <_vfiprintf_r+0x5c>
 80083ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083f0:	07dc      	lsls	r4, r3, #31
 80083f2:	d504      	bpl.n	80083fe <_vfiprintf_r+0x4e>
 80083f4:	f04f 30ff 	mov.w	r0, #4294967295
 80083f8:	b01d      	add	sp, #116	; 0x74
 80083fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fe:	89ab      	ldrh	r3, [r5, #12]
 8008400:	0598      	lsls	r0, r3, #22
 8008402:	d4f7      	bmi.n	80083f4 <_vfiprintf_r+0x44>
 8008404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008406:	f7ff fda5 	bl	8007f54 <__retarget_lock_release_recursive>
 800840a:	e7f3      	b.n	80083f4 <_vfiprintf_r+0x44>
 800840c:	2300      	movs	r3, #0
 800840e:	9309      	str	r3, [sp, #36]	; 0x24
 8008410:	2320      	movs	r3, #32
 8008412:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008416:	f8cd 800c 	str.w	r8, [sp, #12]
 800841a:	2330      	movs	r3, #48	; 0x30
 800841c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80085d0 <_vfiprintf_r+0x220>
 8008420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008424:	f04f 0901 	mov.w	r9, #1
 8008428:	4623      	mov	r3, r4
 800842a:	469a      	mov	sl, r3
 800842c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008430:	b10a      	cbz	r2, 8008436 <_vfiprintf_r+0x86>
 8008432:	2a25      	cmp	r2, #37	; 0x25
 8008434:	d1f9      	bne.n	800842a <_vfiprintf_r+0x7a>
 8008436:	ebba 0b04 	subs.w	fp, sl, r4
 800843a:	d00b      	beq.n	8008454 <_vfiprintf_r+0xa4>
 800843c:	465b      	mov	r3, fp
 800843e:	4622      	mov	r2, r4
 8008440:	4629      	mov	r1, r5
 8008442:	4630      	mov	r0, r6
 8008444:	f7ff ffa2 	bl	800838c <__sfputs_r>
 8008448:	3001      	adds	r0, #1
 800844a:	f000 80a9 	beq.w	80085a0 <_vfiprintf_r+0x1f0>
 800844e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008450:	445a      	add	r2, fp
 8008452:	9209      	str	r2, [sp, #36]	; 0x24
 8008454:	f89a 3000 	ldrb.w	r3, [sl]
 8008458:	2b00      	cmp	r3, #0
 800845a:	f000 80a1 	beq.w	80085a0 <_vfiprintf_r+0x1f0>
 800845e:	2300      	movs	r3, #0
 8008460:	f04f 32ff 	mov.w	r2, #4294967295
 8008464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008468:	f10a 0a01 	add.w	sl, sl, #1
 800846c:	9304      	str	r3, [sp, #16]
 800846e:	9307      	str	r3, [sp, #28]
 8008470:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008474:	931a      	str	r3, [sp, #104]	; 0x68
 8008476:	4654      	mov	r4, sl
 8008478:	2205      	movs	r2, #5
 800847a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847e:	4854      	ldr	r0, [pc, #336]	; (80085d0 <_vfiprintf_r+0x220>)
 8008480:	f7f7 fea6 	bl	80001d0 <memchr>
 8008484:	9a04      	ldr	r2, [sp, #16]
 8008486:	b9d8      	cbnz	r0, 80084c0 <_vfiprintf_r+0x110>
 8008488:	06d1      	lsls	r1, r2, #27
 800848a:	bf44      	itt	mi
 800848c:	2320      	movmi	r3, #32
 800848e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008492:	0713      	lsls	r3, r2, #28
 8008494:	bf44      	itt	mi
 8008496:	232b      	movmi	r3, #43	; 0x2b
 8008498:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800849c:	f89a 3000 	ldrb.w	r3, [sl]
 80084a0:	2b2a      	cmp	r3, #42	; 0x2a
 80084a2:	d015      	beq.n	80084d0 <_vfiprintf_r+0x120>
 80084a4:	9a07      	ldr	r2, [sp, #28]
 80084a6:	4654      	mov	r4, sl
 80084a8:	2000      	movs	r0, #0
 80084aa:	f04f 0c0a 	mov.w	ip, #10
 80084ae:	4621      	mov	r1, r4
 80084b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084b4:	3b30      	subs	r3, #48	; 0x30
 80084b6:	2b09      	cmp	r3, #9
 80084b8:	d94d      	bls.n	8008556 <_vfiprintf_r+0x1a6>
 80084ba:	b1b0      	cbz	r0, 80084ea <_vfiprintf_r+0x13a>
 80084bc:	9207      	str	r2, [sp, #28]
 80084be:	e014      	b.n	80084ea <_vfiprintf_r+0x13a>
 80084c0:	eba0 0308 	sub.w	r3, r0, r8
 80084c4:	fa09 f303 	lsl.w	r3, r9, r3
 80084c8:	4313      	orrs	r3, r2
 80084ca:	9304      	str	r3, [sp, #16]
 80084cc:	46a2      	mov	sl, r4
 80084ce:	e7d2      	b.n	8008476 <_vfiprintf_r+0xc6>
 80084d0:	9b03      	ldr	r3, [sp, #12]
 80084d2:	1d19      	adds	r1, r3, #4
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	9103      	str	r1, [sp, #12]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	bfbb      	ittet	lt
 80084dc:	425b      	neglt	r3, r3
 80084de:	f042 0202 	orrlt.w	r2, r2, #2
 80084e2:	9307      	strge	r3, [sp, #28]
 80084e4:	9307      	strlt	r3, [sp, #28]
 80084e6:	bfb8      	it	lt
 80084e8:	9204      	strlt	r2, [sp, #16]
 80084ea:	7823      	ldrb	r3, [r4, #0]
 80084ec:	2b2e      	cmp	r3, #46	; 0x2e
 80084ee:	d10c      	bne.n	800850a <_vfiprintf_r+0x15a>
 80084f0:	7863      	ldrb	r3, [r4, #1]
 80084f2:	2b2a      	cmp	r3, #42	; 0x2a
 80084f4:	d134      	bne.n	8008560 <_vfiprintf_r+0x1b0>
 80084f6:	9b03      	ldr	r3, [sp, #12]
 80084f8:	1d1a      	adds	r2, r3, #4
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	9203      	str	r2, [sp, #12]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	bfb8      	it	lt
 8008502:	f04f 33ff 	movlt.w	r3, #4294967295
 8008506:	3402      	adds	r4, #2
 8008508:	9305      	str	r3, [sp, #20]
 800850a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80085e0 <_vfiprintf_r+0x230>
 800850e:	7821      	ldrb	r1, [r4, #0]
 8008510:	2203      	movs	r2, #3
 8008512:	4650      	mov	r0, sl
 8008514:	f7f7 fe5c 	bl	80001d0 <memchr>
 8008518:	b138      	cbz	r0, 800852a <_vfiprintf_r+0x17a>
 800851a:	9b04      	ldr	r3, [sp, #16]
 800851c:	eba0 000a 	sub.w	r0, r0, sl
 8008520:	2240      	movs	r2, #64	; 0x40
 8008522:	4082      	lsls	r2, r0
 8008524:	4313      	orrs	r3, r2
 8008526:	3401      	adds	r4, #1
 8008528:	9304      	str	r3, [sp, #16]
 800852a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800852e:	4829      	ldr	r0, [pc, #164]	; (80085d4 <_vfiprintf_r+0x224>)
 8008530:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008534:	2206      	movs	r2, #6
 8008536:	f7f7 fe4b 	bl	80001d0 <memchr>
 800853a:	2800      	cmp	r0, #0
 800853c:	d03f      	beq.n	80085be <_vfiprintf_r+0x20e>
 800853e:	4b26      	ldr	r3, [pc, #152]	; (80085d8 <_vfiprintf_r+0x228>)
 8008540:	bb1b      	cbnz	r3, 800858a <_vfiprintf_r+0x1da>
 8008542:	9b03      	ldr	r3, [sp, #12]
 8008544:	3307      	adds	r3, #7
 8008546:	f023 0307 	bic.w	r3, r3, #7
 800854a:	3308      	adds	r3, #8
 800854c:	9303      	str	r3, [sp, #12]
 800854e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008550:	443b      	add	r3, r7
 8008552:	9309      	str	r3, [sp, #36]	; 0x24
 8008554:	e768      	b.n	8008428 <_vfiprintf_r+0x78>
 8008556:	fb0c 3202 	mla	r2, ip, r2, r3
 800855a:	460c      	mov	r4, r1
 800855c:	2001      	movs	r0, #1
 800855e:	e7a6      	b.n	80084ae <_vfiprintf_r+0xfe>
 8008560:	2300      	movs	r3, #0
 8008562:	3401      	adds	r4, #1
 8008564:	9305      	str	r3, [sp, #20]
 8008566:	4619      	mov	r1, r3
 8008568:	f04f 0c0a 	mov.w	ip, #10
 800856c:	4620      	mov	r0, r4
 800856e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008572:	3a30      	subs	r2, #48	; 0x30
 8008574:	2a09      	cmp	r2, #9
 8008576:	d903      	bls.n	8008580 <_vfiprintf_r+0x1d0>
 8008578:	2b00      	cmp	r3, #0
 800857a:	d0c6      	beq.n	800850a <_vfiprintf_r+0x15a>
 800857c:	9105      	str	r1, [sp, #20]
 800857e:	e7c4      	b.n	800850a <_vfiprintf_r+0x15a>
 8008580:	fb0c 2101 	mla	r1, ip, r1, r2
 8008584:	4604      	mov	r4, r0
 8008586:	2301      	movs	r3, #1
 8008588:	e7f0      	b.n	800856c <_vfiprintf_r+0x1bc>
 800858a:	ab03      	add	r3, sp, #12
 800858c:	9300      	str	r3, [sp, #0]
 800858e:	462a      	mov	r2, r5
 8008590:	4b12      	ldr	r3, [pc, #72]	; (80085dc <_vfiprintf_r+0x22c>)
 8008592:	a904      	add	r1, sp, #16
 8008594:	4630      	mov	r0, r6
 8008596:	f3af 8000 	nop.w
 800859a:	4607      	mov	r7, r0
 800859c:	1c78      	adds	r0, r7, #1
 800859e:	d1d6      	bne.n	800854e <_vfiprintf_r+0x19e>
 80085a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085a2:	07d9      	lsls	r1, r3, #31
 80085a4:	d405      	bmi.n	80085b2 <_vfiprintf_r+0x202>
 80085a6:	89ab      	ldrh	r3, [r5, #12]
 80085a8:	059a      	lsls	r2, r3, #22
 80085aa:	d402      	bmi.n	80085b2 <_vfiprintf_r+0x202>
 80085ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085ae:	f7ff fcd1 	bl	8007f54 <__retarget_lock_release_recursive>
 80085b2:	89ab      	ldrh	r3, [r5, #12]
 80085b4:	065b      	lsls	r3, r3, #25
 80085b6:	f53f af1d 	bmi.w	80083f4 <_vfiprintf_r+0x44>
 80085ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80085bc:	e71c      	b.n	80083f8 <_vfiprintf_r+0x48>
 80085be:	ab03      	add	r3, sp, #12
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	462a      	mov	r2, r5
 80085c4:	4b05      	ldr	r3, [pc, #20]	; (80085dc <_vfiprintf_r+0x22c>)
 80085c6:	a904      	add	r1, sp, #16
 80085c8:	4630      	mov	r0, r6
 80085ca:	f000 f879 	bl	80086c0 <_printf_i>
 80085ce:	e7e4      	b.n	800859a <_vfiprintf_r+0x1ea>
 80085d0:	08008d77 	.word	0x08008d77
 80085d4:	08008d81 	.word	0x08008d81
 80085d8:	00000000 	.word	0x00000000
 80085dc:	0800838d 	.word	0x0800838d
 80085e0:	08008d7d 	.word	0x08008d7d

080085e4 <_printf_common>:
 80085e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e8:	4616      	mov	r6, r2
 80085ea:	4699      	mov	r9, r3
 80085ec:	688a      	ldr	r2, [r1, #8]
 80085ee:	690b      	ldr	r3, [r1, #16]
 80085f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085f4:	4293      	cmp	r3, r2
 80085f6:	bfb8      	it	lt
 80085f8:	4613      	movlt	r3, r2
 80085fa:	6033      	str	r3, [r6, #0]
 80085fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008600:	4607      	mov	r7, r0
 8008602:	460c      	mov	r4, r1
 8008604:	b10a      	cbz	r2, 800860a <_printf_common+0x26>
 8008606:	3301      	adds	r3, #1
 8008608:	6033      	str	r3, [r6, #0]
 800860a:	6823      	ldr	r3, [r4, #0]
 800860c:	0699      	lsls	r1, r3, #26
 800860e:	bf42      	ittt	mi
 8008610:	6833      	ldrmi	r3, [r6, #0]
 8008612:	3302      	addmi	r3, #2
 8008614:	6033      	strmi	r3, [r6, #0]
 8008616:	6825      	ldr	r5, [r4, #0]
 8008618:	f015 0506 	ands.w	r5, r5, #6
 800861c:	d106      	bne.n	800862c <_printf_common+0x48>
 800861e:	f104 0a19 	add.w	sl, r4, #25
 8008622:	68e3      	ldr	r3, [r4, #12]
 8008624:	6832      	ldr	r2, [r6, #0]
 8008626:	1a9b      	subs	r3, r3, r2
 8008628:	42ab      	cmp	r3, r5
 800862a:	dc26      	bgt.n	800867a <_printf_common+0x96>
 800862c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008630:	1e13      	subs	r3, r2, #0
 8008632:	6822      	ldr	r2, [r4, #0]
 8008634:	bf18      	it	ne
 8008636:	2301      	movne	r3, #1
 8008638:	0692      	lsls	r2, r2, #26
 800863a:	d42b      	bmi.n	8008694 <_printf_common+0xb0>
 800863c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008640:	4649      	mov	r1, r9
 8008642:	4638      	mov	r0, r7
 8008644:	47c0      	blx	r8
 8008646:	3001      	adds	r0, #1
 8008648:	d01e      	beq.n	8008688 <_printf_common+0xa4>
 800864a:	6823      	ldr	r3, [r4, #0]
 800864c:	6922      	ldr	r2, [r4, #16]
 800864e:	f003 0306 	and.w	r3, r3, #6
 8008652:	2b04      	cmp	r3, #4
 8008654:	bf02      	ittt	eq
 8008656:	68e5      	ldreq	r5, [r4, #12]
 8008658:	6833      	ldreq	r3, [r6, #0]
 800865a:	1aed      	subeq	r5, r5, r3
 800865c:	68a3      	ldr	r3, [r4, #8]
 800865e:	bf0c      	ite	eq
 8008660:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008664:	2500      	movne	r5, #0
 8008666:	4293      	cmp	r3, r2
 8008668:	bfc4      	itt	gt
 800866a:	1a9b      	subgt	r3, r3, r2
 800866c:	18ed      	addgt	r5, r5, r3
 800866e:	2600      	movs	r6, #0
 8008670:	341a      	adds	r4, #26
 8008672:	42b5      	cmp	r5, r6
 8008674:	d11a      	bne.n	80086ac <_printf_common+0xc8>
 8008676:	2000      	movs	r0, #0
 8008678:	e008      	b.n	800868c <_printf_common+0xa8>
 800867a:	2301      	movs	r3, #1
 800867c:	4652      	mov	r2, sl
 800867e:	4649      	mov	r1, r9
 8008680:	4638      	mov	r0, r7
 8008682:	47c0      	blx	r8
 8008684:	3001      	adds	r0, #1
 8008686:	d103      	bne.n	8008690 <_printf_common+0xac>
 8008688:	f04f 30ff 	mov.w	r0, #4294967295
 800868c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008690:	3501      	adds	r5, #1
 8008692:	e7c6      	b.n	8008622 <_printf_common+0x3e>
 8008694:	18e1      	adds	r1, r4, r3
 8008696:	1c5a      	adds	r2, r3, #1
 8008698:	2030      	movs	r0, #48	; 0x30
 800869a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800869e:	4422      	add	r2, r4
 80086a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80086a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80086a8:	3302      	adds	r3, #2
 80086aa:	e7c7      	b.n	800863c <_printf_common+0x58>
 80086ac:	2301      	movs	r3, #1
 80086ae:	4622      	mov	r2, r4
 80086b0:	4649      	mov	r1, r9
 80086b2:	4638      	mov	r0, r7
 80086b4:	47c0      	blx	r8
 80086b6:	3001      	adds	r0, #1
 80086b8:	d0e6      	beq.n	8008688 <_printf_common+0xa4>
 80086ba:	3601      	adds	r6, #1
 80086bc:	e7d9      	b.n	8008672 <_printf_common+0x8e>
	...

080086c0 <_printf_i>:
 80086c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086c4:	7e0f      	ldrb	r7, [r1, #24]
 80086c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086c8:	2f78      	cmp	r7, #120	; 0x78
 80086ca:	4691      	mov	r9, r2
 80086cc:	4680      	mov	r8, r0
 80086ce:	460c      	mov	r4, r1
 80086d0:	469a      	mov	sl, r3
 80086d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086d6:	d807      	bhi.n	80086e8 <_printf_i+0x28>
 80086d8:	2f62      	cmp	r7, #98	; 0x62
 80086da:	d80a      	bhi.n	80086f2 <_printf_i+0x32>
 80086dc:	2f00      	cmp	r7, #0
 80086de:	f000 80d4 	beq.w	800888a <_printf_i+0x1ca>
 80086e2:	2f58      	cmp	r7, #88	; 0x58
 80086e4:	f000 80c0 	beq.w	8008868 <_printf_i+0x1a8>
 80086e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086f0:	e03a      	b.n	8008768 <_printf_i+0xa8>
 80086f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086f6:	2b15      	cmp	r3, #21
 80086f8:	d8f6      	bhi.n	80086e8 <_printf_i+0x28>
 80086fa:	a101      	add	r1, pc, #4	; (adr r1, 8008700 <_printf_i+0x40>)
 80086fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008700:	08008759 	.word	0x08008759
 8008704:	0800876d 	.word	0x0800876d
 8008708:	080086e9 	.word	0x080086e9
 800870c:	080086e9 	.word	0x080086e9
 8008710:	080086e9 	.word	0x080086e9
 8008714:	080086e9 	.word	0x080086e9
 8008718:	0800876d 	.word	0x0800876d
 800871c:	080086e9 	.word	0x080086e9
 8008720:	080086e9 	.word	0x080086e9
 8008724:	080086e9 	.word	0x080086e9
 8008728:	080086e9 	.word	0x080086e9
 800872c:	08008871 	.word	0x08008871
 8008730:	08008799 	.word	0x08008799
 8008734:	0800882b 	.word	0x0800882b
 8008738:	080086e9 	.word	0x080086e9
 800873c:	080086e9 	.word	0x080086e9
 8008740:	08008893 	.word	0x08008893
 8008744:	080086e9 	.word	0x080086e9
 8008748:	08008799 	.word	0x08008799
 800874c:	080086e9 	.word	0x080086e9
 8008750:	080086e9 	.word	0x080086e9
 8008754:	08008833 	.word	0x08008833
 8008758:	682b      	ldr	r3, [r5, #0]
 800875a:	1d1a      	adds	r2, r3, #4
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	602a      	str	r2, [r5, #0]
 8008760:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008764:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008768:	2301      	movs	r3, #1
 800876a:	e09f      	b.n	80088ac <_printf_i+0x1ec>
 800876c:	6820      	ldr	r0, [r4, #0]
 800876e:	682b      	ldr	r3, [r5, #0]
 8008770:	0607      	lsls	r7, r0, #24
 8008772:	f103 0104 	add.w	r1, r3, #4
 8008776:	6029      	str	r1, [r5, #0]
 8008778:	d501      	bpl.n	800877e <_printf_i+0xbe>
 800877a:	681e      	ldr	r6, [r3, #0]
 800877c:	e003      	b.n	8008786 <_printf_i+0xc6>
 800877e:	0646      	lsls	r6, r0, #25
 8008780:	d5fb      	bpl.n	800877a <_printf_i+0xba>
 8008782:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008786:	2e00      	cmp	r6, #0
 8008788:	da03      	bge.n	8008792 <_printf_i+0xd2>
 800878a:	232d      	movs	r3, #45	; 0x2d
 800878c:	4276      	negs	r6, r6
 800878e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008792:	485a      	ldr	r0, [pc, #360]	; (80088fc <_printf_i+0x23c>)
 8008794:	230a      	movs	r3, #10
 8008796:	e012      	b.n	80087be <_printf_i+0xfe>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	6820      	ldr	r0, [r4, #0]
 800879c:	1d19      	adds	r1, r3, #4
 800879e:	6029      	str	r1, [r5, #0]
 80087a0:	0605      	lsls	r5, r0, #24
 80087a2:	d501      	bpl.n	80087a8 <_printf_i+0xe8>
 80087a4:	681e      	ldr	r6, [r3, #0]
 80087a6:	e002      	b.n	80087ae <_printf_i+0xee>
 80087a8:	0641      	lsls	r1, r0, #25
 80087aa:	d5fb      	bpl.n	80087a4 <_printf_i+0xe4>
 80087ac:	881e      	ldrh	r6, [r3, #0]
 80087ae:	4853      	ldr	r0, [pc, #332]	; (80088fc <_printf_i+0x23c>)
 80087b0:	2f6f      	cmp	r7, #111	; 0x6f
 80087b2:	bf0c      	ite	eq
 80087b4:	2308      	moveq	r3, #8
 80087b6:	230a      	movne	r3, #10
 80087b8:	2100      	movs	r1, #0
 80087ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087be:	6865      	ldr	r5, [r4, #4]
 80087c0:	60a5      	str	r5, [r4, #8]
 80087c2:	2d00      	cmp	r5, #0
 80087c4:	bfa2      	ittt	ge
 80087c6:	6821      	ldrge	r1, [r4, #0]
 80087c8:	f021 0104 	bicge.w	r1, r1, #4
 80087cc:	6021      	strge	r1, [r4, #0]
 80087ce:	b90e      	cbnz	r6, 80087d4 <_printf_i+0x114>
 80087d0:	2d00      	cmp	r5, #0
 80087d2:	d04b      	beq.n	800886c <_printf_i+0x1ac>
 80087d4:	4615      	mov	r5, r2
 80087d6:	fbb6 f1f3 	udiv	r1, r6, r3
 80087da:	fb03 6711 	mls	r7, r3, r1, r6
 80087de:	5dc7      	ldrb	r7, [r0, r7]
 80087e0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80087e4:	4637      	mov	r7, r6
 80087e6:	42bb      	cmp	r3, r7
 80087e8:	460e      	mov	r6, r1
 80087ea:	d9f4      	bls.n	80087d6 <_printf_i+0x116>
 80087ec:	2b08      	cmp	r3, #8
 80087ee:	d10b      	bne.n	8008808 <_printf_i+0x148>
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	07de      	lsls	r6, r3, #31
 80087f4:	d508      	bpl.n	8008808 <_printf_i+0x148>
 80087f6:	6923      	ldr	r3, [r4, #16]
 80087f8:	6861      	ldr	r1, [r4, #4]
 80087fa:	4299      	cmp	r1, r3
 80087fc:	bfde      	ittt	le
 80087fe:	2330      	movle	r3, #48	; 0x30
 8008800:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008804:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008808:	1b52      	subs	r2, r2, r5
 800880a:	6122      	str	r2, [r4, #16]
 800880c:	f8cd a000 	str.w	sl, [sp]
 8008810:	464b      	mov	r3, r9
 8008812:	aa03      	add	r2, sp, #12
 8008814:	4621      	mov	r1, r4
 8008816:	4640      	mov	r0, r8
 8008818:	f7ff fee4 	bl	80085e4 <_printf_common>
 800881c:	3001      	adds	r0, #1
 800881e:	d14a      	bne.n	80088b6 <_printf_i+0x1f6>
 8008820:	f04f 30ff 	mov.w	r0, #4294967295
 8008824:	b004      	add	sp, #16
 8008826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800882a:	6823      	ldr	r3, [r4, #0]
 800882c:	f043 0320 	orr.w	r3, r3, #32
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	4833      	ldr	r0, [pc, #204]	; (8008900 <_printf_i+0x240>)
 8008834:	2778      	movs	r7, #120	; 0x78
 8008836:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800883a:	6823      	ldr	r3, [r4, #0]
 800883c:	6829      	ldr	r1, [r5, #0]
 800883e:	061f      	lsls	r7, r3, #24
 8008840:	f851 6b04 	ldr.w	r6, [r1], #4
 8008844:	d402      	bmi.n	800884c <_printf_i+0x18c>
 8008846:	065f      	lsls	r7, r3, #25
 8008848:	bf48      	it	mi
 800884a:	b2b6      	uxthmi	r6, r6
 800884c:	07df      	lsls	r7, r3, #31
 800884e:	bf48      	it	mi
 8008850:	f043 0320 	orrmi.w	r3, r3, #32
 8008854:	6029      	str	r1, [r5, #0]
 8008856:	bf48      	it	mi
 8008858:	6023      	strmi	r3, [r4, #0]
 800885a:	b91e      	cbnz	r6, 8008864 <_printf_i+0x1a4>
 800885c:	6823      	ldr	r3, [r4, #0]
 800885e:	f023 0320 	bic.w	r3, r3, #32
 8008862:	6023      	str	r3, [r4, #0]
 8008864:	2310      	movs	r3, #16
 8008866:	e7a7      	b.n	80087b8 <_printf_i+0xf8>
 8008868:	4824      	ldr	r0, [pc, #144]	; (80088fc <_printf_i+0x23c>)
 800886a:	e7e4      	b.n	8008836 <_printf_i+0x176>
 800886c:	4615      	mov	r5, r2
 800886e:	e7bd      	b.n	80087ec <_printf_i+0x12c>
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	6826      	ldr	r6, [r4, #0]
 8008874:	6961      	ldr	r1, [r4, #20]
 8008876:	1d18      	adds	r0, r3, #4
 8008878:	6028      	str	r0, [r5, #0]
 800887a:	0635      	lsls	r5, r6, #24
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	d501      	bpl.n	8008884 <_printf_i+0x1c4>
 8008880:	6019      	str	r1, [r3, #0]
 8008882:	e002      	b.n	800888a <_printf_i+0x1ca>
 8008884:	0670      	lsls	r0, r6, #25
 8008886:	d5fb      	bpl.n	8008880 <_printf_i+0x1c0>
 8008888:	8019      	strh	r1, [r3, #0]
 800888a:	2300      	movs	r3, #0
 800888c:	6123      	str	r3, [r4, #16]
 800888e:	4615      	mov	r5, r2
 8008890:	e7bc      	b.n	800880c <_printf_i+0x14c>
 8008892:	682b      	ldr	r3, [r5, #0]
 8008894:	1d1a      	adds	r2, r3, #4
 8008896:	602a      	str	r2, [r5, #0]
 8008898:	681d      	ldr	r5, [r3, #0]
 800889a:	6862      	ldr	r2, [r4, #4]
 800889c:	2100      	movs	r1, #0
 800889e:	4628      	mov	r0, r5
 80088a0:	f7f7 fc96 	bl	80001d0 <memchr>
 80088a4:	b108      	cbz	r0, 80088aa <_printf_i+0x1ea>
 80088a6:	1b40      	subs	r0, r0, r5
 80088a8:	6060      	str	r0, [r4, #4]
 80088aa:	6863      	ldr	r3, [r4, #4]
 80088ac:	6123      	str	r3, [r4, #16]
 80088ae:	2300      	movs	r3, #0
 80088b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088b4:	e7aa      	b.n	800880c <_printf_i+0x14c>
 80088b6:	6923      	ldr	r3, [r4, #16]
 80088b8:	462a      	mov	r2, r5
 80088ba:	4649      	mov	r1, r9
 80088bc:	4640      	mov	r0, r8
 80088be:	47d0      	blx	sl
 80088c0:	3001      	adds	r0, #1
 80088c2:	d0ad      	beq.n	8008820 <_printf_i+0x160>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	079b      	lsls	r3, r3, #30
 80088c8:	d413      	bmi.n	80088f2 <_printf_i+0x232>
 80088ca:	68e0      	ldr	r0, [r4, #12]
 80088cc:	9b03      	ldr	r3, [sp, #12]
 80088ce:	4298      	cmp	r0, r3
 80088d0:	bfb8      	it	lt
 80088d2:	4618      	movlt	r0, r3
 80088d4:	e7a6      	b.n	8008824 <_printf_i+0x164>
 80088d6:	2301      	movs	r3, #1
 80088d8:	4632      	mov	r2, r6
 80088da:	4649      	mov	r1, r9
 80088dc:	4640      	mov	r0, r8
 80088de:	47d0      	blx	sl
 80088e0:	3001      	adds	r0, #1
 80088e2:	d09d      	beq.n	8008820 <_printf_i+0x160>
 80088e4:	3501      	adds	r5, #1
 80088e6:	68e3      	ldr	r3, [r4, #12]
 80088e8:	9903      	ldr	r1, [sp, #12]
 80088ea:	1a5b      	subs	r3, r3, r1
 80088ec:	42ab      	cmp	r3, r5
 80088ee:	dcf2      	bgt.n	80088d6 <_printf_i+0x216>
 80088f0:	e7eb      	b.n	80088ca <_printf_i+0x20a>
 80088f2:	2500      	movs	r5, #0
 80088f4:	f104 0619 	add.w	r6, r4, #25
 80088f8:	e7f5      	b.n	80088e6 <_printf_i+0x226>
 80088fa:	bf00      	nop
 80088fc:	08008d88 	.word	0x08008d88
 8008900:	08008d99 	.word	0x08008d99

08008904 <__swbuf_r>:
 8008904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008906:	460e      	mov	r6, r1
 8008908:	4614      	mov	r4, r2
 800890a:	4605      	mov	r5, r0
 800890c:	b118      	cbz	r0, 8008916 <__swbuf_r+0x12>
 800890e:	6a03      	ldr	r3, [r0, #32]
 8008910:	b90b      	cbnz	r3, 8008916 <__swbuf_r+0x12>
 8008912:	f7ff fa2b 	bl	8007d6c <__sinit>
 8008916:	69a3      	ldr	r3, [r4, #24]
 8008918:	60a3      	str	r3, [r4, #8]
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	071a      	lsls	r2, r3, #28
 800891e:	d525      	bpl.n	800896c <__swbuf_r+0x68>
 8008920:	6923      	ldr	r3, [r4, #16]
 8008922:	b31b      	cbz	r3, 800896c <__swbuf_r+0x68>
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	6922      	ldr	r2, [r4, #16]
 8008928:	1a98      	subs	r0, r3, r2
 800892a:	6963      	ldr	r3, [r4, #20]
 800892c:	b2f6      	uxtb	r6, r6
 800892e:	4283      	cmp	r3, r0
 8008930:	4637      	mov	r7, r6
 8008932:	dc04      	bgt.n	800893e <__swbuf_r+0x3a>
 8008934:	4621      	mov	r1, r4
 8008936:	4628      	mov	r0, r5
 8008938:	f7ff fcc0 	bl	80082bc <_fflush_r>
 800893c:	b9e0      	cbnz	r0, 8008978 <__swbuf_r+0x74>
 800893e:	68a3      	ldr	r3, [r4, #8]
 8008940:	3b01      	subs	r3, #1
 8008942:	60a3      	str	r3, [r4, #8]
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	1c5a      	adds	r2, r3, #1
 8008948:	6022      	str	r2, [r4, #0]
 800894a:	701e      	strb	r6, [r3, #0]
 800894c:	6962      	ldr	r2, [r4, #20]
 800894e:	1c43      	adds	r3, r0, #1
 8008950:	429a      	cmp	r2, r3
 8008952:	d004      	beq.n	800895e <__swbuf_r+0x5a>
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	07db      	lsls	r3, r3, #31
 8008958:	d506      	bpl.n	8008968 <__swbuf_r+0x64>
 800895a:	2e0a      	cmp	r6, #10
 800895c:	d104      	bne.n	8008968 <__swbuf_r+0x64>
 800895e:	4621      	mov	r1, r4
 8008960:	4628      	mov	r0, r5
 8008962:	f7ff fcab 	bl	80082bc <_fflush_r>
 8008966:	b938      	cbnz	r0, 8008978 <__swbuf_r+0x74>
 8008968:	4638      	mov	r0, r7
 800896a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800896c:	4621      	mov	r1, r4
 800896e:	4628      	mov	r0, r5
 8008970:	f000 f806 	bl	8008980 <__swsetup_r>
 8008974:	2800      	cmp	r0, #0
 8008976:	d0d5      	beq.n	8008924 <__swbuf_r+0x20>
 8008978:	f04f 37ff 	mov.w	r7, #4294967295
 800897c:	e7f4      	b.n	8008968 <__swbuf_r+0x64>
	...

08008980 <__swsetup_r>:
 8008980:	b538      	push	{r3, r4, r5, lr}
 8008982:	4b2a      	ldr	r3, [pc, #168]	; (8008a2c <__swsetup_r+0xac>)
 8008984:	4605      	mov	r5, r0
 8008986:	6818      	ldr	r0, [r3, #0]
 8008988:	460c      	mov	r4, r1
 800898a:	b118      	cbz	r0, 8008994 <__swsetup_r+0x14>
 800898c:	6a03      	ldr	r3, [r0, #32]
 800898e:	b90b      	cbnz	r3, 8008994 <__swsetup_r+0x14>
 8008990:	f7ff f9ec 	bl	8007d6c <__sinit>
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800899a:	0718      	lsls	r0, r3, #28
 800899c:	d422      	bmi.n	80089e4 <__swsetup_r+0x64>
 800899e:	06d9      	lsls	r1, r3, #27
 80089a0:	d407      	bmi.n	80089b2 <__swsetup_r+0x32>
 80089a2:	2309      	movs	r3, #9
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	f04f 30ff 	mov.w	r0, #4294967295
 80089b0:	e034      	b.n	8008a1c <__swsetup_r+0x9c>
 80089b2:	0758      	lsls	r0, r3, #29
 80089b4:	d512      	bpl.n	80089dc <__swsetup_r+0x5c>
 80089b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089b8:	b141      	cbz	r1, 80089cc <__swsetup_r+0x4c>
 80089ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089be:	4299      	cmp	r1, r3
 80089c0:	d002      	beq.n	80089c8 <__swsetup_r+0x48>
 80089c2:	4628      	mov	r0, r5
 80089c4:	f7ff faf4 	bl	8007fb0 <_free_r>
 80089c8:	2300      	movs	r3, #0
 80089ca:	6363      	str	r3, [r4, #52]	; 0x34
 80089cc:	89a3      	ldrh	r3, [r4, #12]
 80089ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80089d2:	81a3      	strh	r3, [r4, #12]
 80089d4:	2300      	movs	r3, #0
 80089d6:	6063      	str	r3, [r4, #4]
 80089d8:	6923      	ldr	r3, [r4, #16]
 80089da:	6023      	str	r3, [r4, #0]
 80089dc:	89a3      	ldrh	r3, [r4, #12]
 80089de:	f043 0308 	orr.w	r3, r3, #8
 80089e2:	81a3      	strh	r3, [r4, #12]
 80089e4:	6923      	ldr	r3, [r4, #16]
 80089e6:	b94b      	cbnz	r3, 80089fc <__swsetup_r+0x7c>
 80089e8:	89a3      	ldrh	r3, [r4, #12]
 80089ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80089ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089f2:	d003      	beq.n	80089fc <__swsetup_r+0x7c>
 80089f4:	4621      	mov	r1, r4
 80089f6:	4628      	mov	r0, r5
 80089f8:	f000 f884 	bl	8008b04 <__smakebuf_r>
 80089fc:	89a0      	ldrh	r0, [r4, #12]
 80089fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a02:	f010 0301 	ands.w	r3, r0, #1
 8008a06:	d00a      	beq.n	8008a1e <__swsetup_r+0x9e>
 8008a08:	2300      	movs	r3, #0
 8008a0a:	60a3      	str	r3, [r4, #8]
 8008a0c:	6963      	ldr	r3, [r4, #20]
 8008a0e:	425b      	negs	r3, r3
 8008a10:	61a3      	str	r3, [r4, #24]
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	b943      	cbnz	r3, 8008a28 <__swsetup_r+0xa8>
 8008a16:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a1a:	d1c4      	bne.n	80089a6 <__swsetup_r+0x26>
 8008a1c:	bd38      	pop	{r3, r4, r5, pc}
 8008a1e:	0781      	lsls	r1, r0, #30
 8008a20:	bf58      	it	pl
 8008a22:	6963      	ldrpl	r3, [r4, #20]
 8008a24:	60a3      	str	r3, [r4, #8]
 8008a26:	e7f4      	b.n	8008a12 <__swsetup_r+0x92>
 8008a28:	2000      	movs	r0, #0
 8008a2a:	e7f7      	b.n	8008a1c <__swsetup_r+0x9c>
 8008a2c:	20000068 	.word	0x20000068

08008a30 <_raise_r>:
 8008a30:	291f      	cmp	r1, #31
 8008a32:	b538      	push	{r3, r4, r5, lr}
 8008a34:	4604      	mov	r4, r0
 8008a36:	460d      	mov	r5, r1
 8008a38:	d904      	bls.n	8008a44 <_raise_r+0x14>
 8008a3a:	2316      	movs	r3, #22
 8008a3c:	6003      	str	r3, [r0, #0]
 8008a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a42:	bd38      	pop	{r3, r4, r5, pc}
 8008a44:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008a46:	b112      	cbz	r2, 8008a4e <_raise_r+0x1e>
 8008a48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a4c:	b94b      	cbnz	r3, 8008a62 <_raise_r+0x32>
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f000 f830 	bl	8008ab4 <_getpid_r>
 8008a54:	462a      	mov	r2, r5
 8008a56:	4601      	mov	r1, r0
 8008a58:	4620      	mov	r0, r4
 8008a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a5e:	f000 b817 	b.w	8008a90 <_kill_r>
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d00a      	beq.n	8008a7c <_raise_r+0x4c>
 8008a66:	1c59      	adds	r1, r3, #1
 8008a68:	d103      	bne.n	8008a72 <_raise_r+0x42>
 8008a6a:	2316      	movs	r3, #22
 8008a6c:	6003      	str	r3, [r0, #0]
 8008a6e:	2001      	movs	r0, #1
 8008a70:	e7e7      	b.n	8008a42 <_raise_r+0x12>
 8008a72:	2400      	movs	r4, #0
 8008a74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a78:	4628      	mov	r0, r5
 8008a7a:	4798      	blx	r3
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	e7e0      	b.n	8008a42 <_raise_r+0x12>

08008a80 <raise>:
 8008a80:	4b02      	ldr	r3, [pc, #8]	; (8008a8c <raise+0xc>)
 8008a82:	4601      	mov	r1, r0
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	f7ff bfd3 	b.w	8008a30 <_raise_r>
 8008a8a:	bf00      	nop
 8008a8c:	20000068 	.word	0x20000068

08008a90 <_kill_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4d07      	ldr	r5, [pc, #28]	; (8008ab0 <_kill_r+0x20>)
 8008a94:	2300      	movs	r3, #0
 8008a96:	4604      	mov	r4, r0
 8008a98:	4608      	mov	r0, r1
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	602b      	str	r3, [r5, #0]
 8008a9e:	f7f9 fc13 	bl	80022c8 <_kill>
 8008aa2:	1c43      	adds	r3, r0, #1
 8008aa4:	d102      	bne.n	8008aac <_kill_r+0x1c>
 8008aa6:	682b      	ldr	r3, [r5, #0]
 8008aa8:	b103      	cbz	r3, 8008aac <_kill_r+0x1c>
 8008aaa:	6023      	str	r3, [r4, #0]
 8008aac:	bd38      	pop	{r3, r4, r5, pc}
 8008aae:	bf00      	nop
 8008ab0:	200048c8 	.word	0x200048c8

08008ab4 <_getpid_r>:
 8008ab4:	f7f9 bc00 	b.w	80022b8 <_getpid>

08008ab8 <__swhatbuf_r>:
 8008ab8:	b570      	push	{r4, r5, r6, lr}
 8008aba:	460c      	mov	r4, r1
 8008abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac0:	2900      	cmp	r1, #0
 8008ac2:	b096      	sub	sp, #88	; 0x58
 8008ac4:	4615      	mov	r5, r2
 8008ac6:	461e      	mov	r6, r3
 8008ac8:	da0d      	bge.n	8008ae6 <__swhatbuf_r+0x2e>
 8008aca:	89a3      	ldrh	r3, [r4, #12]
 8008acc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008ad0:	f04f 0100 	mov.w	r1, #0
 8008ad4:	bf0c      	ite	eq
 8008ad6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008ada:	2340      	movne	r3, #64	; 0x40
 8008adc:	2000      	movs	r0, #0
 8008ade:	6031      	str	r1, [r6, #0]
 8008ae0:	602b      	str	r3, [r5, #0]
 8008ae2:	b016      	add	sp, #88	; 0x58
 8008ae4:	bd70      	pop	{r4, r5, r6, pc}
 8008ae6:	466a      	mov	r2, sp
 8008ae8:	f000 f848 	bl	8008b7c <_fstat_r>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	dbec      	blt.n	8008aca <__swhatbuf_r+0x12>
 8008af0:	9901      	ldr	r1, [sp, #4]
 8008af2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008af6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008afa:	4259      	negs	r1, r3
 8008afc:	4159      	adcs	r1, r3
 8008afe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b02:	e7eb      	b.n	8008adc <__swhatbuf_r+0x24>

08008b04 <__smakebuf_r>:
 8008b04:	898b      	ldrh	r3, [r1, #12]
 8008b06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008b08:	079d      	lsls	r5, r3, #30
 8008b0a:	4606      	mov	r6, r0
 8008b0c:	460c      	mov	r4, r1
 8008b0e:	d507      	bpl.n	8008b20 <__smakebuf_r+0x1c>
 8008b10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008b14:	6023      	str	r3, [r4, #0]
 8008b16:	6123      	str	r3, [r4, #16]
 8008b18:	2301      	movs	r3, #1
 8008b1a:	6163      	str	r3, [r4, #20]
 8008b1c:	b002      	add	sp, #8
 8008b1e:	bd70      	pop	{r4, r5, r6, pc}
 8008b20:	ab01      	add	r3, sp, #4
 8008b22:	466a      	mov	r2, sp
 8008b24:	f7ff ffc8 	bl	8008ab8 <__swhatbuf_r>
 8008b28:	9900      	ldr	r1, [sp, #0]
 8008b2a:	4605      	mov	r5, r0
 8008b2c:	4630      	mov	r0, r6
 8008b2e:	f7ff fab3 	bl	8008098 <_malloc_r>
 8008b32:	b948      	cbnz	r0, 8008b48 <__smakebuf_r+0x44>
 8008b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b38:	059a      	lsls	r2, r3, #22
 8008b3a:	d4ef      	bmi.n	8008b1c <__smakebuf_r+0x18>
 8008b3c:	f023 0303 	bic.w	r3, r3, #3
 8008b40:	f043 0302 	orr.w	r3, r3, #2
 8008b44:	81a3      	strh	r3, [r4, #12]
 8008b46:	e7e3      	b.n	8008b10 <__smakebuf_r+0xc>
 8008b48:	89a3      	ldrh	r3, [r4, #12]
 8008b4a:	6020      	str	r0, [r4, #0]
 8008b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b50:	81a3      	strh	r3, [r4, #12]
 8008b52:	9b00      	ldr	r3, [sp, #0]
 8008b54:	6163      	str	r3, [r4, #20]
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	6120      	str	r0, [r4, #16]
 8008b5a:	b15b      	cbz	r3, 8008b74 <__smakebuf_r+0x70>
 8008b5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b60:	4630      	mov	r0, r6
 8008b62:	f000 f81d 	bl	8008ba0 <_isatty_r>
 8008b66:	b128      	cbz	r0, 8008b74 <__smakebuf_r+0x70>
 8008b68:	89a3      	ldrh	r3, [r4, #12]
 8008b6a:	f023 0303 	bic.w	r3, r3, #3
 8008b6e:	f043 0301 	orr.w	r3, r3, #1
 8008b72:	81a3      	strh	r3, [r4, #12]
 8008b74:	89a3      	ldrh	r3, [r4, #12]
 8008b76:	431d      	orrs	r5, r3
 8008b78:	81a5      	strh	r5, [r4, #12]
 8008b7a:	e7cf      	b.n	8008b1c <__smakebuf_r+0x18>

08008b7c <_fstat_r>:
 8008b7c:	b538      	push	{r3, r4, r5, lr}
 8008b7e:	4d07      	ldr	r5, [pc, #28]	; (8008b9c <_fstat_r+0x20>)
 8008b80:	2300      	movs	r3, #0
 8008b82:	4604      	mov	r4, r0
 8008b84:	4608      	mov	r0, r1
 8008b86:	4611      	mov	r1, r2
 8008b88:	602b      	str	r3, [r5, #0]
 8008b8a:	f7f9 fbfc 	bl	8002386 <_fstat>
 8008b8e:	1c43      	adds	r3, r0, #1
 8008b90:	d102      	bne.n	8008b98 <_fstat_r+0x1c>
 8008b92:	682b      	ldr	r3, [r5, #0]
 8008b94:	b103      	cbz	r3, 8008b98 <_fstat_r+0x1c>
 8008b96:	6023      	str	r3, [r4, #0]
 8008b98:	bd38      	pop	{r3, r4, r5, pc}
 8008b9a:	bf00      	nop
 8008b9c:	200048c8 	.word	0x200048c8

08008ba0 <_isatty_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4d06      	ldr	r5, [pc, #24]	; (8008bbc <_isatty_r+0x1c>)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	602b      	str	r3, [r5, #0]
 8008bac:	f7f9 fbfb 	bl	80023a6 <_isatty>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <_isatty_r+0x1a>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	b103      	cbz	r3, 8008bba <_isatty_r+0x1a>
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	200048c8 	.word	0x200048c8

08008bc0 <_init>:
 8008bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bc2:	bf00      	nop
 8008bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bc6:	bc08      	pop	{r3}
 8008bc8:	469e      	mov	lr, r3
 8008bca:	4770      	bx	lr

08008bcc <_fini>:
 8008bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bce:	bf00      	nop
 8008bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bd2:	bc08      	pop	{r3}
 8008bd4:	469e      	mov	lr, r3
 8008bd6:	4770      	bx	lr
