Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Nov  9 11:33:21 2024
| Host         : THX_HP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1356 |
|    Minimum number of control sets                        |  1355 |
|    Addition due to synthesis replication                 |     1 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1356 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |  1034 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             507 |          202 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             479 |          191 |
| Yes          | No                    | No                     |            7238 |         1767 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1402 |          332 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                     Enable Signal                                                                                                     |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                           | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__2_n_0                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                       |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                          | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                             | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                       |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                   |                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                              | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/bvalid_c                                                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                             | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.sig_rxd_rd_data[32]_i_1_n_0                                                                                                                                        |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_last_r0                                                                                                                           | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                     | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[2][0]                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                          | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                     | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg_1[0]                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                    | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[3]_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                           | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3][0]             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                         | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                              |                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_1[0]                                                                                             | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                   | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                   | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                            |                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/flow_control_loop_pipe_sequential_init_U/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg_reg_0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/flow_control_loop_pipe_sequential_init_U/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg_reg_2 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                              |                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/indvar_flatten183_fu_408                                                          | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                            |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                            |                                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7361_state14_i_1_n_0                                                                                      |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7257_state14_i_1_n_0                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7273_state14_i_1_n_0                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7289_state14_i_1_n_0                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_81[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_92[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_1[0]                                                                                      |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_30[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                             | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/s_axi4_arready                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_rd_sm/axi_read_fsm/gaxi_full_sm.arready_int_reg_rep__1_0[0]                                                                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_119[0]                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_12[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_122[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_1[0]                                                                                          |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_108[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_182[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_181[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_183[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_184[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_170[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_180[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_147[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_157[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_137[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_164[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_154[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_163[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_185[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_145[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_139[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_156[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_133[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_146[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_128[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_153[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_162[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_132[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_165[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_13[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_167[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_169[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_148[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_144[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_168[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_17[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_141[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_171[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_172[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_173[0]                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_143[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_155[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_130[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_174[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_131[0]                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_136[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_129[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_160[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_161[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_166[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_152[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_176[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_151[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_15[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_177[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_135[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_159[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_149[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_140[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_16[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_138[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_150[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_158[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_175[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_178[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_179[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_18[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_134[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_14[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_142[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_68[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_25[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_51[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_71[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_64[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_70[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_72[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_24[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_31[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_37[0]                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_40[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_187[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_42[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_59[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_47[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_63[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_56[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_32[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_96[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_77[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_8[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_3[0]                                                                                      |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_36                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_66[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_67[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_186[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_33[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_3[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_46[0]                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_49[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_69[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_38[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_29[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_41[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_48[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_65[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_73[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_74[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_26[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_44[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_19[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_2[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_50[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_55[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_21[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_60[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_7[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_20[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_23[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_28[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_30[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_36[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_34[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_27[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_35[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_4[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_43[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_5[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_52[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_53[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_39[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_54[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_57[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_58[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_29[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep__2                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep__2_0                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep__2_1                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_11[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep_4                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep_0                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]                                                                  |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_28[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_rep_3                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_15                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_16                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_0                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_31                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_33                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_34                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_1                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_4                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_23                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_0                                                                                 |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep                                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_15                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_10                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_11                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_19                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_17                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_5                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_24                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_6                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_18                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_12                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_27                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_17                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_19                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_21                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_25                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_14                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_18                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_13                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_30                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_16                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_5                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_8                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_11                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_22                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_26                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_6                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]                                                                                   |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_3                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_10                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_28                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_7                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_32                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_9                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_12                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep_2                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_29                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__0_20                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_13                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_14                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_32                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_22                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_26                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_33                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_7                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_27                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_20                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_30                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_23                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_31                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_8                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_9                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_21                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_6                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_34                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_25                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_24                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_28                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_29                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__1_5                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/urem_7ns_3ns_2_11_1_U87/ap_CS_fsm_reg[3]_rep__2_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_88[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/s_axi4_wvalid_0[0]                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_24[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U352/ap_CS_fsm_reg[3]_rep__1                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U352/ap_CS_fsm_reg[3]_rep__1_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_41                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_49                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_47                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_26                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_50                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_52                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_53                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_57                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_63                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_69                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_44                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_21                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_70                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_27                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_31                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_46                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_51                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_29                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_5                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_59                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_66                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_32                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_67                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_48                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_71                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_72                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_28                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_64                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_73                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_40                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_30                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_42                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_18                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_19                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_25                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_62[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_43                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_60                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_55                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_68                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_7                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_20                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_56                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_24                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_33                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_38                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_17                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_54                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_61                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_37                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_23                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_16                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_6                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_62                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_58                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_65                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_22                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_34                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_35                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_39                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_45                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_87                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_76                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_77                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_89                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_95                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_97                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_88                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_75                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_84                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_99                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_78                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_94                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_82                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_91                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_86                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_9                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_79                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_93                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_8                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_90                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_96                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_74                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_80                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_92                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_98                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_85                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_83                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_81                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_61[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_22[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_102                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_103                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_109                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_101                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_111                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_107                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_112                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_113                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_117                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_124                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_125                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_127                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_128                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_108                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_129                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_130                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_131                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_105                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_132                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_133                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_104                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_110                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_115                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_119                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_100                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_116                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_120                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_126                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_114                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_123                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_106                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_118                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_121                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_122                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_141                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_139                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_134                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_143                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_138                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_142                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_137                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_136                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_140                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_135                                                                                                       |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_98                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_73                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_97                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_86                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_99                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_85                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_92                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_95                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_74                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_76                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_72                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_88                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_75                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_80                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_90                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_94                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_79                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_84                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_81                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_96                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_77                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_78                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_82                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_83                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_89                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_91                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_93                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_87                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[1]_71                                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_18                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_9                                                                                                 |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_16                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_14                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_17                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_13                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_10                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_15                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_11                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_CS_fsm_reg[5]_rep__20_12                                                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_6[0]                                                                                          |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_45[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/E[0]                                                                                                                       |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_123[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_124[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_126[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_127[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_113[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_120[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_112[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_121[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_125[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_10[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_103[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_107[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_11[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_110[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_116[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_105[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_0[0]                                                                                          |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_101[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_104[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_106[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_109[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_111[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_100[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_102[0]                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_114[0]                                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_117[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_115[0]                                                                                        |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_118[0]                                                                                        |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_31[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_85[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_79[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_9[0]                                                                                          |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_20[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_21[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_34[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_36[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_37[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_94[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_91[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_13[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_76[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_16[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_33[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_32[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_90[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_93[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_82[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_95[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_10[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_22[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_87[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_38[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_39[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_75[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_4[0]                                                                                      |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_35[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_40[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_41[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_80[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_84[0]                                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_83[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_89[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_78[0]                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_0[0]                                                                                      |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_12[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_86[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_99[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_14[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_15[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_17[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_18[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_19[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_2[0]                                                                                      |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_23[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_25[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_98[0]                                                                                         |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_26[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_27[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_58[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_49[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_5[0]                                                                                      |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_46[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_51[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_42[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_52[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_48[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_54[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_55[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_8[0]                                                                                      |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_59[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_45[0]                                                                                     |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_43[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_6[0]                                                                                      |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_44[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_50[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_57[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_7[0]                                                                                      |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_47[0]                                                                                     |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_56[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_9[0]                                                                                      |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_rep_53[0]                                                                                     |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_18                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_14                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_21                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_0                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_20                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_22                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_17                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_23                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_24                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_25                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_15                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_26                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_27                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_1                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_28                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]                                                                  |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_11                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_16                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_12                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_19                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_10                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_2                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_13                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_3                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_39                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_48                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_58                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_5                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_71                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_3                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_1                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_70                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_63                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_34                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_43                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_51                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_62                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_66                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_57                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_7                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_41                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_45                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_49                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_52                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_60                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_68                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_47                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_44                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_6                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_31                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_9                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_53                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_6                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_8                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_40                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_67                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_29                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_55                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_37                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_42                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_56                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_61                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_32                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_69                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_8                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_35                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_38                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_36                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_0                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_46                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_50                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_65                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_2                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_30                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_64                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_4                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_59                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_4                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_54                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1]_33                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_5                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[5]_rep__20_7                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_38                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_14                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_28                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_53                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_11                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_20                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_109                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_25                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_102                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_29                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_35                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_30                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_32                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_33                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_42                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_46                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_57                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_58                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_100                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_59                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_39                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_106                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_43                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_50                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_56                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_101                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_24                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_108                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_36                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_34                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_47                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_103                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_17                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_40                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_2                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_104                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_26                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_41                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_37                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_5                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_51                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_23                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_107                                                              |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_27                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_85                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_97                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_80                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_63                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_64                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_98                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_79                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_95                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_89                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_72                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_62                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_77                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_83                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_93                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_67                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_68                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_76                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_91                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_65                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_84                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_99                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_60                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_66                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_75                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_8                                                                |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_81                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_82                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_92                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_69                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_73                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_78                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_90                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_94                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_96                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_87                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_74                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_61                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_70                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[7]_86                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/regslice_both_M_AXIS_V_data_V_U/B_V_data_1_load_B                                                                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/regslice_both_M_AXIS_V_data_V_U/B_V_data_1_payload_A[7]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/regslice_both_S_AXIS_V_data_V_U/B_V_data_1_load_B                                                                                                                                         |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/regslice_both_S_AXIS_V_data_V_U/B_V_data_1_payload_A[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                           | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_18                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_enable_reg_pp0_iter11_reg_97[0]                                                                                         |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7249_state14_i_1_n_0                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7365_state14_i_1_n_0                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_29                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_31                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_32                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_18                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_33                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_10                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_103                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_112                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_13                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_23                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_25                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_26                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_0                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_27                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_105                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_28                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_109                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_16                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_19                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_3                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_30                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_34                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_100                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_110                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_12                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_17                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_21                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep                                                                               |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_102                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_108                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7265_state14_i_1_n_0                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_104                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_111                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_106                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_15                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_22                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_24                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_1                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_20                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_101                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_107                                                                           |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_14                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_2                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_89                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_91                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_74                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_38                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_46                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_52                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_60                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_73                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_5                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_79                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_75                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_49                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_41                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_47                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_58                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_6                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_45                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_69                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_35                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_57                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_40                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_62                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_53                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_39                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_42                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_51                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_63                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_48                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_7                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_36                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_70                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_59                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_77                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_64                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_37                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_8                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_80                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_82                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_4                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_66                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_68                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_71                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_84                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_50                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_72                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_54                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_86                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_87                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_81                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_61                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_88                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_9                                                                             |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_90                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_76                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_44                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_85                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_92                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_78                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_83                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_55                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_43                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_56                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_65                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_67                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_10                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_34                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_40                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_41                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_15                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_25                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_27                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_42                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_43                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_19                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_30                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_35                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_38                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_44                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_45                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_48                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_36                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_94                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_49                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_21                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_5                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_11                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_13                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_17                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_23                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_29                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_39                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_32                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_47                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_96                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_31                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_50                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_51                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_52                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_46                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_53                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_55                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_14                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_24                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_56                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_57                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_58                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_59                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_12                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_22                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_54                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_26                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_37                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_20                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_98                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_95                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_99                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_93                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_97                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_28                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_16                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_33                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_32                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_84                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_60                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_6                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_62                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep_11                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_78                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_13                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_75                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_23                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_17                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_81                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_65                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_67                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_77                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_15                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_83                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_64                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_86                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_80                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_31                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_68                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_73                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_79                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_21                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_29                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_33                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_34                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_7                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_89                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_66                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_76                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_22                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_18                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_28                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_16                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_25                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_8                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_85                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_61                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_11                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_2                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_20                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_9                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_69                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_88                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_10                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_82                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_70                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_12                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_26                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_24                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_72                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_19                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_27                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_3                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_63                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_87                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_30                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_74                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_14                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_40                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_86                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_69                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_81                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_52                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_60                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_68                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_64                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_65                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_76                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_77                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_63                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_83                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_84                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_70                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_85                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_38                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_45                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_9                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2                                                                            |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_0                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_71                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_10                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_6                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_87                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_1                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_100                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_36                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_50                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_80                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_4                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_72                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_41                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_42                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_47                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_53                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_54                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_55                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_58                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_61                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_62                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_35                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_7                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_48                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_56                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_59                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_44                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_66                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_67                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_73                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_39                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_49                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_43                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_74                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_57                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_46                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_75                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_51                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_37                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_79                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_8                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_78                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_82                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__1_5                                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_110                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_11                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_113                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_101                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_105                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_114                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_106                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_112                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_116                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_103                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_107                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_12                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_108                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_104                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_109                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_111                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_13                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_115                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_14                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_15                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__2_102                                                                        |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                      | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7281_state14_i_1_n_0                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/mul_7ns_9ns_15_1_1_U351/ap_CS_fsm_reg[3]_rep__0_71                                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7297_state14_i_1_n_0                                                                                      |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/ap_predicate_pred7305_state14_i_1_n_0                                                                                      |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0[0]                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_1_fu_1418/empty_fu_3840                                                                                                                                            | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_1_fu_1418/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                            |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg[0]                                                                     |                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                     |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                           |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                           |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                            |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[15]_i_1_n_0                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[15]_i_1_n_0                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                            |                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                |                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                              |                                                                                                                                                                                                                       |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                       |                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                              |                                                                                                                                                                                                                       |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                     |                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                    |                                                                                                                                                                                                                       |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                    |                                                                                                                                                                                                                       |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                           |                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                             | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                              |                                                                                                                                                                                                                       |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                              |                                                                                                                                                                                                                       |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axis_tvalid                                                                                                             | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn_0                                                                                                           |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                       |                                                                                                                                                                                                                       |                4 |             19 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |               15 |             20 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                       |                                                                                                                                                                                                                       |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/flow_control_loop_pipe_sequential_init_U/indvar_flatten183_fu_408                                                          |                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/flow_control_loop_pipe_sequential_init_U/E[0]                                                                              | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                             |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                     | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                               |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6784_6847_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6848_6911_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7040_7103_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6976_7039_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7168_7231_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7104_7167_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7232_7295_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7296_7359_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7552_7615_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7424_7487_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7488_7551_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7680_7743_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7616_7679_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7872_7935_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7808_7871_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7744_7807_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8000_8063_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8064_8127_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7936_7999_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8128_8191_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_7_13_i_1_n_0                                         |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/frame_253_ce0                                                                                                              |                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859/frame_2_ce0                                                                                                                |                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7360_7423_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5632_5695_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5568_5631_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5504_5567_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1344_1407_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1472_1535_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                               |                                                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1408_1471_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1664_1727_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1600_1663_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1536_1599_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1856_1919_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1792_1855_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5696_5759_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1728_1791_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1984_2047_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1920_1983_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2048_2111_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2112_2175_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2176_2239_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2304_2367_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                               |                                                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2240_2303_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2432_2495_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2496_2559_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2368_2431_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2560_2623_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2624_2687_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2816_2879_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2688_2751_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2752_2815_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2944_3007_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2880_2943_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3008_3071_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3200_3263_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3136_3199_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3072_3135_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3264_3327_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5760_5823_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3392_3455_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3456_3519_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3328_3391_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3520_3583_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3648_3711_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3584_3647_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3712_3775_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3840_3903_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3776_3839_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3904_3967_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3968_4031_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4096_4159_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5952_6015_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4032_4095_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4160_4223_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4224_4287_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5824_5887_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4288_4351_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4416_4479_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4352_4415_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4544_4607_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4480_4543_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4736_4799_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4608_4671_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4672_4735_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4800_4863_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4864_4927_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4928_4991_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5056_5119_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4992_5055_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5888_5951_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5120_5183_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5184_5247_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5312_5375_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5248_5311_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5376_5439_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5440_5503_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1280_1343_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1216_1279_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_i_1_n_0                                             |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1088_1151_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6016_6079_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6080_6143_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6144_6207_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6208_6271_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6336_6399_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6272_6335_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6400_6463_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_7_13_i_1_n_0                                          |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6464_6527_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_i_1_n_0                                           |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6528_6591_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6656_6719_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6720_6783_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6592_6655_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6912_6975_7_13_i_1_n_0                                        |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                  | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                            |                                                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                        |               11 |             30 |         2.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/sel                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                     |                4 |             31 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                     |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                    | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                       |                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/gaxif.COMP_AXI4/axi_wr_fsm/axi_wr_fsm/s_axi4_wvalid_1[0]                                                                                                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                                                      | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                          |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                          |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                       |                                                                                                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                            |                                                                                                                                                                                                                       |               10 |             35 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                            |                                                                                                                                                                                                                       |               15 |             35 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                       |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                       |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                            |                                                                                                                                                                                                                       |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                            |                                                                                                                                                                                                                       |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                            |               16 |             35 |         2.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                       |               15 |             35 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_1_fu_1418/empty_fu_3840                                                                                                                                            | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_1_fu_1418/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                    |                7 |             40 |         5.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                     |               11 |             46 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                |                                                                                                                                                                                                                       |                9 |             49 |         5.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                    |                                                                                                                                                                                                                       |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                       |                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                     |                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                |                                                                                                                                                                                                                       |               13 |             49 |         3.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                               |                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                    |                                                                                                                                                                                                                       |               16 |             50 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                     |                                                                                                                                                                                                                       |               17 |             50 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                |                                                                                                                                                                                                                       |               17 |             50 |         2.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                               |                                                                                                                                                                                                                       |               19 |             50 |         2.63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                       |               10 |             58 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                     |               11 |             59 |         5.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                   | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |               15 |             60 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                   | design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                |               14 |             60 |         4.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                     |               66 |            111 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                       |                                                                                                                                                                                                                       |               29 |            134 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                       |                                                                                                                                                                                                                       |              202 |            541 |         2.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/output_10_load149_fu_7080                                                                                                  |                                                                                                                                                                                                                       |              231 |            664 |         2.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/sobel_hls_0/inst/grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201/E[0]                                                                                                                       |                                                                                                                                                                                                                       |              315 |            664 |         2.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                        |                                                                                                                                                                                                                       |              388 |           2577 |         6.64 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


