Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Apr 28 20:50:40 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN<0>_IBUF
   BTN<1>_IBUF
   BTN<2>_IBUF
   BTN<3>_IBUF


