-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/17/2018 16:23:17"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Quad_Dec IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	reset_reset_n : IN std_logic;
	quadraturedecoder_inputs_export : IN std_logic_vector(1 DOWNTO 0)
	);
END Quad_Dec;

-- Design Ports Information
-- quadraturedecoder_inputs_export[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quadraturedecoder_inputs_export[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Quad_Dec IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_quadraturedecoder_inputs_export : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \reset_reset_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \quadraturedecoder_inputs_export[0]~input_o\ : std_logic;
SIGNAL \quadraturedecoder_inputs_export[1]~input_o\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \reset_reset_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \cpu|clr_break_line~feeder_combout\ : std_logic;
SIGNAL \cpu|clr_break_line~q\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|last_dest_id[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \cpu|Equal4~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_jmp_indirect~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_jmp_indirect~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr[1]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[10]~34_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[15]~8_combout\ : std_logic;
SIGNAL \cpu|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \cpu|W_valid~0_combout\ : std_logic;
SIGNAL \cpu|M_ctrl_break~q\ : std_logic;
SIGNAL \cpu|M_iw[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \cpu|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \cpu|M_iw[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \cpu|D_ctrl_b_not_src~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_not_src~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_not_src~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_b_not_src~3_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~31_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_src2_choose_imm~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_rot_right~q\ : std_logic;
SIGNAL \cpu|M_ctrl_rot_right~feeder_combout\ : std_logic;
SIGNAL \cpu|M_ctrl_rot_right~q\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_shift_logical~q\ : std_logic;
SIGNAL \cpu|M_ctrl_shift_logical~q\ : std_logic;
SIGNAL \cpu|M_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[31]~31_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[7]~9_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[7]~10_combout\ : std_logic;
SIGNAL \cpu|Equal107~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|Equal4~6_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \cpu|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_offset[0]~2_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \cpu|Add5~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[8]~8_combout\ : std_logic;
SIGNAL \cpu|M_st_data[8]~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \cpu|M_st_data[22]~32_combout\ : std_logic;
SIGNAL \cpu|M_st_data[22]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~14_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~11_combout\ : std_logic;
SIGNAL \cpu|Equal4~5_combout\ : std_logic;
SIGNAL \cpu|Equal4~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_unsigned_lo_imm16~12_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[15]~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[22]~26_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[22]~33_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \cpu|Equal4~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \cpu|M_st_data[17]~37_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~60_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~61_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \cpu|Equal4~7_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_cmp~2_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_cmp~q\ : std_logic;
SIGNAL \cpu|E_st_data[25]~52_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~53_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \cpu|Equal107~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[7]~7_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[2]~3_combout\ : std_logic;
SIGNAL \cpu|Add9~0_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[0]~15_combout\ : std_logic;
SIGNAL \cpu|Add9~2_combout\ : std_logic;
SIGNAL \cpu|Add9~1\ : std_logic;
SIGNAL \cpu|Add9~3_combout\ : std_logic;
SIGNAL \cpu|Add9~5_combout\ : std_logic;
SIGNAL \cpu|F_iw[8]~31_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[2]~14_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[2]~17_combout\ : std_logic;
SIGNAL \cpu|Add9~4\ : std_logic;
SIGNAL \cpu|Add9~6_combout\ : std_logic;
SIGNAL \cpu|Add9~13_combout\ : std_logic;
SIGNAL \cpu|Add9~7\ : std_logic;
SIGNAL \cpu|Add9~8_combout\ : std_logic;
SIGNAL \cpu|Add9~14_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[4]~12_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[4]~14_combout\ : std_logic;
SIGNAL \cpu|Add9~9\ : std_logic;
SIGNAL \cpu|Add9~10_combout\ : std_logic;
SIGNAL \cpu|Add9~12_combout\ : std_logic;
SIGNAL \cpu|Equal198~0_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_stall_nxt~1_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_stall~q\ : std_logic;
SIGNAL \cpu|E_st_data[26]~44_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~45_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_ld_signed~q\ : std_logic;
SIGNAL \cpu|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[2]~5_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[26]~43_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[26]~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[7]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[25]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[27]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \cpu|M_st_data[12]~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \cpu|M_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|Equal181~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[12]~24_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart|r_val~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \cpu|M_st_data[21]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[21]~53_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[5]~22_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[7]~65_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal3~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \cpu|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[8]~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[8]~24_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[0]~8_combout\ : std_logic;
SIGNAL \sys_clk_timer|force_reload~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|force_reload~q\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[8]~49\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[9]~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_is_running~q\ : std_logic;
SIGNAL \sys_clk_timer|always0~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[9]~51\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[10]~53\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[11]~55\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[12]~57\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[13]~59\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \cpu|M_st_data[14]~24_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[14]~2_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[14]~5_combout\ : std_logic;
SIGNAL \cpu|F_iw[30]~21_combout\ : std_logic;
SIGNAL \cpu|F_iw[29]~22_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \cpu|F_iw[27]~20_combout\ : std_logic;
SIGNAL \cpu|F_iw[28]~19_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[13]~6_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[13]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~74_combout\ : std_logic;
SIGNAL \cpu|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \cpu|M_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[15]~2_combout\ : std_logic;
SIGNAL \jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart|t_dav~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart|ien_AE~0_combout\ : std_logic;
SIGNAL \jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \jtag_uart|ac~q\ : std_logic;
SIGNAL \sys_clk_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[10]~18_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~19_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[10]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \cpu|Equal4~9_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \cpu|E_ctrl_exception~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_h_register[12]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[12]~12_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[26]~85\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[27]~87\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~13_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[12]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~26_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[12]~12_combout\ : std_logic;
SIGNAL \cpu|av_fill_bit~combout\ : std_logic;
SIGNAL \cpu|Equal2~0_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[12]~8_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[12]~9_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[11]~11_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[15]~64_combout\ : std_logic;
SIGNAL \cpu|M_st_data[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \jtag_uart|read_0~q\ : std_logic;
SIGNAL \cpu|M_st_data[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[17]~61_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[18]~30_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[21]~27_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[21]~34_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[22]~66_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[24]~24_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[16]~17_combout\ : std_logic;
SIGNAL \cpu|E_src2[31]~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~43_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \cpu|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \cpu|F_iw[25]~28_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \cpu|F_iw[22]~25_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[30]~18_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[30]~18_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[29]~20_combout\ : std_logic;
SIGNAL \cpu|M_st_data[18]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[17]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[18]~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[18]~31_combout\ : std_logic;
SIGNAL \cpu|M_st_data[19]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[21]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[23]~20_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|F_iw[19]~33_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[29]~19_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[28]~22_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[28]~20_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[27]~27_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[27]~24_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[27]~21_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[26]~26_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[26]~26_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[26]~22_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[25]~25_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[25]~28_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[25]~23_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[24]~24_combout\ : std_logic;
SIGNAL \cpu|E_src1[24]~25_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[23]~23_combout\ : std_logic;
SIGNAL \cpu|E_src1[23]~26_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[23]~25_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[20]~55_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[20]~20_combout\ : std_logic;
SIGNAL \cpu|E_src1[20]~29_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[20]~28_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \cpu|F_iw[9]~35_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[19]~29_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[19]~57_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[19]~19_combout\ : std_logic;
SIGNAL \cpu|E_src1[19]~30_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[18]~18_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[18]~59_combout\ : std_logic;
SIGNAL \cpu|E_src1[18]~31_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[17]~17_combout\ : std_logic;
SIGNAL \cpu|E_src1[17]~32_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[17]~31_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[16]~1_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[16]~0_combout\ : std_logic;
SIGNAL \cpu|E_src1[16]~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[13]~3_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[11]~5_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[10]~6_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[9]~7_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \cpu|E_src1[8]~8_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[6]~10_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \cpu|E_src1[6]~11_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[5]~11_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \cpu|E_src1[5]~12_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[3]~13_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \cpu|E_src1[3]~14_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_src1[0]~17_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[31]~44_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[7]~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[7]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~19_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[7]~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart|rvalid~q\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[15]~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[15]~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[15]~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[28]~89\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_h_register[13]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[29]~91\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[30]~93\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[15]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[15]~15_combout\ : std_logic;
SIGNAL \cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~0_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~1_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~2_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~3_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~5_combout\ : std_logic;
SIGNAL \cpu|M_st_data[31]~2_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[7]~8_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[15]~16_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~6_combout\ : std_logic;
SIGNAL \cpu|E_st_data[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[7]~0_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[31]~33_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[31]~34_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \cpu|E_src1[30]~19_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[30]~19_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~45_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[30]~46_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \jtag_uart|woverflow~q\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[14]~6_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[14]~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[14]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~21_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[14]~14_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~8_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~10_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~11_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~12_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~13_combout\ : std_logic;
SIGNAL \cpu|M_st_data[30]~23_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[14]~15_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~14_combout\ : std_logic;
SIGNAL \cpu|E_st_data[30]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[29]~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[31]~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~71_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[6]~1_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[30]~35_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[30]~36_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \cpu|E_src1[29]~20_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[29]~21_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~47_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[29]~48_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[5]~2_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[29]~37_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[29]~38_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \cpu|E_src1[28]~21_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[28]~23_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~49_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[28]~50_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[28]~39_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[28]~40_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[25]~25_combout\ : std_logic;
SIGNAL \cpu|E_src1[25]~24_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[25]~29_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~55_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[25]~56_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[1]~6_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[25]~45_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[25]~46_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[24]~24_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[24]~30_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[24]~31_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~57_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[24]~58_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[24]~47_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[24]~48_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[23]~23_combout\ : std_logic;
SIGNAL \cpu|M_st_data[23]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~70_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[23]~32_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~59_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[23]~60_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[23]~49_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[23]~50_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[21]~21_combout\ : std_logic;
SIGNAL \cpu|E_src1[21]~28_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~63_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[21]~64_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[21]~54_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[21]~67_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[20]~20_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[20]~4_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[20]~35_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~65_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[20]~66_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[20]~56_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[20]~68_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[19]~19_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[19]~5_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[19]~36_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~67_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[19]~68_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[19]~58_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[19]~69_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[18]~18_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[18]~6_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[18]~37_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~69_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[18]~70_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~63_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[18]~60_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[18]~70_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[17]~17_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[17]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~75_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[1]~7_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[17]~38_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~71_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[17]~72_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[17]~62_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[17]~71_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[16]~0_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[16]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~13_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[16]~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[14]~0_combout\ : std_logic;
SIGNAL \cpu|E_pc[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_crst~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[14]~0_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[14]~1_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[14]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[14]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \cpu|Add1~1_cout\ : std_logic;
SIGNAL \cpu|Add1~3\ : std_logic;
SIGNAL \cpu|Add1~5\ : std_logic;
SIGNAL \cpu|Add1~7\ : std_logic;
SIGNAL \cpu|Add1~8_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[13]~8_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[13]~1_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[13]~42_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[13]~43_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[13]~44_combout\ : std_logic;
SIGNAL \cpu|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[13]~45_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[13]~9_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \cpu|Add1~9\ : std_logic;
SIGNAL \cpu|Add1~10_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[14]~0_combout\ : std_logic;
SIGNAL \cpu|Equal107~2_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \cpu|M_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \cpu|M_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \cpu|M_ienable_reg_irq16~q\ : std_logic;
SIGNAL \cpu|D_control_reg_rddata_muxed[16]~0_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart|Add0~1\ : std_logic;
SIGNAL \jtag_uart|Add0~3\ : std_logic;
SIGNAL \jtag_uart|Add0~5\ : std_logic;
SIGNAL \jtag_uart|Add0~7\ : std_logic;
SIGNAL \jtag_uart|Add0~9\ : std_logic;
SIGNAL \jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~11\ : std_logic;
SIGNAL \jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \cpu|M_ipending_reg_irq16_nxt~0_combout\ : std_logic;
SIGNAL \cpu|M_ipending_reg_irq16~q\ : std_logic;
SIGNAL \cpu|D_control_reg_rddata_muxed[16]~1_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq16~2_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq16~3_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[16]~1_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[16]~63_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \cpu|E_src1[12]~4_combout\ : std_logic;
SIGNAL \cpu|Add1~2_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[10]~4_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[10]~3_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[10]~4_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[10]~5_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[10]~2_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[10]~3_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[11]~4_combout\ : std_logic;
SIGNAL \cpu|Add1~4_combout\ : std_logic;
SIGNAL \cpu|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[11]~3_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[11]~27_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[11]~28_combout\ : std_logic;
SIGNAL \cpu|E_iw[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[11]~29_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[11]~5_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \cpu|Add1~6_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[12]~2_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[12]~30_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[12]~31_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[12]~32_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[12]~6_combout\ : std_logic;
SIGNAL \cpu|F_pc_nxt[12]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~33_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[10]~10_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[10]~12_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[10]~13_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[15]~16_combout\ : std_logic;
SIGNAL \cpu|E_src1[15]~1_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[15]~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~2_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[15]~3_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[15]~3_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[15]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~8_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[15]~19_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[14]~22_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[9]~21_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[9]~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~22_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[9]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~36_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[9]~9_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[9]~14_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[9]~15_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \cpu|E_src1[13]~3_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[13]~3_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[13]~7_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[13]~8_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[13]~9_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[13]~9_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[13]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~24_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[13]~13_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~16_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~17_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~18_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~19_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~20_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~21_combout\ : std_logic;
SIGNAL \cpu|M_st_data[29]~20_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[5]~6_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~22_combout\ : std_logic;
SIGNAL \cpu|E_st_data[29]~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \cpu|F_iw[31]~18_combout\ : std_logic;
SIGNAL \cpu|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \cpu|W_wr_dst_reg~q\ : std_logic;
SIGNAL \cpu|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[14]~15_combout\ : std_logic;
SIGNAL \cpu|E_src1[14]~2_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[14]~2_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~4_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~5_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[14]~6_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[14]~4_combout\ : std_logic;
SIGNAL \cpu|M_st_data[14]~22_combout\ : std_logic;
SIGNAL \cpu|M_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[14]~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[14]~61\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[15]~63\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[16]~65\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[17]~67\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[18]~69\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[19]~71\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[20]~73\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[21]~75\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[22]~77\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[23]~79\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[24]~81\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[25]~83\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~8_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~5_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~6_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~7_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~9_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~1_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal0~10_combout\ : std_logic;
SIGNAL \sys_clk_timer|always0~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[0]~33\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[1]~7_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[1]~35\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[2]~6_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[2]~37\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[3]~5_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[3]~39\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[4]~41\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[5]~43\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \sys_clk_timer|period_l_register[6]~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[6]~45\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[7]~47\ : std_logic;
SIGNAL \sys_clk_timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[8]~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~25_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[8]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~40_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[8]~8_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[8]~16_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[8]~17_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[21]~21_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[21]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~50_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~31_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[5]~30_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[5]~32_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[5]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~48_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[5]~5_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[5]~21_combout\ : std_logic;
SIGNAL \cpu|M_st_data[21]~33_combout\ : std_logic;
SIGNAL \cpu|M_st_data[21]~18_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~59_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[3]~5_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~5_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[3]~36_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[3]~5_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[3]~37_combout\ : std_logic;
SIGNAL \sys_clk_timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~57_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[3]~3_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~16_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[11]~15_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[11]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~29_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[11]~11_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[3]~25_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[3]~26_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \cpu|M_st_data[13]~25_combout\ : std_logic;
SIGNAL \cpu|M_st_data[13]~19_combout\ : std_logic;
SIGNAL \cpu|M_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[13]~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[2]~6_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[2]~38_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[2]~6_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[2]~39_combout\ : std_logic;
SIGNAL \sys_clk_timer|control_register[2]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~61_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[2]~2_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[2]~27_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[2]~28_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \cpu|M_st_data[12]~16_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[12]~4_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[12]~4_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[12]~10_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[12]~11_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[12]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~72_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[4]~3_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~24_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~25_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~26_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~27_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~28_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~29_combout\ : std_logic;
SIGNAL \cpu|M_st_data[28]~17_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~30_combout\ : std_logic;
SIGNAL \cpu|E_st_data[28]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[28]~10_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[6]~15_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[5]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[4]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[2]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~73_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[3]~4_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[27]~41_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[27]~42_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[27]~27_combout\ : std_logic;
SIGNAL \cpu|E_src1[27]~22_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[27]~25_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~51_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[27]~52_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~33_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~34_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~32_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~35_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~36_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~37_combout\ : std_logic;
SIGNAL \cpu|M_st_data[27]~14_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[3]~4_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~38_combout\ : std_logic;
SIGNAL \cpu|E_st_data[27]~39_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \cpu|E_src1[11]~5_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[11]~5_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[11]~6_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[11]~14_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[9]~5_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[11]~13_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[11]~15_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[11]~10_combout\ : std_logic;
SIGNAL \cpu|M_st_data[11]~27_combout\ : std_logic;
SIGNAL \cpu|M_st_data[11]~13_combout\ : std_logic;
SIGNAL \cpu|M_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[11]~25_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[26]~26_combout\ : std_logic;
SIGNAL \cpu|E_src1[26]~23_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[26]~27_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~53_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[26]~54_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~40_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~41_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~42_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~43_combout\ : std_logic;
SIGNAL \cpu|M_st_data[26]~11_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~46_combout\ : std_logic;
SIGNAL \cpu|E_st_data[26]~47_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[2]~3_combout\ : std_logic;
SIGNAL \cpu|M_st_data[18]~36_combout\ : std_logic;
SIGNAL \cpu|M_st_data[18]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \cpu|E_src1[9]~7_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[9]~19_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[9]~8_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[9]~20_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[9]~21_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~49_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~50_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[1]~40_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[1]~7_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[1]~41_combout\ : std_logic;
SIGNAL \sys_clk_timer|Equal6~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[1]~42_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[1]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~66_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[1]~1_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~48_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~51_combout\ : std_logic;
SIGNAL \cpu|M_st_data[25]~8_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~54_combout\ : std_logic;
SIGNAL \cpu|E_st_data[25]~55_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \cpu|E_src2[31]~0_combout\ : std_logic;
SIGNAL \cpu|E_src2[31]~2_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[10]~7_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[5]~12_combout\ : std_logic;
SIGNAL \cpu|Add10~1_cout\ : std_logic;
SIGNAL \cpu|Add10~3_cout\ : std_logic;
SIGNAL \cpu|Add10~5_cout\ : std_logic;
SIGNAL \cpu|Add10~7_cout\ : std_logic;
SIGNAL \cpu|Add10~9_cout\ : std_logic;
SIGNAL \cpu|Add10~11_cout\ : std_logic;
SIGNAL \cpu|Add10~13_cout\ : std_logic;
SIGNAL \cpu|Add10~15_cout\ : std_logic;
SIGNAL \cpu|Add10~17_cout\ : std_logic;
SIGNAL \cpu|Add10~19_cout\ : std_logic;
SIGNAL \cpu|Add10~21_cout\ : std_logic;
SIGNAL \cpu|Add10~23_cout\ : std_logic;
SIGNAL \cpu|Add10~25_cout\ : std_logic;
SIGNAL \cpu|Add10~27_cout\ : std_logic;
SIGNAL \cpu|Add10~29_cout\ : std_logic;
SIGNAL \cpu|Add10~31_cout\ : std_logic;
SIGNAL \cpu|Add10~33_cout\ : std_logic;
SIGNAL \cpu|Add10~35_cout\ : std_logic;
SIGNAL \cpu|Add10~37_cout\ : std_logic;
SIGNAL \cpu|Add10~39_cout\ : std_logic;
SIGNAL \cpu|Add10~41_cout\ : std_logic;
SIGNAL \cpu|Add10~43_cout\ : std_logic;
SIGNAL \cpu|Add10~45_cout\ : std_logic;
SIGNAL \cpu|Add10~47_cout\ : std_logic;
SIGNAL \cpu|Add10~49_cout\ : std_logic;
SIGNAL \cpu|Add10~51_cout\ : std_logic;
SIGNAL \cpu|Add10~53_cout\ : std_logic;
SIGNAL \cpu|Add10~55_cout\ : std_logic;
SIGNAL \cpu|Add10~57_cout\ : std_logic;
SIGNAL \cpu|Add10~59_cout\ : std_logic;
SIGNAL \cpu|Add10~61_cout\ : std_logic;
SIGNAL \cpu|Add10~63_cout\ : std_logic;
SIGNAL \cpu|Add10~64_combout\ : std_logic;
SIGNAL \cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie~0_combout\ : std_logic;
SIGNAL \cpu|M_bstatus_reg_pie~q\ : std_logic;
SIGNAL \cpu|D_control_reg_rddata_muxed[0]~3_combout\ : std_logic;
SIGNAL \cpu|M_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|M_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|M_estatus_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|M_estatus_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu|M_estatus_reg_pie~q\ : std_logic;
SIGNAL \cpu|D_control_reg_rddata_muxed[0]~4_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_bstatus_reg_pie~3_combout\ : std_logic;
SIGNAL \cpu|av_sign_bit~0_combout\ : std_logic;
SIGNAL \cpu|av_sign_bit~1_combout\ : std_logic;
SIGNAL \cpu|av_sign_bit~2_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte3_data[0]~7_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~57_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[0]~43_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[0]~8_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[0]~44_combout\ : std_logic;
SIGNAL \sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \sys_clk_timer|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \sys_clk_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \sys_clk_timer|timeout_occurred~q\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[0]~45_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[0]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~69_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[0]~0_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~56_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~58_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~59_combout\ : std_logic;
SIGNAL \cpu|M_st_data[24]~5_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~62_combout\ : std_logic;
SIGNAL \cpu|E_st_data[24]~63_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \cpu|M_st_data[10]~28_combout\ : std_logic;
SIGNAL \cpu|M_st_data[10]~10_combout\ : std_logic;
SIGNAL \cpu|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[12]~9_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[7]~30_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[1]~15_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[1]~16_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq1~1_combout\ : std_logic;
SIGNAL \cpu|M_ienable_reg_irq1~q\ : std_logic;
SIGNAL \cpu|M_ipending_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \cpu|M_ipending_reg_irq1~q\ : std_logic;
SIGNAL \cpu|D_control_reg_rddata_muxed[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq1~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_ienable_reg_irq1~2_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[1]~29_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[1]~30_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[1]~2_combout\ : std_logic;
SIGNAL \cpu|M_st_data[17]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_src1[1]~16_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \cpu|F_iw[26]~29_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[4]~7_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[4]~5_combout\ : std_logic;
SIGNAL \cpu|M_st_data[20]~34_combout\ : std_logic;
SIGNAL \cpu|M_st_data[20]~15_combout\ : std_logic;
SIGNAL \cpu|M_st_data[20]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \cpu|F_iw[6]~24_combout\ : std_logic;
SIGNAL \cpu|D_src2_imm[0]~16_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[29]~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~47_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[24]~27_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[22]~22_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[22]~51_combout\ : std_logic;
SIGNAL \cpu|E_src1[22]~27_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~61_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[22]~62_combout\ : std_logic;
SIGNAL \cpu|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[22]~52_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[22]~22_combout\ : std_logic;
SIGNAL \cpu|E_stw_data[22]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~45_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[6]~4_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~28_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[6]~27_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[6]~29_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[6]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~43_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[6]~6_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[6]~19_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[6]~20_combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[6]~7_combout\ : std_logic;
SIGNAL \cpu|M_st_data[22]~21_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[6]~11_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[6]~29_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[4]~10_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[6]~28_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[6]~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[18]~37_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \cpu|E_src2_hazard_M~q\ : std_logic;
SIGNAL \cpu|M_st_data[8]~4_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[8]~9_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[8]~23_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[6]~8_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[8]~22_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[8]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal3~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|always1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~55_combout\ : std_logic;
SIGNAL \sys_clk_timer|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[4]~33_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out~34_combout\ : std_logic;
SIGNAL \sys_clk_timer|read_mux_out[4]~35_combout\ : std_logic;
SIGNAL \jtag_uart|av_readdata[4]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~53_combout\ : std_logic;
SIGNAL \cpu|av_ld_data_aligned_or_div[4]~4_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[4]~23_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[4]~24_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \cpu|E_src1[4]~13_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[4]~38_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[2]~13_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[4]~37_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[4]~39_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[8]~28_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \cpu|F_iw[17]~38_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \cpu|E_src1[7]~9_combout\ : std_logic;
SIGNAL \cpu|E_src1[7]~10_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[7]~26_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[7]~25_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[7]~27_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[7]~18_combout\ : std_logic;
SIGNAL \cpu|M_st_data[15]~31_combout\ : std_logic;
SIGNAL \cpu|M_st_data[15]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \cpu|F_iw[20]~32_combout\ : std_logic;
SIGNAL \cpu|D_dst_regnum[3]~6_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \cpu|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \cpu|E_src1_hazard_M~q\ : std_logic;
SIGNAL \cpu|E_src1[31]~18_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[30]~30_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[29]~29_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[28]~28_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[27]~27_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[26]~26_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[25]~25_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[24]~24_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[23]~23_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[22]~22_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[21]~21_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[20]~20_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[19]~19_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[18]~18_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[17]~17_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[16]~0_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[15]~16_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[14]~15_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[13]~14_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[12]~13_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[11]~12_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[10]~11_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[9]~10_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[8]~9_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[7]~8_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[6]~7_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[5]~6_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[4]~5_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[3]~4_combout\ : std_logic;
SIGNAL \cpu|M_st_data[19]~35_combout\ : std_logic;
SIGNAL \cpu|M_st_data[19]~12_combout\ : std_logic;
SIGNAL \cpu|E_arith_src2[3]~13_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[3]~35_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[1]~12_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[3]~34_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[3]~36_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \cpu|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \cpu|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \cpu|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \cpu|M_ctrl_shift_rot_right~feeder_combout\ : std_logic;
SIGNAL \cpu|M_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[1]~2_combout\ : std_logic;
SIGNAL \cpu|M_shift_rot_result[0]~1_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[0]~31_combout\ : std_logic;
SIGNAL \cpu|M_wr_data_unfiltered[0]~32_combout\ : std_logic;
SIGNAL \cpu|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \cpu|E_src1[2]~15_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[2]~41_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[0]~14_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[2]~40_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[2]~42_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[8]~6_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[8]~21_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[8]~22_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[8]~23_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[7]~18_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[7]~19_combout\ : std_logic;
SIGNAL \cpu|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[7]~20_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \cpu|F_iw[21]~23_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[5]~9_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[5]~12_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[5]~13_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[5]~14_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \cpu|F_iw[13]~9_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_break~2_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_break~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[4]~9_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[4]~10_combout\ : std_logic;
SIGNAL \cpu|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[4]~11_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \cpu|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|E_iw[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|D_extra_pc[3]~11_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[3]~6_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[3]~7_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[3]~8_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \cpu|F_iw[12]~13_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \cpu|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \cpu|M_st_data[9]~29_combout\ : std_logic;
SIGNAL \cpu|M_st_data[9]~7_combout\ : std_logic;
SIGNAL \cpu|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[2]~39_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[2]~40_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[2]~41_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \cpu|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[4]~12_combout\ : std_logic;
SIGNAL \cpu|Equal4~8_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~25_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~26_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~27_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~10_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~30_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~28_combout\ : std_logic;
SIGNAL \cpu|D_wr_dst_reg~29_combout\ : std_logic;
SIGNAL \cpu|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \cpu|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \cpu|M_wr_dst_reg~q\ : std_logic;
SIGNAL \cpu|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \cpu|E_src1[10]~6_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[10]~16_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[10]~17_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[10]~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \onchip_mem|wren~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \cpu|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[0]~33_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[0]~34_combout\ : std_logic;
SIGNAL \cpu|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[0]~35_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \cpu|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[1]~36_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[1]~37_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[1]~38_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \cpu|ic_fill_initial_offset[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[1]~15_combout\ : std_logic;
SIGNAL \cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \cpu|D_br_pred_taken~1_combout\ : std_logic;
SIGNAL \cpu|F_pc[10]~0_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[6]~15_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[6]~16_combout\ : std_logic;
SIGNAL \cpu|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[6]~17_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \cpu|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \cpu|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \cpu|F_kill~combout\ : std_logic;
SIGNAL \cpu|D_kill~q\ : std_logic;
SIGNAL \cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \cpu|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \cpu|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \cpu|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \cpu|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \cpu|D_ic_fill_starting_d1~0_combout\ : std_logic;
SIGNAL \cpu|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \cpu|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \cpu|F_iw[16]~7_combout\ : std_logic;
SIGNAL \cpu|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \cpu|E_valid~1_combout\ : std_logic;
SIGNAL \cpu|M_valid_from_E~q\ : std_logic;
SIGNAL \cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \cpu|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \cpu|M_ctrl_crst~q\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[4]~5_combout\ : std_logic;
SIGNAL \cpu|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[1]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[3]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[4]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress[5]~feeder_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \cpu|Equal157~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \cpu|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \cpu|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \cpu|W_ctrl_crst~q\ : std_logic;
SIGNAL \cpu|W_valid~q\ : std_logic;
SIGNAL \cpu|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \cpu|F_ic_valid~1_combout\ : std_logic;
SIGNAL \cpu|F_ic_valid~2_combout\ : std_logic;
SIGNAL \cpu|F_ic_valid~3_combout\ : std_logic;
SIGNAL \cpu|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \cpu|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \cpu|F_inst_ram_hit~4_combout\ : std_logic;
SIGNAL \cpu|D_iw_valid~q\ : std_logic;
SIGNAL \cpu|F_kill~2_combout\ : std_logic;
SIGNAL \cpu|F_issue~combout\ : std_logic;
SIGNAL \cpu|D_issue~q\ : std_logic;
SIGNAL \cpu|D_valid~combout\ : std_logic;
SIGNAL \cpu|E_valid_from_D~q\ : std_logic;
SIGNAL \cpu|E_valid~0_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \cpu|M_pipe_flush_nxt~2_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush~q\ : std_logic;
SIGNAL \cpu|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \cpu|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \cpu|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \cpu|ic_fill_active~q\ : std_logic;
SIGNAL \cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \cpu|Add6~0_combout\ : std_logic;
SIGNAL \cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \cpu|i_read~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \cpu|F_iw[5]~11_combout\ : std_logic;
SIGNAL \cpu|Equal4~3_combout\ : std_logic;
SIGNAL \cpu|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[5]~32_combout\ : std_logic;
SIGNAL \cpu|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[5]~31_combout\ : std_logic;
SIGNAL \cpu|E_alu_result[5]~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal5~0_combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|last_dest_id[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \cpu|F_iw[0]~17_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_st~q\ : std_logic;
SIGNAL \cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \cpu|d_write~q\ : std_logic;
SIGNAL \cpu|M_st_stall~0_combout\ : std_logic;
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\ : std_logic;
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[2]~16_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_ld~8_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_ld~q\ : std_logic;
SIGNAL \cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \cpu|d_read~q\ : std_logic;
SIGNAL \cpu|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \cpu|av_ld_or_div_done~q\ : std_logic;
SIGNAL \cpu|M_ctrl_ld~q\ : std_logic;
SIGNAL \cpu|W_stall~0_combout\ : std_logic;
SIGNAL \cpu|W_stall~combout\ : std_logic;
SIGNAL \cpu|F_iw[3]~14_combout\ : std_logic;
SIGNAL \cpu|Equal130~0_combout\ : std_logic;
SIGNAL \cpu|Equal130~1_combout\ : std_logic;
SIGNAL \cpu|E_op_eret~0_combout\ : std_logic;
SIGNAL \cpu|E_hbreak_req~combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr[1]~1_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[9]~24_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[9]~25_combout\ : std_logic;
SIGNAL \cpu|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \cpu|M_pipe_flush_waddr_nxt[9]~26_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\ : std_logic;
SIGNAL \cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ : std_logic;
SIGNAL \cpu|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \cpu|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \cpu|F_iw[11]~10_combout\ : std_logic;
SIGNAL \cpu|Equal4~2_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~10_combout\ : std_logic;
SIGNAL \cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \cpu|E_ctrl_logic~q\ : std_logic;
SIGNAL \cpu|E_wrctl_data_bstatus_reg_pie~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \cpu|E_wrctl_status~combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie_inst_nxt~7_combout\ : std_logic;
SIGNAL \cpu|M_status_reg_pie~q\ : std_logic;
SIGNAL \cpu|F_iw~6_combout\ : std_logic;
SIGNAL \cpu|D_iw[16]~0_combout\ : std_logic;
SIGNAL \cpu|F_iw[23]~26_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \cpu|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \cpu|E_src2_prelim[0]~1_combout\ : std_logic;
SIGNAL \cpu|M_st_data[16]~38_combout\ : std_logic;
SIGNAL \cpu|M_st_data[16]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_mem|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sys_clk_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sys_clk_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ic_fill_tag\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \sys_clk_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|M_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|limiter|last_channel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sys_clk_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sys_clk_timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|D_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_xbar_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \sys_clk_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sys_clk_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_M_wr_dst_reg~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \cpu|ALT_INV_Equal181~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_src2_hazard_M~q\ : std_logic;
SIGNAL \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ : std_logic;
SIGNAL \cpu|ALT_INV_E_iw\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \cpu|ALT_INV_W_stall~combout\ : std_logic;
SIGNAL \cpu|ALT_INV_M_shift_rot_stall~q\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_reset_reset_n <= reset_reset_n;
ww_quadraturedecoder_inputs_export <= quadraturedecoder_inputs_export;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[31]~14_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[29]~12_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[28]~10_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[27]~6_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[25]~5_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\ & gnd & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[7]~21_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[6]~15_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \cpu|M_st_data\(7) & \cpu|M_st_data\(6) & \cpu|M_st_data\(5) & \cpu|M_st_data\(4) & \cpu|M_st_data\(3) & \cpu|M_st_data\(2) & \cpu|M_st_data\(1) & \cpu|M_st_data\(0));

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \cpu|M_wr_data_unfiltered[31]~34_combout\ & \cpu|M_wr_data_unfiltered[30]~36_combout\ & \cpu|M_wr_data_unfiltered[29]~38_combout\ & 
\cpu|M_wr_data_unfiltered[28]~40_combout\ & \cpu|M_wr_data_unfiltered[27]~42_combout\ & \cpu|M_wr_data_unfiltered[26]~44_combout\ & \cpu|M_wr_data_unfiltered[25]~46_combout\ & \cpu|M_wr_data_unfiltered[24]~48_combout\ & 
\cpu|M_wr_data_unfiltered[23]~50_combout\ & \cpu|M_wr_data_unfiltered[22]~66_combout\ & \cpu|M_wr_data_unfiltered[21]~67_combout\ & \cpu|M_wr_data_unfiltered[20]~68_combout\ & \cpu|M_wr_data_unfiltered[19]~69_combout\ & 
\cpu|M_wr_data_unfiltered[18]~70_combout\ & \cpu|M_wr_data_unfiltered[17]~71_combout\ & \cpu|M_wr_data_unfiltered[16]~63_combout\ & \cpu|M_wr_data_unfiltered[15]~64_combout\ & \cpu|M_wr_data_unfiltered[14]~5_combout\ & 
\cpu|M_wr_data_unfiltered[13]~7_combout\ & \cpu|M_wr_data_unfiltered[12]~9_combout\ & \cpu|M_wr_data_unfiltered[11]~11_combout\ & \cpu|M_wr_data_unfiltered[10]~13_combout\ & \cpu|M_wr_data_unfiltered[9]~15_combout\ & 
\cpu|M_wr_data_unfiltered[8]~17_combout\ & \cpu|M_wr_data_unfiltered[7]~65_combout\ & \cpu|M_wr_data_unfiltered[6]~20_combout\ & \cpu|M_wr_data_unfiltered[5]~22_combout\ & \cpu|M_wr_data_unfiltered[4]~24_combout\ & \cpu|M_wr_data_unfiltered[3]~26_combout\
& \cpu|M_wr_data_unfiltered[2]~28_combout\ & \cpu|M_wr_data_unfiltered[1]~30_combout\ & \cpu|M_wr_data_unfiltered[0]~32_combout\);

\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|M_dst_regnum\(4) & \cpu|M_dst_regnum\(3) & \cpu|M_dst_regnum\(2) & \cpu|M_dst_regnum\(1) & \cpu|M_dst_regnum\(0));

\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) & 
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22));

\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \cpu|M_wr_data_unfiltered[31]~34_combout\ & \cpu|M_wr_data_unfiltered[30]~36_combout\ & \cpu|M_wr_data_unfiltered[29]~38_combout\ & 
\cpu|M_wr_data_unfiltered[28]~40_combout\ & \cpu|M_wr_data_unfiltered[27]~42_combout\ & \cpu|M_wr_data_unfiltered[26]~44_combout\ & \cpu|M_wr_data_unfiltered[25]~46_combout\ & \cpu|M_wr_data_unfiltered[24]~48_combout\ & 
\cpu|M_wr_data_unfiltered[23]~50_combout\ & \cpu|M_wr_data_unfiltered[22]~66_combout\ & \cpu|M_wr_data_unfiltered[21]~67_combout\ & \cpu|M_wr_data_unfiltered[20]~68_combout\ & \cpu|M_wr_data_unfiltered[19]~69_combout\ & 
\cpu|M_wr_data_unfiltered[18]~70_combout\ & \cpu|M_wr_data_unfiltered[17]~71_combout\ & \cpu|M_wr_data_unfiltered[16]~63_combout\ & \cpu|M_wr_data_unfiltered[15]~64_combout\ & \cpu|M_wr_data_unfiltered[14]~5_combout\ & 
\cpu|M_wr_data_unfiltered[13]~7_combout\ & \cpu|M_wr_data_unfiltered[12]~9_combout\ & \cpu|M_wr_data_unfiltered[11]~11_combout\ & \cpu|M_wr_data_unfiltered[10]~13_combout\ & \cpu|M_wr_data_unfiltered[9]~15_combout\ & 
\cpu|M_wr_data_unfiltered[8]~17_combout\ & \cpu|M_wr_data_unfiltered[7]~65_combout\ & \cpu|M_wr_data_unfiltered[6]~20_combout\ & \cpu|M_wr_data_unfiltered[5]~22_combout\ & \cpu|M_wr_data_unfiltered[4]~24_combout\ & \cpu|M_wr_data_unfiltered[3]~26_combout\
& \cpu|M_wr_data_unfiltered[2]~28_combout\ & \cpu|M_wr_data_unfiltered[1]~30_combout\ & \cpu|M_wr_data_unfiltered[0]~32_combout\);

\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|M_dst_regnum\(4) & \cpu|M_dst_regnum\(3) & \cpu|M_dst_regnum\(2) & \cpu|M_dst_regnum\(1) & \cpu|M_dst_regnum\(0));

\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) & 
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) & \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27));

\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\cpu|ic_fill_valid_bits\(7) & \cpu|ic_fill_valid_bits\(6) & \cpu|ic_fill_valid_bits\(5) & \cpu|ic_fill_valid_bits\(4) & \cpu|ic_fill_valid_bits\(3) & \cpu|ic_fill_valid_bits\(2) & \cpu|ic_fill_valid_bits\(1) & \cpu|ic_fill_valid_bits\(0)
& \cpu|ic_fill_tag\(4) & \cpu|ic_fill_tag\(3) & \cpu|ic_fill_tag\(2) & \cpu|ic_fill_tag\(1) & \cpu|ic_fill_tag\(0));

\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|ic_tag_wraddress\(6) & \cpu|ic_tag_wraddress\(5) & \cpu|ic_tag_wraddress\(4) & \cpu|ic_tag_wraddress\(3) & \cpu|ic_tag_wraddress\(2) & 
\cpu|ic_tag_wraddress\(1) & \cpu|ic_tag_wraddress\(0));

\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\
& \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\cpu|i_readdata_d1\(16) & \cpu|i_readdata_d1\(15) & \cpu|i_readdata_d1\(14) & \cpu|i_readdata_d1\(13) & \cpu|i_readdata_d1\(12) & \cpu|i_readdata_d1\(11) & 
\cpu|i_readdata_d1\(5) & \cpu|i_readdata_d1\(4) & \cpu|i_readdata_d1\(3));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\cpu|ic_fill_line\(6) & \cpu|ic_fill_line\(5) & \cpu|ic_fill_line\(4) & \cpu|ic_fill_line\(3) & \cpu|ic_fill_line\(2) & \cpu|ic_fill_line\(1) & 
\cpu|ic_fill_line\(0) & \cpu|ic_fill_dp_offset\(2) & \cpu|ic_fill_dp_offset\(1) & \cpu|ic_fill_dp_offset\(0));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\
& \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\
);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\cpu|i_readdata_d1\(31) & \cpu|i_readdata_d1\(30) & \cpu|i_readdata_d1\(29) & \cpu|i_readdata_d1\(28) & \cpu|i_readdata_d1\(27) & \cpu|i_readdata_d1\(21) & 
\cpu|i_readdata_d1\(2) & \cpu|i_readdata_d1\(1) & \cpu|i_readdata_d1\(0));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu|ic_fill_line\(6) & \cpu|ic_fill_line\(5) & \cpu|ic_fill_line\(4) & \cpu|ic_fill_line\(3) & \cpu|ic_fill_line\(2) & \cpu|ic_fill_line\(1) & 
\cpu|ic_fill_line\(0) & \cpu|ic_fill_dp_offset\(2) & \cpu|ic_fill_dp_offset\(1) & \cpu|ic_fill_dp_offset\(0));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\
& \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\
);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(16) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(15) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(23) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(7) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(31) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\cpu|i_readdata_d1\(26) & \cpu|i_readdata_d1\(25) & \cpu|i_readdata_d1\(24) & \cpu|i_readdata_d1\(23) & \cpu|i_readdata_d1\(22) & \cpu|i_readdata_d1\(20) & 
\cpu|i_readdata_d1\(8) & \cpu|i_readdata_d1\(7) & \cpu|i_readdata_d1\(6));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\cpu|ic_fill_line\(6) & \cpu|ic_fill_line\(5) & \cpu|ic_fill_line\(4) & \cpu|ic_fill_line\(3) & \cpu|ic_fill_line\(2) & \cpu|ic_fill_line\(1) & 
\cpu|ic_fill_line\(0) & \cpu|ic_fill_dp_offset\(2) & \cpu|ic_fill_dp_offset\(1) & \cpu|ic_fill_dp_offset\(0));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\
& \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\
);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \cpu|i_readdata_d1\(19) & \cpu|i_readdata_d1\(18) & \cpu|i_readdata_d1\(17) & \cpu|i_readdata_d1\(10) & \cpu|i_readdata_d1\(9));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\cpu|ic_fill_line\(6) & \cpu|ic_fill_line\(5) & \cpu|ic_fill_line\(4) & \cpu|ic_fill_line\(3) & \cpu|ic_fill_line\(2) & \cpu|ic_fill_line\(1) & 
\cpu|ic_fill_line\(0) & \cpu|ic_fill_dp_offset\(2) & \cpu|ic_fill_dp_offset\(1) & \cpu|ic_fill_dp_offset\(0));

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\
& \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\
);

\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(1);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(2);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(3);
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(4);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(14) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(30) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(13) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(29) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(12) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(28) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(11) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(27) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(10) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(26) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(9) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(25) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33);

\onchip_mem|the_altsyncram|auto_generated|q_a\(8) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35);

\onchip_mem|the_altsyncram|auto_generated|q_a\(24) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(6) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(22) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(5) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(21) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(4) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(20) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(3) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(19) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(2) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(18) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(1) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34);

\onchip_mem|the_altsyncram|auto_generated|q_a\(17) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\;

\onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) & 
\mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) & \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

\onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32);

\onchip_mem|the_altsyncram|auto_generated|q_a\(0) <= \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(7) & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(6) & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(4) & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(3) & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(2) & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(1) & 
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(0));

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[23]~20_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[21]~30_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[18]~31_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[17]~16_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ & gnd & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[15]~19_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[14]~22_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[13]~23_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[12]~24_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[11]~25_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[8]~28_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ & 
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\reset_reset_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_reset_n~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\ <= NOT \cpu|ic_tag_wraddress[4]~5_combout\;
\cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\ <= NOT \cpu|ic_fill_dp_offset_en~0_combout\;
\cpu|ALT_INV_M_wr_dst_reg~q\ <= NOT \cpu|M_wr_dst_reg~q\;
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\cpu|ALT_INV_Equal181~0_combout\ <= NOT \cpu|Equal181~0_combout\;
\cpu|ALT_INV_D_ic_fill_starting~1_combout\ <= NOT \cpu|D_ic_fill_starting~1_combout\;
\cpu|ALT_INV_E_src2_hazard_M~q\ <= NOT \cpu|E_src2_hazard_M~q\;
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\ <= NOT \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\;
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\ <= NOT \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\;
\cpu|ALT_INV_E_iw\(4) <= NOT \cpu|E_iw\(4);
\cpu|ALT_INV_W_stall~combout\ <= NOT \cpu|W_stall~combout\;
\cpu|ALT_INV_M_shift_rot_stall~q\ <= NOT \cpu|M_shift_rot_stall~q\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8);
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: FF_X35_Y23_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X35_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X35_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X38_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X38_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X38_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X38_Y23_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X35_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X35_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X35_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X35_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X35_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X35_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: FF_X38_Y23_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X38_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X38_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X38_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X38_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X38_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: FF_X38_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X38_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X35_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X35_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X35_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X38_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X38_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X38_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X38_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X37_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X37_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X37_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X37_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X37_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X37_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X37_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X37_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X37_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X37_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X37_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X37_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X37_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X37_Y23_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X37_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X37_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X37_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X37_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X37_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X37_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X37_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X37_Y24_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X37_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X37_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X37_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X37_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X37_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X37_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X37_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X37_Y24_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X37_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X37_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X37_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X37_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X37_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X37_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X37_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X37_Y24_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X36_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: FF_X36_Y22_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X36_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X36_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X36_Y22_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X36_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X36_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X36_Y22_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X36_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X36_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X36_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X36_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X36_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X36_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X36_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X36_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X36_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X37_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X36_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X36_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X35_Y22_N14
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X37_Y25_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X36_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X36_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X39_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X39_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: IOIBUF_X0_Y16_N8
\clk_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G2
\clk_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X30_Y23_N10
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X35_Y22_N30
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N15
\reset_reset_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: CLKCTRL_G4
\reset_reset_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_reset_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_reset_n~inputclkctrl_outclk\);

-- Location: FF_X35_Y22_N31
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X35_Y22_N29
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X35_Y22_N10
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X35_Y22_N11
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X35_Y22_N16
\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X35_Y22_N17
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X35_Y22_N20
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X35_Y22_N21
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X35_Y22_N22
\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X35_Y22_N23
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X35_Y22_N19
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X35_Y22_N2
\rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(2) & \rst_controller|r_sync_rst_chain\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \rst_controller|r_sync_rst_chain\(3),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X35_Y22_N3
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X35_Y22_N6
\rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(2) & \rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	datad => \rst_controller|r_sync_rst_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X35_Y22_N7
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X35_Y22_N5
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X35_Y22_N12
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X35_Y22_N13
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X35_Y22_N24
\rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X35_Y22_N25
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G11
\rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: LCCOMB_X24_Y22_N28
\cpu|clr_break_line~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu|clr_break_line~feeder_combout\);

-- Location: FF_X24_Y22_N29
\cpu|clr_break_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|clr_break_line~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|clr_break_line~q\);

-- Location: LCCOMB_X29_Y23_N12
\mm_interconnect_0|limiter|last_dest_id[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|last_dest_id[1]~0_combout\ = !\mm_interconnect_0|addr_router|Equal1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	combout => \mm_interconnect_0|limiter|last_dest_id[1]~0_combout\);

-- Location: LCCOMB_X30_Y24_N26
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X30_Y24_N27
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y24_N28
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X30_Y24_N0
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X30_Y24_N6
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\cpu|clr_break_line~q\ & 
-- (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|clr_break_line~q\,
	datab => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X30_Y24_N7
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X30_Y24_N9
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X30_Y24_N8
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\)) # (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X30_Y24_N25
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X30_Y24_N4
\mm_interconnect_0|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ = (\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X30_Y26_N10
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \cpu|d_read~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X30_Y22_N2
\cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(0),
	datad => VCC,
	combout => \cpu|F_pc_plus_one[0]~0_combout\,
	cout => \cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X31_Y24_N16
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X30_Y24_N20
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X30_Y24_N21
\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X30_Y24_N18
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\ = (\cpu|clr_break_line~q\ & (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|clr_break_line~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X34_Y21_N26
\cpu|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset\(0),
	datab => \cpu|D_ic_fill_starting_d1~q\,
	datac => \cpu|ic_fill_dp_offset\(1),
	datad => \cpu|ic_fill_dp_offset\(2),
	combout => \cpu|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: FF_X35_Y22_N15
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X35_Y22_N9
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X35_Y22_N1
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X35_Y22_N26
\rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X35_Y22_N27
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X30_Y22_N4
\cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(1),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[0]~1\,
	combout => \cpu|F_pc_plus_one[1]~2_combout\,
	cout => \cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X30_Y22_N6
\cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(2),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[1]~3\,
	combout => \cpu|F_pc_plus_one[2]~4_combout\,
	cout => \cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X30_Y22_N8
\cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(3),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[2]~5\,
	combout => \cpu|F_pc_plus_one[3]~6_combout\,
	cout => \cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X30_Y22_N10
\cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(4),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[3]~7\,
	combout => \cpu|F_pc_plus_one[4]~8_combout\,
	cout => \cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X31_Y22_N6
\cpu|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[3]~6_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[2]~16\,
	combout => \cpu|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \cpu|D_br_taken_waddr_partial[3]~18\);

-- Location: LCCOMB_X31_Y22_N8
\cpu|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[4]~8_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[3]~18\,
	combout => \cpu|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \cpu|D_br_taken_waddr_partial[4]~20\);

-- Location: FF_X31_Y22_N9
\cpu|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(4));

-- Location: LCCOMB_X32_Y22_N16
\cpu|F_ic_tag_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(4),
	datad => \cpu|F_pc_plus_one[4]~8_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X31_Y18_N16
\cpu|Equal4~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(3),
	combout => \cpu|Equal4~0_combout\);

-- Location: LCCOMB_X31_Y18_N18
\cpu|D_ctrl_jmp_indirect~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_jmp_indirect~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\cpu|D_ctrl_jmp_indirect~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(16),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_ctrl_jmp_indirect~0_combout\,
	combout => \cpu|D_ctrl_jmp_indirect~1_combout\);

-- Location: FF_X29_Y20_N25
\cpu|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_jmp_indirect~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X31_Y20_N24
\cpu|M_pipe_flush_waddr[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_hbreak_req~combout\,
	datac => \cpu|E_ctrl_jmp_indirect~q\,
	combout => \cpu|M_pipe_flush_waddr[1]~0_combout\);

-- Location: LCCOMB_X32_Y23_N2
\cpu|F_iw[10]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \cpu|F_iw[10]~34_combout\);

-- Location: FF_X32_Y23_N3
\cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[10]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(10));

-- Location: FF_X32_Y23_N7
\cpu|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(10));

-- Location: LCCOMB_X30_Y22_N12
\cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(5),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[4]~9\,
	combout => \cpu|F_pc_plus_one[5]~10_combout\,
	cout => \cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X31_Y22_N10
\cpu|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[5]~10_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[4]~20\,
	combout => \cpu|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \cpu|D_br_taken_waddr_partial[5]~22\);

-- Location: FF_X31_Y22_N11
\cpu|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X31_Y21_N16
\cpu|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(3),
	combout => \cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X27_Y22_N16
\cpu|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(1),
	datad => \cpu|E_ctrl_br_cond_nxt~0_combout\,
	combout => \cpu|E_ctrl_br_cond_nxt~1_combout\);

-- Location: FF_X30_Y22_N13
\cpu|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(5));

-- Location: LCCOMB_X30_Y22_N14
\cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(6),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[5]~11\,
	combout => \cpu|F_pc_plus_one[6]~12_combout\,
	cout => \cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X30_Y22_N16
\cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(7),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[6]~13\,
	combout => \cpu|F_pc_plus_one[7]~14_combout\,
	cout => \cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X30_Y22_N18
\cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(8),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[7]~15\,
	combout => \cpu|F_pc_plus_one[8]~16_combout\,
	cout => \cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X27_Y22_N14
\cpu|F_ic_tag_rd_addr_nxt[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[8]~16_combout\,
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|D_pc\(8),
	datad => \cpu|F_kill~2_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\);

-- Location: LCCOMB_X31_Y25_N8
\mm_interconnect_0|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(46) = (\cpu|M_alu_result\(10) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\cpu|ic_fill_line\(5) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\cpu|M_alu_result\(10) & 
-- (\cpu|ic_fill_line\(5) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(10),
	datab => \cpu|ic_fill_line\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(46));

-- Location: FF_X31_Y25_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X28_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y23_N24
\cpu|F_iw[15]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \cpu|F_iw[15]~8_combout\);

-- Location: FF_X27_Y23_N25
\cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[15]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(15));

-- Location: LCCOMB_X27_Y23_N26
\cpu|D_compare_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(15),
	datad => \cpu|Equal4~3_combout\,
	combout => \cpu|D_compare_op[1]~0_combout\);

-- Location: FF_X27_Y23_N27
\cpu|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_compare_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_compare_op\(1));

-- Location: LCCOMB_X28_Y29_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X28_Y29_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X28_Y29_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X28_Y29_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X34_Y24_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X28_Y21_N18
\cpu|W_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|M_st_stall~0_combout\,
	datad => \cpu|M_valid_from_E~q\,
	combout => \cpu|W_valid~0_combout\);

-- Location: FF_X28_Y18_N9
\cpu|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_break~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_break~q\);

-- Location: FF_X28_Y19_N23
\cpu|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(11));

-- Location: LCCOMB_X28_Y19_N8
\cpu|M_iw[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_iw\(11),
	combout => \cpu|M_iw[11]~feeder_combout\);

-- Location: FF_X28_Y19_N9
\cpu|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_iw[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(11));

-- Location: FF_X25_Y22_N5
\cpu|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(4));

-- Location: FF_X28_Y18_N21
\cpu|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(4));

-- Location: FF_X27_Y18_N29
\cpu|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(12));

-- Location: FF_X28_Y18_N23
\cpu|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(12));

-- Location: FF_X28_Y18_N3
\cpu|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(5));

-- Location: LCCOMB_X28_Y18_N18
\cpu|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_iw\(5),
	combout => \cpu|M_iw[5]~feeder_combout\);

-- Location: FF_X28_Y18_N19
\cpu|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_iw[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(5));

-- Location: LCCOMB_X28_Y18_N22
\cpu|hbreak_enabled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_iw\(11),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_iw\(12),
	datad => \cpu|M_iw\(5),
	combout => \cpu|hbreak_enabled~1_combout\);

-- Location: FF_X28_Y19_N11
\cpu|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(15));

-- Location: LCCOMB_X28_Y19_N12
\cpu|M_iw[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_iw\(15),
	combout => \cpu|M_iw[15]~feeder_combout\);

-- Location: FF_X28_Y19_N13
\cpu|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_iw[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(15));

-- Location: FF_X27_Y22_N29
\cpu|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(14));

-- Location: FF_X28_Y19_N1
\cpu|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(14));

-- Location: FF_X28_Y19_N29
\cpu|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(13));

-- Location: FF_X28_Y19_N31
\cpu|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(13));

-- Location: FF_X28_Y19_N19
\cpu|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(16));

-- Location: LCCOMB_X28_Y19_N30
\cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_iw\(15),
	datab => \cpu|M_iw\(14),
	datac => \cpu|M_iw\(13),
	datad => \cpu|M_iw\(16),
	combout => \cpu|hbreak_enabled~0_combout\);

-- Location: FF_X28_Y18_N13
\cpu|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(1));

-- Location: LCCOMB_X28_Y18_N26
\cpu|M_iw[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_iw\(1),
	combout => \cpu|M_iw[1]~feeder_combout\);

-- Location: FF_X28_Y18_N27
\cpu|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_iw[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(1));

-- Location: FF_X28_Y18_N31
\cpu|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(2));

-- Location: FF_X28_Y18_N29
\cpu|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(2));

-- Location: FF_X28_Y18_N1
\cpu|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(0));

-- Location: FF_X28_Y18_N7
\cpu|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(0));

-- Location: FF_X28_Y18_N25
\cpu|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_iw\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_iw\(3));

-- Location: LCCOMB_X28_Y18_N6
\cpu|hbreak_enabled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_iw\(1),
	datab => \cpu|M_iw\(2),
	datac => \cpu|M_iw\(0),
	datad => \cpu|M_iw\(3),
	combout => \cpu|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X28_Y18_N8
\cpu|hbreak_enabled~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|hbreak_enabled~1_combout\,
	datab => \cpu|hbreak_enabled~0_combout\,
	datac => \cpu|M_ctrl_break~q\,
	datad => \cpu|hbreak_enabled~2_combout\,
	combout => \cpu|hbreak_enabled~3_combout\);

-- Location: LCCOMB_X28_Y18_N16
\cpu|hbreak_enabled~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_valid~0_combout\,
	datab => \cpu|M_ctrl_break~q\,
	datac => \cpu|hbreak_enabled~q\,
	datad => \cpu|hbreak_enabled~3_combout\,
	combout => \cpu|hbreak_enabled~4_combout\);

-- Location: FF_X28_Y18_N17
\cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|hbreak_enabled~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|hbreak_enabled~q\);

-- Location: FF_X34_Y24_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X34_Y24_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X34_Y24_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X34_Y24_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X36_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X37_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X36_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\);

-- Location: LCCOMB_X36_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\);

-- Location: LCCOMB_X36_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X36_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\);

-- Location: LCCOMB_X36_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\);

-- Location: LCCOMB_X36_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X36_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: FF_X36_Y23_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: FF_X36_Y23_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X36_Y23_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X35_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X36_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X36_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X36_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\);

-- Location: LCCOMB_X36_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: FF_X36_Y23_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X35_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X39_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X39_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X39_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X39_Y23_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X37_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X35_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X35_Y23_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X35_Y23_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: LCCOMB_X35_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X37_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X37_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\);

-- Location: FF_X35_Y23_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X35_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: FF_X35_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X35_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: FF_X35_Y23_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X35_Y24_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCCOMB_X34_Y24_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCCOMB_X36_Y24_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X35_Y24_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]~21_combout\);

-- Location: FF_X34_Y24_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X30_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(37),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCCOMB_X38_Y24_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X38_Y24_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X38_Y24_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X38_Y24_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X38_Y24_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X38_Y24_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X30_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: FF_X31_Y28_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X38_Y24_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X38_Y24_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X38_Y24_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X38_Y24_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X38_Y24_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X38_Y24_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X38_Y24_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X31_Y28_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X31_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X31_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X34_Y24_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(37),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X34_Y24_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~22_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X36_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: FF_X36_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X35_Y24_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X35_Y24_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X34_Y24_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X35_Y24_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~23_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~24_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X35_Y24_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~25_combout\,
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(35));

-- Location: FF_X32_Y29_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X31_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X31_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X29_Y24_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\ = (\cpu|hbreak_enabled~q\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|hbreak_enabled~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\);

-- Location: FF_X29_Y24_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X31_Y18_N2
\cpu|D_ctrl_b_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_b_not_src~0_combout\);

-- Location: LCCOMB_X31_Y18_N28
\cpu|D_ctrl_b_not_src~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_ctrl_b_not_src~0_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_b_not_src~1_combout\);

-- Location: LCCOMB_X31_Y18_N6
\cpu|D_ctrl_b_not_src~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_ctrl_b_not_src~0_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_b_not_src~2_combout\);

-- Location: LCCOMB_X31_Y18_N0
\cpu|D_ctrl_b_not_src~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_ctrl_b_not_src~1_combout\,
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_ctrl_b_not_src~2_combout\,
	combout => \cpu|D_ctrl_b_not_src~3_combout\);

-- Location: LCCOMB_X31_Y21_N30
\cpu|D_wr_dst_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_wr_dst_reg~31_combout\);

-- Location: LCCOMB_X29_Y18_N26
\cpu|D_ctrl_src2_choose_imm~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_b_not_src~3_combout\,
	datab => \cpu|D_ctrl_shift_logical~0_combout\,
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_wr_dst_reg~31_combout\,
	combout => \cpu|D_ctrl_src2_choose_imm~0_combout\);

-- Location: FF_X29_Y18_N27
\cpu|E_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_src2_choose_imm~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X29_Y18_N20
\cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X29_Y18_N21
\cpu|E_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_rot_right~q\);

-- Location: LCCOMB_X29_Y18_N18
\cpu|M_ctrl_rot_right~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_ctrl_rot_right~q\,
	combout => \cpu|M_ctrl_rot_right~feeder_combout\);

-- Location: FF_X29_Y18_N19
\cpu|M_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_ctrl_rot_right~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_rot_right~q\);

-- Location: LCCOMB_X29_Y18_N8
\cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datac => \cpu|D_iw\(16),
	datad => \cpu|D_ctrl_shift_logical~0_combout\,
	combout => \cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X29_Y18_N9
\cpu|E_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_shift_logical~q\);

-- Location: FF_X29_Y18_N13
\cpu|M_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_shift_logical~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_shift_logical~q\);

-- Location: LCCOMB_X29_Y18_N12
\cpu|M_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(0),
	datab => \cpu|M_ctrl_rot_right~q\,
	datac => \cpu|M_ctrl_shift_logical~q\,
	datad => \cpu|M_shift_rot_result\(31),
	combout => \cpu|M_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X24_Y21_N14
\cpu|M_shift_rot_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(30),
	datad => \cpu|M_shift_rot_fill_bit~0_combout\,
	combout => \cpu|M_shift_rot_result[31]~31_combout\);

-- Location: LCCOMB_X31_Y21_N18
\cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X31_Y21_N14
\cpu|D_src2_imm[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_src2_imm[7]~9_combout\);

-- Location: FF_X31_Y21_N15
\cpu|E_src2_imm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[7]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(7));

-- Location: LCCOMB_X26_Y21_N0
\cpu|E_arith_src2[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_imm\(7),
	datad => \cpu|M_st_data[15]~0_combout\,
	combout => \cpu|E_arith_src2[7]~10_combout\);

-- Location: LCCOMB_X29_Y18_N22
\cpu|Equal107~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_ctrl_break~0_combout\,
	combout => \cpu|Equal107~0_combout\);

-- Location: LCCOMB_X29_Y18_N14
\cpu|D_dst_regnum[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(14),
	datac => \cpu|Equal107~0_combout\,
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_dst_regnum[0]~0_combout\);

-- Location: LCCOMB_X31_Y21_N0
\cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X31_Y21_N4
\cpu|Equal4~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(3),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(1),
	combout => \cpu|Equal4~6_combout\);

-- Location: LCCOMB_X30_Y18_N24
\cpu|D_dst_regnum[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~6_combout\,
	combout => \cpu|D_dst_regnum[0]~1_combout\);

-- Location: LCCOMB_X30_Y18_N14
\cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(15),
	datac => \cpu|Equal4~3_combout\,
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X30_Y18_N12
\cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X30_Y18_N0
\cpu|D_dst_regnum[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[0]~0_combout\,
	datab => \cpu|D_dst_regnum[0]~1_combout\,
	datac => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \cpu|D_dst_regnum[0]~2_combout\);

-- Location: LCCOMB_X31_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X32_Y29_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X32_Y29_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X32_Y29_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X32_Y29_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X32_Y29_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X31_Y25_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X31_Y25_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X35_Y24_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X35_Y24_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X29_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X29_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X28_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X30_Y24_N10
\mm_interconnect_0|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\ = (\cpu|clr_break_line~q\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & !\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|clr_break_line~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y23_N6
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X30_Y23_N26
\mm_interconnect_0|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\ = (\mm_interconnect_0|addr_router|Equal1~1_combout\ & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|addr_router|Equal1~1_combout\ & (\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X32_Y21_N30
\cpu|ic_fill_req_accepted~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\,
	datac => \cpu|clr_break_line~q\,
	datad => \cpu|i_read~q\,
	combout => \cpu|ic_fill_req_accepted~0_combout\);

-- Location: FF_X31_Y22_N29
\cpu|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(0));

-- Location: LCCOMB_X31_Y20_N20
\cpu|ic_fill_ap_offset_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_pc\(0),
	datac => \cpu|ic_fill_ap_offset\(0),
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: LCCOMB_X32_Y21_N18
\cpu|ic_fill_ap_offset[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush~q\,
	datab => \cpu|D_ic_fill_starting~0_combout\,
	datac => \cpu|ic_fill_active~q\,
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_offset[0]~2_combout\);

-- Location: FF_X31_Y20_N21
\cpu|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_offset_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X31_Y20_N26
\cpu|ic_fill_ap_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_ap_offset\(0),
	datab => \cpu|D_pc\(1),
	datac => \cpu|ic_fill_ap_offset\(1),
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: FF_X31_Y20_N27
\cpu|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X27_Y27_N30
\cpu|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ic_fill_ap_offset\(0),
	datac => \cpu|ic_fill_ap_offset\(2),
	datad => \cpu|ic_fill_ap_offset\(1),
	combout => \cpu|Add5~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\cpu|ic_fill_ap_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ic_fill_req_accepted~0_combout\,
	datac => \cpu|D_pc\(2),
	datad => \cpu|Add5~0_combout\,
	combout => \cpu|ic_fill_ap_offset_nxt[2]~2_combout\);

-- Location: FF_X31_Y20_N5
\cpu|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_offset_nxt[2]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_offset\(2));

-- Location: FF_X28_Y24_N17
\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_alu_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X27_Y19_N14
\cpu|D_src2_imm[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[8]~8_combout\);

-- Location: FF_X27_Y19_N15
\cpu|E_src2_imm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[8]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(8));

-- Location: LCCOMB_X24_Y22_N12
\cpu|M_st_data[8]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(8),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[8]~30_combout\);

-- Location: LCCOMB_X31_Y29_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X31_Y29_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X31_Y29_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X31_Y29_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X35_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X35_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X31_Y29_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X31_Y29_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X32_Y24_N8
\mm_interconnect_0|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\cpu|M_alu_result\(5)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \cpu|ic_fill_line\(0))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) 
-- & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \cpu|ic_fill_line\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \cpu|M_alu_result\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \cpu|ic_fill_line\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(41));

-- Location: FF_X32_Y24_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X28_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(5),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X21_Y23_N10
\cpu|M_st_data[22]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(6),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[22]~32_combout\);

-- Location: LCCOMB_X26_Y26_N2
\cpu|M_st_data[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[22]~21_combout\,
	combout => \cpu|M_st_data[22]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N18
\cpu|D_ctrl_logic~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(4),
	combout => \cpu|D_ctrl_logic~3_combout\);

-- Location: LCCOMB_X32_Y18_N22
\cpu|D_ctrl_unsigned_lo_imm16~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(1),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_logic~3_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~14_combout\);

-- Location: LCCOMB_X31_Y18_N8
\cpu|D_ctrl_unsigned_lo_imm16~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(13),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~11_combout\);

-- Location: LCCOMB_X32_Y18_N24
\cpu|Equal4~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal4~5_combout\);

-- Location: LCCOMB_X32_Y18_N6
\cpu|Equal4~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal4~4_combout\);

-- Location: LCCOMB_X32_Y18_N14
\cpu|D_ctrl_unsigned_lo_imm16~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_unsigned_lo_imm16~11_combout\,
	datab => \cpu|Equal4~5_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~4_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~13_combout\);

-- Location: LCCOMB_X32_Y19_N18
\cpu|D_ctrl_unsigned_lo_imm16~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_ctrl_unsigned_lo_imm16~14_combout\,
	datad => \cpu|D_ctrl_unsigned_lo_imm16~13_combout\,
	combout => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\);

-- Location: LCCOMB_X31_Y18_N30
\cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datac => \cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X26_Y18_N18
\cpu|D_src2_imm[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_src2_imm[15]~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\cpu|D_src2_imm[22]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[22]~26_combout\);

-- Location: FF_X27_Y19_N25
\cpu|E_src2_imm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[22]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(22));

-- Location: LCCOMB_X23_Y18_N16
\cpu|E_arith_src2[22]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_stw_data[22]~2_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(22),
	combout => \cpu|E_arith_src2[22]~33_combout\);

-- Location: FF_X31_Y19_N31
\cpu|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_dst_regnum\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_dst_regnum\(1));

-- Location: LCCOMB_X31_Y25_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(43) = (\cpu|ic_fill_line\(2) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\cpu|M_alu_result\(7) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\cpu|ic_fill_line\(2) & (\cpu|M_alu_result\(7) 
-- & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(2),
	datab => \cpu|M_alu_result\(7),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(43));

-- Location: FF_X31_Y25_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X30_Y29_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y25_N26
\mm_interconnect_0|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(44) = (\cpu|M_alu_result\(8) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\cpu|ic_fill_line\(3) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\cpu|M_alu_result\(8) & (\cpu|ic_fill_line\(3) 
-- & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(8),
	datab => \cpu|ic_fill_line\(3),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(44));

-- Location: FF_X31_Y25_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X31_Y29_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X31_Y29_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(30),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X31_Y29_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X31_Y29_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X31_Y29_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X32_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(24),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X32_Y28_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X32_Y18_N12
\cpu|Equal4~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal4~1_combout\);

-- Location: LCCOMB_X31_Y18_N4
\cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(13),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X29_Y18_N16
\cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X32_Y18_N0
\cpu|D_ctrl_alu_subtract~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X32_Y18_N16
\cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal4~1_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_ctrl_alu_subtract~3_combout\,
	datad => \cpu|D_ctrl_alu_subtract~5_combout\,
	combout => \cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: FF_X32_Y18_N17
\cpu|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_alu_subtract~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_alu_subtract~q\);

-- Location: FF_X29_Y19_N5
\cpu|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_dst_regnum\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_dst_regnum\(3));

-- Location: LCCOMB_X21_Y22_N26
\cpu|M_st_data[17]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(1),
	datac => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[17]~37_combout\);

-- Location: LCCOMB_X32_Y24_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\ = (\cpu|M_st_data\(9) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(9),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\);

-- Location: FF_X32_Y24_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X32_Y27_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(12),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X32_Y27_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X30_Y25_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X30_Y25_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(24));

-- Location: LCCOMB_X30_Y25_N14
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(24),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\);

-- Location: FF_X30_Y25_N15
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X26_Y22_N0
\cpu|E_st_data[24]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(0),
	datab => \cpu|M_shift_rot_result\(8),
	datac => \cpu|E_iw\(3),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[24]~60_combout\);

-- Location: LCCOMB_X26_Y22_N26
\cpu|E_st_data[24]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(24),
	datab => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[24]~60_combout\,
	combout => \cpu|E_st_data[24]~61_combout\);

-- Location: LCCOMB_X31_Y18_N14
\cpu|D_ctrl_cmp~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(13),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X32_Y18_N4
\cpu|Equal4~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal4~7_combout\);

-- Location: LCCOMB_X32_Y18_N8
\cpu|D_ctrl_cmp~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_cmp~0_combout\,
	datab => \cpu|D_iw\(5),
	datac => \cpu|Equal4~8_combout\,
	datad => \cpu|Equal4~7_combout\,
	combout => \cpu|D_ctrl_cmp~1_combout\);

-- Location: LCCOMB_X32_Y18_N10
\cpu|D_ctrl_cmp~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal4~4_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_ctrl_cmp~1_combout\,
	datad => \cpu|Equal4~5_combout\,
	combout => \cpu|D_ctrl_cmp~2_combout\);

-- Location: FF_X32_Y18_N11
\cpu|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_cmp~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_cmp~q\);

-- Location: LCCOMB_X25_Y22_N30
\cpu|E_st_data[25]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|M_shift_rot_result\(1),
	datac => \cpu|E_iw\(4),
	datad => \cpu|M_shift_rot_result\(9),
	combout => \cpu|E_st_data[25]~52_combout\);

-- Location: LCCOMB_X24_Y23_N4
\cpu|E_st_data[25]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[25]~52_combout\,
	datab => \cpu|M_shift_rot_result\(25),
	datac => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[25]~53_combout\);

-- Location: LCCOMB_X29_Y18_N30
\cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X29_Y18_N10
\cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(16),
	datac => \cpu|D_ctrl_retaddr~0_combout\,
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X30_Y18_N28
\cpu|D_ctrl_flush_pipe_always~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(16),
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X30_Y18_N30
\cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[0]~0_combout\,
	datab => \cpu|D_ctrl_jmp_indirect~0_combout\,
	datad => \cpu|D_ctrl_flush_pipe_always~0_combout\,
	combout => \cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X30_Y18_N8
\cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_retaddr~1_combout\,
	datab => \cpu|D_ctrl_break~0_combout\,
	datac => \cpu|D_ctrl_exception~0_combout\,
	datad => \cpu|D_dst_regnum[0]~1_combout\,
	combout => \cpu|D_ctrl_retaddr~2_combout\);

-- Location: FF_X30_Y18_N9
\cpu|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_retaddr~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X29_Y18_N28
\cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_ctrl_break~0_combout\,
	combout => \cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X27_Y23_N0
\cpu|Equal107~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_crst~0_combout\,
	combout => \cpu|Equal107~1_combout\);

-- Location: FF_X27_Y23_N1
\cpu|E_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Equal107~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X27_Y23_N28
\cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_ctrl_cmp~q\,
	datad => \cpu|E_ctrl_rdctl_inst~q\,
	combout => \cpu|E_alu_result~0_combout\);

-- Location: FF_X30_Y22_N17
\cpu|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(7));

-- Location: LCCOMB_X27_Y22_N12
\cpu|D_extra_pc[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_pc_plus_one\(7),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_br_taken_waddr_partial\(7),
	combout => \cpu|D_extra_pc[7]~7_combout\);

-- Location: FF_X27_Y22_N13
\cpu|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[7]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(7));

-- Location: LCCOMB_X24_Y21_N16
\cpu|M_shift_rot_result[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(3),
	datab => \cpu|M_shift_rot_result\(1),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[2]~3_combout\);

-- Location: FF_X20_Y22_N1
\cpu|M_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Add9~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_cnt\(1));

-- Location: LCCOMB_X20_Y22_N10
\cpu|Add9~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_cnt\(0),
	datad => VCC,
	combout => \cpu|Add9~0_combout\,
	cout => \cpu|Add9~1\);

-- Location: LCCOMB_X26_Y21_N4
\cpu|E_arith_src2[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[16]~3_combout\,
	datab => \cpu|E_src2_imm\(0),
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[0]~15_combout\);

-- Location: LCCOMB_X20_Y22_N22
\cpu|Add9~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add9~0_combout\,
	datab => \cpu|M_shift_rot_stall~q\,
	datad => \cpu|E_arith_src2[0]~15_combout\,
	combout => \cpu|Add9~2_combout\);

-- Location: FF_X20_Y22_N23
\cpu|M_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Add9~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_cnt\(0));

-- Location: LCCOMB_X20_Y22_N12
\cpu|Add9~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_cnt\(1),
	datad => VCC,
	cin => \cpu|Add9~1\,
	combout => \cpu|Add9~3_combout\,
	cout => \cpu|Add9~4\);

-- Location: LCCOMB_X20_Y22_N0
\cpu|Add9~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|E_arith_src2[1]~16_combout\,
	datad => \cpu|Add9~3_combout\,
	combout => \cpu|Add9~5_combout\);

-- Location: FF_X20_Y22_N31
\cpu|M_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Add9~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_cnt\(3));

-- Location: LCCOMB_X28_Y23_N18
\cpu|F_iw[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[8]~31_combout\);

-- Location: FF_X28_Y23_N19
\cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[8]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(8));

-- Location: LCCOMB_X23_Y24_N10
\cpu|D_src2_imm[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_ctrl_hi_imm16~0_combout\,
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_src2_imm[2]~14_combout\);

-- Location: FF_X23_Y24_N11
\cpu|E_src2_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[2]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(2));

-- Location: LCCOMB_X23_Y24_N26
\cpu|E_arith_src2[2]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(2),
	datab => \cpu|M_st_data[18]~9_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[2]~17_combout\);

-- Location: LCCOMB_X20_Y22_N14
\cpu|Add9~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_cnt\(2),
	datad => VCC,
	cin => \cpu|Add9~4\,
	combout => \cpu|Add9~6_combout\,
	cout => \cpu|Add9~7\);

-- Location: LCCOMB_X20_Y22_N8
\cpu|Add9~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[2]~17_combout\,
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|Add9~6_combout\,
	combout => \cpu|Add9~13_combout\);

-- Location: FF_X20_Y22_N9
\cpu|M_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Add9~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_cnt\(2));

-- Location: LCCOMB_X20_Y22_N16
\cpu|Add9~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_cnt\(3),
	datad => VCC,
	cin => \cpu|Add9~7\,
	combout => \cpu|Add9~8_combout\,
	cout => \cpu|Add9~9\);

-- Location: LCCOMB_X20_Y22_N30
\cpu|Add9~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|E_arith_src2[3]~13_combout\,
	datad => \cpu|Add9~8_combout\,
	combout => \cpu|Add9~14_combout\);

-- Location: LCCOMB_X27_Y19_N2
\cpu|D_src2_imm[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(10),
	datad => \cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \cpu|D_src2_imm[4]~12_combout\);

-- Location: FF_X27_Y19_N3
\cpu|E_src2_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[4]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(4));

-- Location: LCCOMB_X20_Y22_N26
\cpu|E_arith_src2[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|M_st_data[20]~15_combout\,
	datad => \cpu|E_src2_imm\(4),
	combout => \cpu|E_arith_src2[4]~14_combout\);

-- Location: FF_X20_Y22_N29
\cpu|M_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Add9~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_cnt\(4));

-- Location: LCCOMB_X20_Y22_N18
\cpu|Add9~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_shift_rot_cnt\(4),
	cin => \cpu|Add9~9\,
	combout => \cpu|Add9~10_combout\);

-- Location: LCCOMB_X20_Y22_N28
\cpu|Add9~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|E_arith_src2[4]~14_combout\,
	datad => \cpu|Add9~10_combout\,
	combout => \cpu|Add9~12_combout\);

-- Location: LCCOMB_X20_Y22_N2
\cpu|Equal198~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add9~14_combout\,
	datab => \cpu|Add9~12_combout\,
	datad => \cpu|Add9~13_combout\,
	combout => \cpu|Equal198~0_combout\);

-- Location: LCCOMB_X20_Y22_N20
\cpu|M_shift_rot_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~1_combout\,
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|W_stall~combout\,
	datad => \cpu|E_ctrl_shift_rot~q\,
	combout => \cpu|M_shift_rot_stall_nxt~0_combout\);

-- Location: LCCOMB_X20_Y22_N24
\cpu|M_shift_rot_stall_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add9~5_combout\,
	datab => \cpu|Equal198~0_combout\,
	datac => \cpu|M_shift_rot_stall_nxt~0_combout\,
	datad => \cpu|Add9~2_combout\,
	combout => \cpu|M_shift_rot_stall_nxt~1_combout\);

-- Location: FF_X20_Y22_N25
\cpu|M_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_stall_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_stall~q\);

-- Location: FF_X24_Y21_N17
\cpu|M_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[2]~3_combout\,
	asdata => \cpu|E_src1[2]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(2));

-- Location: LCCOMB_X23_Y24_N4
\cpu|E_st_data[26]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(10),
	datab => \cpu|M_shift_rot_result\(2),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_iw\(3),
	combout => \cpu|E_st_data[26]~44_combout\);

-- Location: LCCOMB_X24_Y19_N22
\cpu|E_st_data[26]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[26]~44_combout\,
	datac => \cpu|M_shift_rot_result\(26),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[26]~45_combout\);

-- Location: FF_X29_Y24_N15
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LCCOMB_X29_Y24_N14
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X30_Y26_N12
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\);

-- Location: LCCOMB_X30_Y26_N30
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\) # 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- !\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~5_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\);

-- Location: FF_X30_Y26_N31
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X30_Y26_N16
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X28_Y25_N1
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LCCOMB_X25_Y27_N8
\mm_interconnect_0|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X30_Y25_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X30_Y25_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(26));

-- Location: LCCOMB_X30_Y25_N12
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(26),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\);

-- Location: FF_X30_Y25_N13
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X30_Y25_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(26) = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(26)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(26),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(26));

-- Location: FF_X30_Y25_N5
\cpu|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(26));

-- Location: LCCOMB_X31_Y21_N22
\cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X31_Y21_N23
\cpu|E_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_ld_signed~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_ld_signed~q\);

-- Location: FF_X26_Y25_N23
\cpu|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_ld_signed~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X26_Y25_N28
\cpu|av_ld_byte3_data[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(26),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte3_data[2]~5_combout\);

-- Location: FF_X26_Y25_N29
\cpu|av_ld_data_aligned_or_div[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(26));

-- Location: LCCOMB_X24_Y19_N20
\cpu|M_wr_data_unfiltered[26]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(26),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(26),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[26]~43_combout\);

-- Location: LCCOMB_X24_Y19_N14
\cpu|M_wr_data_unfiltered[26]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[26]~43_combout\,
	datac => \cpu|M_shift_rot_result\(26),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[26]~44_combout\);

-- Location: LCCOMB_X27_Y25_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30_combout\ = (\onchip_mem|the_altsyncram|auto_generated|q_a\(27) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(27) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(27),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30_combout\);

-- Location: FF_X23_Y23_N19
\cpu|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[19]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(3));

-- Location: LCCOMB_X32_Y29_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X32_Y29_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X32_Y29_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(3),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X30_Y29_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X32_Y27_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X31_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCCOMB_X31_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(6),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCCOMB_X34_Y24_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\);

-- Location: FF_X31_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~27_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X30_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X30_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X30_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(5),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X30_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X31_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(5),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X31_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~39_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X31_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X30_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(6),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X30_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X30_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(6),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X30_Y28_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X31_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(6),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X31_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(7),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X31_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(8),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(7));

-- Location: FF_X35_Y27_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(7),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCCOMB_X34_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(7),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X34_Y28_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X30_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(13),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X30_Y27_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X30_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(13),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCCOMB_X32_Y29_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X32_Y29_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X32_Y29_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X32_Y29_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X30_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X34_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(10),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X34_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X34_Y27_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(10),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(10),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X31_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~73_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X31_Y27_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~74_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X32_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(9),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X32_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X31_Y27_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(9),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(9),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X31_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(11),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~71_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: FF_X31_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~72_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(10));

-- Location: FF_X32_Y29_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X31_Y28_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\);

-- Location: FF_X31_Y28_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X31_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[7]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(7),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(7),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[7]~21_combout\);

-- Location: LCCOMB_X26_Y28_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\);

-- Location: FF_X26_Y28_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X32_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(24),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\);

-- Location: LCCOMB_X26_Y27_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\ = (\cpu|M_st_data\(25) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(25),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\);

-- Location: FF_X26_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X29_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[25]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(25),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(25),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[25]~5_combout\);

-- Location: LCCOMB_X26_Y28_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\ = (\cpu|M_st_data\(26) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(26),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\);

-- Location: FF_X26_Y28_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X30_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[26]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(26),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\);

-- Location: LCCOMB_X26_Y27_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\);

-- Location: FF_X26_Y27_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X32_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(30),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X32_Y28_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X32_Y28_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[27]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(27),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(27),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[27]~6_combout\);

-- Location: LCCOMB_X26_Y28_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X27_Y27_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38) = (\cpu|M_alu_result\(2) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_ap_offset\(0))))) # (!\cpu|M_alu_result\(2) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_ap_offset\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|ic_fill_ap_offset\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X27_Y27_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39) = (\cpu|ic_fill_ap_offset\(1) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_alu_result\(3))))) # (!\cpu|ic_fill_ap_offset\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|M_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_ap_offset\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|M_alu_result\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X27_Y27_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40) = (\cpu|M_alu_result\(4) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_ap_offset\(2))))) # (!\cpu|M_alu_result\(4) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|ic_fill_ap_offset\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X29_Y23_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & ((\cpu|ic_fill_line\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_alu_result\(5))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \cpu|ic_fill_line\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_alu_result\(5),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X29_Y23_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42) = (\cpu|ic_fill_line\(1) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_alu_result\(6))))) # (!\cpu|ic_fill_line\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\cpu|M_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_alu_result\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X31_Y25_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43) = (\cpu|M_alu_result\(7) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_line\(2))))) # (!\cpu|M_alu_result\(7) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_line\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(7),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|ic_fill_line\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X31_Y25_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44) = (\cpu|M_alu_result\(8) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_line\(3))))) # (!\cpu|M_alu_result\(8) & 
-- (((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(8),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|ic_fill_line\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X32_Y24_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45) = (\cpu|ic_fill_line\(4) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|M_alu_result\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|ic_fill_line\(4) & 
-- (\cpu|M_alu_result\(9) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(4),
	datab => \cpu|M_alu_result\(9),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X31_Y25_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46) = (\cpu|M_alu_result\(10) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\cpu|ic_fill_line\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # (!\cpu|M_alu_result\(10) & 
-- (((\cpu|ic_fill_line\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(10),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|ic_fill_line\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X29_Y23_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47) = (\cpu|ic_fill_line\(6) & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|M_alu_result\(11) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))) # (!\cpu|ic_fill_line\(6) & 
-- (\cpu|M_alu_result\(11) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(6),
	datab => \cpu|M_alu_result\(11),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X21_Y19_N26
\cpu|M_st_data[12]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(12),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[12]~26_combout\);

-- Location: LCCOMB_X32_Y29_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(35),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X30_Y29_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X29_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X29_Y28_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X28_Y29_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X28_Y29_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X26_Y23_N2
\cpu|M_st_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[12]~16_combout\,
	combout => \cpu|M_st_data[12]~feeder_combout\);

-- Location: LCCOMB_X27_Y24_N12
\cpu|Equal181~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datac => \cpu|E_iw\(4),
	combout => \cpu|Equal181~0_combout\);

-- Location: FF_X26_Y23_N3
\cpu|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[12]~feeder_combout\,
	asdata => \cpu|M_st_data[20]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(12));

-- Location: LCCOMB_X26_Y27_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\ = (\cpu|M_st_data\(12) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(12),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\);

-- Location: FF_X26_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X34_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(12),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[12]~24_combout\);

-- Location: LCCOMB_X35_Y26_N0
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart|fifo_wr~q\)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|fifo_wr~q\ $ 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|fifo_wr~q\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X35_Y26_N4
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart|fifo_wr~q\)))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart|fifo_wr~q\ $ (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|fifo_wr~q\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X35_Y26_N6
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart|fifo_wr~q\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X35_Y26_N8
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart|fifo_wr~q\)))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y26_N9
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X35_Y26_N10
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X35_Y26_N11
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X35_Y26_N22
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X35_Y26_N14
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\jtag_uart|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart|r_val~0_combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X35_Y26_N26
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\jtag_uart|fifo_wr~q\) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart|fifo_wr~q\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X35_Y26_N27
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: FF_X35_Y26_N21
\jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|r_val~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|r_val~q\);

-- Location: LCCOMB_X34_Y26_N8
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|clr_break_line~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X34_Y26_N9
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X36_Y26_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X38_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X36_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X37_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X37_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X38_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X38_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\);

-- Location: LCCOMB_X37_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\);

-- Location: FF_X38_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X36_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X36_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: LCCOMB_X37_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X37_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X36_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X36_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X36_Y24_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X36_Y25_N22
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X35_Y25_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X36_Y25_N20
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X36_Y25_N28
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X36_Y25_N29
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X35_Y25_N14
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X36_Y25_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X35_Y25_N15
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X35_Y25_N10
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(2),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X35_Y25_N11
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X35_Y25_N8
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(3),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X35_Y25_N9
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X35_Y25_N12
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X35_Y25_N13
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X35_Y25_N26
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(5),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X35_Y25_N27
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X35_Y25_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X35_Y25_N25
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X35_Y25_N20
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(7),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X35_Y25_N21
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X36_Y25_N2
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X36_Y25_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(8),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X36_Y25_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X36_Y25_N8
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X36_Y25_N9
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X36_Y25_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X36_Y25_N25
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X36_Y25_N4
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X36_Y26_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X36_Y26_N20
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X36_Y26_N21
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X36_Y26_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: FF_X36_Y26_N31
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X36_Y25_N26
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(0),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X35_Y26_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|r_val~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X32_Y25_N2
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y25_N3
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y25_N4
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y25_N5
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y25_N6
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y25_N7
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y25_N8
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y25_N9
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y25_N10
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y25_N11
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y25_N12
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X32_Y25_N13
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X32_Y25_N18
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X32_Y25_N19
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X32_Y25_N20
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X32_Y25_N21
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X32_Y25_N22
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X32_Y25_N23
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X32_Y25_N24
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X32_Y25_N25
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X32_Y25_N26
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X32_Y25_N27
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X32_Y25_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X32_Y25_N29
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X21_Y24_N1
\cpu|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[20]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(4));

-- Location: LCCOMB_X26_Y26_N28
\cpu|M_st_data[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data[21]~18_combout\,
	combout => \cpu|M_st_data[21]~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N12
\cpu|M_wr_data_unfiltered[21]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(21),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[21]~53_combout\);

-- Location: LCCOMB_X24_Y21_N2
\cpu|M_wr_data_unfiltered[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_wr_data_unfiltered[5]~21_combout\,
	datad => \cpu|M_shift_rot_result\(5),
	combout => \cpu|M_wr_data_unfiltered[5]~22_combout\);

-- Location: LCCOMB_X23_Y22_N26
\cpu|M_wr_data_unfiltered[7]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[7]~18_combout\,
	datac => \cpu|M_shift_rot_result\(7),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[7]~65_combout\);

-- Location: LCCOMB_X30_Y25_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(24) = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(24)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(24),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(24));

-- Location: FF_X30_Y25_N23
\cpu|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(24));

-- Location: LCCOMB_X31_Y23_N6
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X31_Y23_N7
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X31_Y23_N24
\mm_interconnect_0|addr_router_001|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal3~2_combout\ = (!\cpu|M_alu_result\(5) & \mm_interconnect_0|addr_router_001|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_alu_result\(5),
	datad => \mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal3~2_combout\);

-- Location: LCCOMB_X31_Y26_N30
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ = (\cpu|clr_break_line~q\ & ((\cpu|d_write~q\) # ((\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datab => \cpu|d_read~q\,
	datac => \cpu|clr_break_line~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X31_Y23_N14
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X31_Y23_N15
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X31_Y23_N2
\mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0_combout\ = \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X31_Y23_N16
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (\mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0_combout\ & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & !\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|Add0~0_combout\,
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\,
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X31_Y23_N17
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X31_Y23_N0
\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ = (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & \cpu|d_write~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datad => \cpu|d_write~q\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X31_Y26_N26
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\cpu|d_read~q\ & (\cpu|clr_break_line~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_read~q\,
	datac => \cpu|clr_break_line~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X31_Y23_N22
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\mm_interconnect_0|addr_router_001|Equal3~2_combout\ & (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|addr_router_001|Equal3~2_combout\,
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X31_Y23_N18
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X31_Y23_N19
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y23_N12
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\mm_interconnect_0|addr_router_001|Equal3~1_combout\ & (!\cpu|M_alu_result\(5) & 
-- !\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datac => \cpu|M_alu_result\(5),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X31_Y23_N10
\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) $ (\cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datad => \cpu|d_write~q\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X31_Y26_N12
\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\ & (\cpu|d_read~q\ & (\cpu|clr_break_line~q\ & 
-- !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \cpu|d_read~q\,
	datac => \cpu|clr_break_line~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X31_Y26_N13
\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X26_Y23_N18
\cpu|M_st_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[8]~4_combout\,
	combout => \cpu|M_st_data[8]~feeder_combout\);

-- Location: FF_X26_Y23_N19
\cpu|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[8]~feeder_combout\,
	asdata => \cpu|M_st_data[16]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(8));

-- Location: LCCOMB_X19_Y24_N18
\sys_clk_timer|period_l_register[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[8]~3_combout\ = !\cpu|M_st_data\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(8),
	combout => \sys_clk_timer|period_l_register[8]~3_combout\);

-- Location: LCCOMB_X31_Y23_N28
\sys_clk_timer|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_wr_strobe~2_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) & \cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0),
	datad => \cpu|d_write~q\,
	combout => \sys_clk_timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X20_Y23_N30
\sys_clk_timer|period_l_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_wr_strobe~combout\ = (!\cpu|M_alu_result\(2) & (\cpu|M_alu_result\(3) & (\sys_clk_timer|period_l_wr_strobe~2_combout\ & !\cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|period_l_wr_strobe~combout\);

-- Location: FF_X19_Y24_N19
\sys_clk_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[8]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(8));

-- Location: LCCOMB_X20_Y25_N20
\sys_clk_timer|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~2_combout\ = (\cpu|M_alu_result\(3) & (!\cpu|M_alu_result\(2) & !\cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|Equal6~2_combout\);

-- Location: LCCOMB_X20_Y23_N12
\sys_clk_timer|period_h_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_h_wr_strobe~combout\ = (\cpu|M_alu_result\(2) & (\cpu|M_alu_result\(3) & (\sys_clk_timer|period_l_wr_strobe~2_combout\ & !\cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|period_h_wr_strobe~combout\);

-- Location: FF_X19_Y24_N9
\sys_clk_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(8));

-- Location: LCCOMB_X20_Y25_N18
\sys_clk_timer|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~1_combout\ = (\cpu|M_alu_result\(3) & (\cpu|M_alu_result\(2) & !\cpu|M_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|Equal6~1_combout\);

-- Location: LCCOMB_X19_Y24_N8
\sys_clk_timer|read_mux_out[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[8]~24_combout\ = (\sys_clk_timer|period_l_register\(8) & (((\sys_clk_timer|period_h_register\(8) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(8) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(8) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(8),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(8),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[8]~24_combout\);

-- Location: LCCOMB_X18_Y25_N0
\sys_clk_timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[0]~32_combout\ = !\sys_clk_timer|internal_counter\(0)
-- \sys_clk_timer|internal_counter[0]~33\ = CARRY(!\sys_clk_timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(0),
	combout => \sys_clk_timer|internal_counter[0]~32_combout\,
	cout => \sys_clk_timer|internal_counter[0]~33\);

-- Location: LCCOMB_X19_Y24_N30
\sys_clk_timer|period_l_register[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[0]~8_combout\ = !\cpu|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(0),
	combout => \sys_clk_timer|period_l_register[0]~8_combout\);

-- Location: FF_X19_Y24_N31
\sys_clk_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[0]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(0));

-- Location: LCCOMB_X20_Y23_N8
\sys_clk_timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|force_reload~0_combout\ = (!\cpu|M_alu_result\(4) & (\cpu|M_alu_result\(3) & \sys_clk_timer|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	combout => \sys_clk_timer|force_reload~0_combout\);

-- Location: FF_X20_Y23_N9
\sys_clk_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|force_reload~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|force_reload~q\);

-- Location: LCCOMB_X18_Y25_N16
\sys_clk_timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[8]~48_combout\ = (\sys_clk_timer|internal_counter\(8) & (!\sys_clk_timer|internal_counter[7]~47\)) # (!\sys_clk_timer|internal_counter\(8) & ((\sys_clk_timer|internal_counter[7]~47\) # (GND)))
-- \sys_clk_timer|internal_counter[8]~49\ = CARRY((!\sys_clk_timer|internal_counter[7]~47\) # (!\sys_clk_timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(8),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[7]~47\,
	combout => \sys_clk_timer|internal_counter[8]~48_combout\,
	cout => \sys_clk_timer|internal_counter[8]~49\);

-- Location: LCCOMB_X18_Y25_N18
\sys_clk_timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[9]~50_combout\ = (\sys_clk_timer|internal_counter\(9) & (\sys_clk_timer|internal_counter[8]~49\ $ (GND))) # (!\sys_clk_timer|internal_counter\(9) & (!\sys_clk_timer|internal_counter[8]~49\ & VCC))
-- \sys_clk_timer|internal_counter[9]~51\ = CARRY((\sys_clk_timer|internal_counter\(9) & !\sys_clk_timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(9),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[8]~49\,
	combout => \sys_clk_timer|internal_counter[9]~50_combout\,
	cout => \sys_clk_timer|internal_counter[9]~51\);

-- Location: LCCOMB_X19_Y24_N6
\sys_clk_timer|period_l_register[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[9]~2_combout\ = !\cpu|M_st_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(9),
	combout => \sys_clk_timer|period_l_register[9]~2_combout\);

-- Location: FF_X19_Y24_N7
\sys_clk_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[9]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(9));

-- Location: LCCOMB_X20_Y23_N18
\sys_clk_timer|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|control_wr_strobe~combout\ = (\cpu|M_alu_result\(2) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|period_l_wr_strobe~2_combout\ & !\cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|control_wr_strobe~combout\);

-- Location: FF_X20_Y23_N11
\sys_clk_timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|control_register\(1));

-- Location: LCCOMB_X20_Y23_N10
\sys_clk_timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_is_running~0_combout\ = (!\sys_clk_timer|force_reload~q\ & (\sys_clk_timer|counter_is_running~q\ & ((\sys_clk_timer|control_register\(1)) # (!\sys_clk_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|force_reload~q\,
	datab => \sys_clk_timer|counter_is_running~q\,
	datac => \sys_clk_timer|control_register\(1),
	datad => \sys_clk_timer|Equal0~10_combout\,
	combout => \sys_clk_timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X20_Y23_N28
\sys_clk_timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_is_running~1_combout\ = (\sys_clk_timer|control_wr_strobe~combout\ & ((\cpu|M_st_data\(2)) # ((\sys_clk_timer|counter_is_running~0_combout\ & !\cpu|M_st_data\(3))))) # (!\sys_clk_timer|control_wr_strobe~combout\ & 
-- (\sys_clk_timer|counter_is_running~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_is_running~0_combout\,
	datab => \sys_clk_timer|control_wr_strobe~combout\,
	datac => \cpu|M_st_data\(3),
	datad => \cpu|M_st_data\(2),
	combout => \sys_clk_timer|counter_is_running~1_combout\);

-- Location: FF_X20_Y23_N29
\sys_clk_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_is_running~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_is_running~q\);

-- Location: LCCOMB_X20_Y23_N4
\sys_clk_timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|always0~1_combout\ = (\sys_clk_timer|force_reload~q\) # (\sys_clk_timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|force_reload~q\,
	datad => \sys_clk_timer|counter_is_running~q\,
	combout => \sys_clk_timer|always0~1_combout\);

-- Location: FF_X18_Y25_N19
\sys_clk_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[9]~50_combout\,
	asdata => \sys_clk_timer|period_l_register\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(9));

-- Location: LCCOMB_X18_Y25_N20
\sys_clk_timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[10]~52_combout\ = (\sys_clk_timer|internal_counter\(10) & ((GND) # (!\sys_clk_timer|internal_counter[9]~51\))) # (!\sys_clk_timer|internal_counter\(10) & (\sys_clk_timer|internal_counter[9]~51\ $ (GND)))
-- \sys_clk_timer|internal_counter[10]~53\ = CARRY((\sys_clk_timer|internal_counter\(10)) # (!\sys_clk_timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(10),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[9]~51\,
	combout => \sys_clk_timer|internal_counter[10]~52_combout\,
	cout => \sys_clk_timer|internal_counter[10]~53\);

-- Location: FF_X19_Y25_N31
\sys_clk_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(10));

-- Location: FF_X18_Y25_N21
\sys_clk_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[10]~52_combout\,
	asdata => \sys_clk_timer|period_l_register\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(10));

-- Location: LCCOMB_X18_Y25_N22
\sys_clk_timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[11]~54_combout\ = (\sys_clk_timer|internal_counter\(11) & (\sys_clk_timer|internal_counter[10]~53\ & VCC)) # (!\sys_clk_timer|internal_counter\(11) & (!\sys_clk_timer|internal_counter[10]~53\))
-- \sys_clk_timer|internal_counter[11]~55\ = CARRY((!\sys_clk_timer|internal_counter\(11) & !\sys_clk_timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(11),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[10]~53\,
	combout => \sys_clk_timer|internal_counter[11]~54_combout\,
	cout => \sys_clk_timer|internal_counter[11]~55\);

-- Location: FF_X19_Y25_N27
\sys_clk_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(11));

-- Location: FF_X18_Y25_N23
\sys_clk_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[11]~54_combout\,
	asdata => \sys_clk_timer|period_l_register\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(11));

-- Location: LCCOMB_X18_Y25_N24
\sys_clk_timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[12]~56_combout\ = (\sys_clk_timer|internal_counter\(12) & ((GND) # (!\sys_clk_timer|internal_counter[11]~55\))) # (!\sys_clk_timer|internal_counter\(12) & (\sys_clk_timer|internal_counter[11]~55\ $ (GND)))
-- \sys_clk_timer|internal_counter[12]~57\ = CARRY((\sys_clk_timer|internal_counter\(12)) # (!\sys_clk_timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(12),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[11]~55\,
	combout => \sys_clk_timer|internal_counter[12]~56_combout\,
	cout => \sys_clk_timer|internal_counter[12]~57\);

-- Location: FF_X19_Y25_N15
\sys_clk_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(12));

-- Location: FF_X18_Y25_N25
\sys_clk_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[12]~56_combout\,
	asdata => \sys_clk_timer|period_l_register\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(12));

-- Location: LCCOMB_X18_Y25_N26
\sys_clk_timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[13]~58_combout\ = (\sys_clk_timer|internal_counter\(13) & (\sys_clk_timer|internal_counter[12]~57\ & VCC)) # (!\sys_clk_timer|internal_counter\(13) & (!\sys_clk_timer|internal_counter[12]~57\))
-- \sys_clk_timer|internal_counter[13]~59\ = CARRY((!\sys_clk_timer|internal_counter\(13) & !\sys_clk_timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(13),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[12]~57\,
	combout => \sys_clk_timer|internal_counter[13]~58_combout\,
	cout => \sys_clk_timer|internal_counter[13]~59\);

-- Location: FF_X19_Y25_N3
\sys_clk_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(13));

-- Location: FF_X18_Y25_N27
\sys_clk_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[13]~58_combout\,
	asdata => \sys_clk_timer|period_l_register\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(13));

-- Location: LCCOMB_X18_Y25_N28
\sys_clk_timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[14]~60_combout\ = (\sys_clk_timer|internal_counter\(14) & (!\sys_clk_timer|internal_counter[13]~59\)) # (!\sys_clk_timer|internal_counter\(14) & ((\sys_clk_timer|internal_counter[13]~59\) # (GND)))
-- \sys_clk_timer|internal_counter[14]~61\ = CARRY((!\sys_clk_timer|internal_counter[13]~59\) # (!\sys_clk_timer|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(14),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[13]~59\,
	combout => \sys_clk_timer|internal_counter[14]~60_combout\,
	cout => \sys_clk_timer|internal_counter[14]~61\);

-- Location: LCCOMB_X21_Y23_N28
\cpu|M_st_data[14]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(14),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[14]~24_combout\);

-- Location: LCCOMB_X31_Y21_N28
\cpu|D_src2_imm[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(20),
	combout => \cpu|D_src2_imm[14]~2_combout\);

-- Location: FF_X31_Y21_N29
\cpu|E_src2_imm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[14]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(14));

-- Location: LCCOMB_X21_Y19_N0
\cpu|Add8|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_src2_imm\(14),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|M_st_data[14]~22_combout\,
	combout => \cpu|Add8|auto_generated|_~2_combout\);

-- Location: LCCOMB_X21_Y23_N14
\cpu|M_wr_data_unfiltered[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[14]~4_combout\,
	datab => \cpu|M_shift_rot_result\(14),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[14]~5_combout\);

-- Location: FF_X21_Y23_N15
\cpu|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[14]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(14));

-- Location: FF_X29_Y19_N23
\cpu|W_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_dst_regnum\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_dst_regnum\(3));

-- Location: LCCOMB_X29_Y19_N0
\cpu|F_iw[30]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \cpu|F_iw[30]~21_combout\);

-- Location: FF_X29_Y19_N1
\cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[30]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(30));

-- Location: FF_X29_Y19_N11
\cpu|W_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_dst_regnum\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_dst_regnum\(2));

-- Location: LCCOMB_X31_Y19_N24
\cpu|F_iw[29]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[29]~22_combout\);

-- Location: FF_X31_Y19_N25
\cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[29]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(29));

-- Location: LCCOMB_X29_Y19_N10
\cpu|D_src1_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_dst_regnum\(3),
	datab => \cpu|D_iw\(30),
	datac => \cpu|W_dst_regnum\(2),
	datad => \cpu|D_iw\(29),
	combout => \cpu|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X31_Y19_N26
\cpu|F_iw[27]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	combout => \cpu|F_iw[27]~20_combout\);

-- Location: FF_X31_Y19_N27
\cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[27]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(27));

-- Location: LCCOMB_X31_Y19_N20
\cpu|F_iw[28]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \cpu|F_iw[28]~19_combout\);

-- Location: FF_X31_Y19_N21
\cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[28]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(28));

-- Location: FF_X31_Y19_N5
\cpu|W_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_dst_regnum\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_dst_regnum\(0));

-- Location: FF_X31_Y19_N11
\cpu|W_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_dst_regnum\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_dst_regnum\(1));

-- Location: LCCOMB_X31_Y19_N4
\cpu|D_src1_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(27),
	datab => \cpu|D_iw\(28),
	datac => \cpu|W_dst_regnum\(0),
	datad => \cpu|W_dst_regnum\(1),
	combout => \cpu|D_src1_hazard_W~1_combout\);

-- Location: LCCOMB_X26_Y22_N30
\cpu|D_ctrl_a_not_src~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \cpu|D_ctrl_a_not_src~0_combout\);

-- Location: LCCOMB_X27_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X27_Y28_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(28));

-- Location: LCCOMB_X27_Y25_N24
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(28),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: FF_X27_Y25_N25
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X27_Y25_N16
\mm_interconnect_0|rsp_xbar_mux|src_data[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(28) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(28)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(28),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(28));

-- Location: FF_X27_Y25_N17
\cpu|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(28));

-- Location: LCCOMB_X30_Y25_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X30_Y25_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(29));

-- Location: LCCOMB_X30_Y25_N2
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(29),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\);

-- Location: FF_X30_Y25_N3
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X30_Y25_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(29) = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(29)) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(29),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(29));

-- Location: FF_X30_Y25_N27
\cpu|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(29));

-- Location: LCCOMB_X32_Y26_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X25_Y24_N10
\cpu|M_wr_data_unfiltered[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_alu_result\(13),
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(13),
	combout => \cpu|M_wr_data_unfiltered[13]~6_combout\);

-- Location: LCCOMB_X23_Y22_N16
\cpu|M_wr_data_unfiltered[13]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[13]~6_combout\,
	datac => \cpu|M_shift_rot_result\(13),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[13]~7_combout\);

-- Location: FF_X23_Y22_N17
\cpu|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(13));

-- Location: LCCOMB_X29_Y25_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37_combout\ = (\onchip_mem|the_altsyncram|auto_generated|q_a\(25) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(25) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(25),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37_combout\);

-- Location: LCCOMB_X27_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X27_Y28_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(25));

-- Location: LCCOMB_X29_Y25_N2
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(25),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\);

-- Location: FF_X29_Y25_N3
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X29_Y25_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~74_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37_combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~37_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~74_combout\);

-- Location: FF_X29_Y25_N5
\cpu|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[25]~74_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(25));

-- Location: LCCOMB_X24_Y25_N20
\cpu|M_ld_align_sh16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_alu_result\(1),
	datad => \cpu|M_iw\(4),
	combout => \cpu|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X26_Y27_N0
\cpu|M_st_data[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[15]~0_combout\,
	combout => \cpu|M_st_data[15]~feeder_combout\);

-- Location: FF_X26_Y18_N19
\cpu|E_src2_imm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[15]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(15));

-- Location: LCCOMB_X26_Y18_N12
\cpu|Add8|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_stw_data[15]~1_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(15),
	combout => \cpu|Add8|auto_generated|_~1_combout\);

-- Location: LCCOMB_X26_Y18_N4
\cpu|M_wr_data_unfiltered[15]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(15),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[15]~2_combout\);

-- Location: FF_X35_Y25_N31
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X34_Y26_N20
\jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|wr_rfifo~combout\ = (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart|wr_rfifo~combout\);

-- Location: LCCOMB_X21_Y26_N0
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart|wr_rfifo~combout\)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X31_Y26_N10
\jtag_uart|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_waitrequest~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (!\jtag_uart|av_waitrequest~q\ & !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \jtag_uart|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart|av_waitrequest~1_combout\);

-- Location: LCCOMB_X31_Y26_N18
\jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_rd~0_combout\ = (\jtag_uart|av_waitrequest~1_combout\ & (\cpu|d_read~q\ & (!\cpu|M_alu_result\(2) & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|av_waitrequest~1_combout\,
	datab => \cpu|d_read~q\,
	datac => \cpu|M_alu_result\(2),
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X21_Y26_N2
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\jtag_uart|wr_rfifo~combout\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X21_Y26_N4
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart|wr_rfifo~combout\)))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y26_N5
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y26_N6
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart|wr_rfifo~combout\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y26_N7
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y26_N8
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart|wr_rfifo~combout\)))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y26_N9
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y26_N10
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X21_Y26_N11
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X21_Y26_N12
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X21_Y26_N14
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\jtag_uart|wr_rfifo~combout\) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart|wr_rfifo~combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X28_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X31_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\jtag_uart|fifo_rd~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart|fifo_rd~0_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X31_Y26_N29
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X28_Y26_N30
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\jtag_uart|fifo_rd~0_combout\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ $ 
-- (((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))))) # (!\jtag_uart|fifo_rd~0_combout\ & 
-- (((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|fifo_rd~0_combout\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X21_Y26_N1
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X21_Y26_N3
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X28_Y26_N26
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X28_Y26_N20
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X28_Y26_N0
\jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_rd~1_combout\ = (\jtag_uart|fifo_rd~0_combout\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|fifo_rd~0_combout\,
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart|fifo_rd~1_combout\);

-- Location: LCCOMB_X28_Y26_N4
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart|fifo_rd~1_combout\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart|fifo_rd~1_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X28_Y26_N5
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X36_Y26_N17
\jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|t_dav~q\);

-- Location: LCCOMB_X37_Y26_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|t_dav~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X37_Y26_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X36_Y26_N10
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X36_Y26_N11
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X36_Y26_N29
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X36_Y26_N16
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \jtag_uart|t_dav~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X35_Y25_N6
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~1_combout\);

-- Location: LCCOMB_X36_Y25_N14
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(8),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X35_Y25_N7
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X34_Y26_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X34_Y26_N31
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X34_Y26_N25
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X34_Y26_N10
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X34_Y26_N11
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X34_Y26_N2
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X34_Y26_N3
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X34_Y26_N12
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X34_Y26_N13
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X34_Y26_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X36_Y26_N28
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart|t_dav~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X34_Y26_N14
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X34_Y26_N15
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X34_Y26_N26
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X34_Y26_N27
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X34_Y26_N16
\jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|ac~0_combout\ = (\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) # (\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X27_Y26_N22
\jtag_uart|ien_AE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|ien_AE~0_combout\ = (\cpu|d_write~q\ & (\cpu|M_alu_result\(2) & \jtag_uart|av_waitrequest~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datac => \cpu|M_alu_result\(2),
	datad => \jtag_uart|av_waitrequest~1_combout\,
	combout => \jtag_uart|ien_AE~0_combout\);

-- Location: LCCOMB_X25_Y26_N16
\jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|ac~1_combout\ = (\jtag_uart|ac~0_combout\) # ((\jtag_uart|ac~q\ & ((!\jtag_uart|ien_AE~0_combout\) # (!\cpu|M_st_data\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(10),
	datab => \jtag_uart|ac~0_combout\,
	datac => \jtag_uart|ac~q\,
	datad => \jtag_uart|ien_AE~0_combout\,
	combout => \jtag_uart|ac~1_combout\);

-- Location: FF_X25_Y26_N17
\jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|ac~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ac~q\);

-- Location: FF_X20_Y24_N15
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|ac~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y23_N6
\sys_clk_timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|snap_strobe~0_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & \sys_clk_timer|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	combout => \sys_clk_timer|snap_strobe~0_combout\);

-- Location: FF_X20_Y24_N23
\sys_clk_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(26));

-- Location: FF_X19_Y25_N13
\sys_clk_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(10));

-- Location: LCCOMB_X19_Y25_N30
\sys_clk_timer|read_mux_out[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[10]~18_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(10)) # ((\sys_clk_timer|Equal6~1_combout\ & \sys_clk_timer|period_h_register\(10))))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|Equal6~1_combout\ & ((\sys_clk_timer|period_h_register\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|Equal6~1_combout\,
	datac => \sys_clk_timer|period_l_register\(10),
	datad => \sys_clk_timer|period_h_register\(10),
	combout => \sys_clk_timer|read_mux_out[10]~18_combout\);

-- Location: LCCOMB_X17_Y25_N2
\sys_clk_timer|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~3_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & \cpu|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|Equal6~3_combout\);

-- Location: FF_X21_Y25_N31
\sys_clk_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(10));

-- Location: LCCOMB_X21_Y25_N30
\sys_clk_timer|read_mux_out~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~19_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(10) & !\cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(10),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out~19_combout\);

-- Location: LCCOMB_X20_Y24_N6
\sys_clk_timer|read_mux_out[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[10]~20_combout\ = (\sys_clk_timer|read_mux_out[10]~18_combout\) # ((\sys_clk_timer|read_mux_out~19_combout\) # ((\sys_clk_timer|counter_snapshot\(26) & \sys_clk_timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(26),
	datab => \sys_clk_timer|read_mux_out[10]~18_combout\,
	datac => \sys_clk_timer|Equal6~3_combout\,
	datad => \sys_clk_timer|read_mux_out~19_combout\,
	combout => \sys_clk_timer|read_mux_out[10]~20_combout\);

-- Location: FF_X20_Y24_N7
\sys_clk_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(10));

-- Location: LCCOMB_X20_Y24_N28
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder_combout\ = \sys_clk_timer|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|readdata\(10),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X20_Y24_N29
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X20_Y24_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31_combout\);

-- Location: LCCOMB_X26_Y27_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X30_Y21_N31
\cpu|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(12));

-- Location: LCCOMB_X30_Y18_N22
\cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(14),
	datab => \cpu|D_iw\(12),
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X30_Y18_N20
\cpu|Equal4~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~6_combout\,
	combout => \cpu|Equal4~9_combout\);

-- Location: LCCOMB_X30_Y18_N10
\cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~1_combout\,
	datab => \cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datac => \cpu|D_ctrl_exception~0_combout\,
	datad => \cpu|Equal4~9_combout\,
	combout => \cpu|D_ctrl_exception~combout\);

-- Location: FF_X30_Y18_N11
\cpu|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_exception~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_exception~q\);

-- Location: FF_X28_Y22_N3
\cpu|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(11));

-- Location: LCCOMB_X26_Y27_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\ = (\cpu|M_st_data\(12) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(12),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X27_Y27_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|M_mem_byte_en\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(33));

-- Location: M9K_X33_Y15_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X27_Y28_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(12));

-- Location: FF_X28_Y25_N3
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X28_Y25_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: FF_X31_Y26_N21
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X19_Y25_N4
\sys_clk_timer|period_h_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_h_register[12]~feeder_combout\ = \cpu|M_st_data\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(12),
	combout => \sys_clk_timer|period_h_register[12]~feeder_combout\);

-- Location: FF_X19_Y25_N5
\sys_clk_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_h_register[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(12));

-- Location: LCCOMB_X19_Y25_N14
\sys_clk_timer|read_mux_out[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[12]~12_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(12)) # ((\sys_clk_timer|period_h_register\(12) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(12) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(12),
	datac => \sys_clk_timer|period_l_register\(12),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[12]~12_combout\);

-- Location: LCCOMB_X18_Y24_N20
\sys_clk_timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[26]~84_combout\ = (\sys_clk_timer|internal_counter\(26) & ((GND) # (!\sys_clk_timer|internal_counter[25]~83\))) # (!\sys_clk_timer|internal_counter\(26) & (\sys_clk_timer|internal_counter[25]~83\ $ (GND)))
-- \sys_clk_timer|internal_counter[26]~85\ = CARRY((\sys_clk_timer|internal_counter\(26)) # (!\sys_clk_timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(26),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[25]~83\,
	combout => \sys_clk_timer|internal_counter[26]~84_combout\,
	cout => \sys_clk_timer|internal_counter[26]~85\);

-- Location: LCCOMB_X18_Y24_N22
\sys_clk_timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[27]~86_combout\ = (\sys_clk_timer|internal_counter\(27) & (\sys_clk_timer|internal_counter[26]~85\ & VCC)) # (!\sys_clk_timer|internal_counter\(27) & (!\sys_clk_timer|internal_counter[26]~85\))
-- \sys_clk_timer|internal_counter[27]~87\ = CARRY((!\sys_clk_timer|internal_counter\(27) & !\sys_clk_timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(27),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[26]~85\,
	combout => \sys_clk_timer|internal_counter[27]~86_combout\,
	cout => \sys_clk_timer|internal_counter[27]~87\);

-- Location: LCCOMB_X19_Y25_N24
\sys_clk_timer|period_h_register[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_h_register[11]~feeder_combout\ = \cpu|M_st_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(11),
	combout => \sys_clk_timer|period_h_register[11]~feeder_combout\);

-- Location: FF_X19_Y25_N25
\sys_clk_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_h_register[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(11));

-- Location: FF_X18_Y24_N23
\sys_clk_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[27]~86_combout\,
	asdata => \sys_clk_timer|period_h_register\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(27));

-- Location: LCCOMB_X18_Y24_N24
\sys_clk_timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[28]~88_combout\ = (\sys_clk_timer|internal_counter\(28) & ((GND) # (!\sys_clk_timer|internal_counter[27]~87\))) # (!\sys_clk_timer|internal_counter\(28) & (\sys_clk_timer|internal_counter[27]~87\ $ (GND)))
-- \sys_clk_timer|internal_counter[28]~89\ = CARRY((\sys_clk_timer|internal_counter\(28)) # (!\sys_clk_timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(28),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[27]~87\,
	combout => \sys_clk_timer|internal_counter[28]~88_combout\,
	cout => \sys_clk_timer|internal_counter[28]~89\);

-- Location: FF_X18_Y24_N25
\sys_clk_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[28]~88_combout\,
	asdata => \sys_clk_timer|period_h_register\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(28));

-- Location: LCCOMB_X20_Y25_N30
\sys_clk_timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[28]~feeder_combout\ = \sys_clk_timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(28),
	combout => \sys_clk_timer|counter_snapshot[28]~feeder_combout\);

-- Location: FF_X20_Y25_N31
\sys_clk_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[28]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(28));

-- Location: FF_X20_Y25_N13
\sys_clk_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(12));

-- Location: LCCOMB_X20_Y25_N12
\sys_clk_timer|read_mux_out~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~13_combout\ = (!\cpu|M_alu_result\(2) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(12) & \cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(12),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|read_mux_out~13_combout\);

-- Location: LCCOMB_X20_Y25_N28
\sys_clk_timer|read_mux_out[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[12]~14_combout\ = (\sys_clk_timer|read_mux_out[12]~12_combout\) # ((\sys_clk_timer|read_mux_out~13_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[12]~12_combout\,
	datab => \sys_clk_timer|Equal6~3_combout\,
	datac => \sys_clk_timer|counter_snapshot\(28),
	datad => \sys_clk_timer|read_mux_out~13_combout\,
	combout => \sys_clk_timer|read_mux_out[12]~14_combout\);

-- Location: FF_X20_Y25_N29
\sys_clk_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[12]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(12));

-- Location: LCCOMB_X31_Y26_N6
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\ = \sys_clk_timer|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|readdata\(12),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X31_Y26_N7
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X31_Y26_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25_combout\);

-- Location: LCCOMB_X28_Y25_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~26_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(12) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(12),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~25_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~26_combout\);

-- Location: FF_X28_Y25_N7
\cpu|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[12]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(12));

-- Location: LCCOMB_X25_Y25_N30
\cpu|av_ld_data_aligned_or_div[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(12),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(28),
	combout => \cpu|av_ld_data_aligned_or_div[12]~12_combout\);

-- Location: LCCOMB_X26_Y25_N22
\cpu|av_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_fill_bit~combout\);

-- Location: LCCOMB_X28_Y18_N20
\cpu|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_iw\(4),
	datad => \cpu|M_iw\(3),
	combout => \cpu|Equal2~0_combout\);

-- Location: FF_X25_Y25_N31
\cpu|av_ld_data_aligned_or_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(12));

-- Location: LCCOMB_X21_Y24_N20
\cpu|M_wr_data_unfiltered[12]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|av_ld_data_aligned_or_div\(12),
	datac => \cpu|M_alu_result\(12),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[12]~8_combout\);

-- Location: LCCOMB_X23_Y19_N8
\cpu|M_wr_data_unfiltered[12]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[12]~8_combout\,
	datac => \cpu|M_shift_rot_result\(12),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[12]~9_combout\);

-- Location: FF_X23_Y19_N9
\cpu|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[12]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(12));

-- Location: LCCOMB_X23_Y23_N2
\cpu|M_wr_data_unfiltered[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[11]~10_combout\,
	datab => \cpu|M_shift_rot_result\(11),
	datac => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[11]~11_combout\);

-- Location: LCCOMB_X26_Y18_N24
\cpu|M_wr_data_unfiltered[15]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(15),
	datac => \cpu|M_wr_data_unfiltered[15]~3_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[15]~64_combout\);

-- Location: LCCOMB_X26_Y26_N24
\cpu|M_st_data[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[16]~3_combout\,
	combout => \cpu|M_st_data[16]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N20
\cpu|M_wr_data_unfiltered[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(16),
	combout => \cpu|M_wr_data_unfiltered[16]~0_combout\);

-- Location: FF_X24_Y23_N27
\cpu|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(16));

-- Location: LCCOMB_X28_Y26_N6
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X28_Y26_N8
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: FF_X31_Y26_N19
\jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|fifo_rd~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|read_0~q\);

-- Location: FF_X28_Y26_N9
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X26_Y26_N26
\cpu|M_st_data[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[17]~6_combout\,
	combout => \cpu|M_st_data[17]~feeder_combout\);

-- Location: LCCOMB_X23_Y21_N0
\cpu|M_wr_data_unfiltered[17]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(17),
	combout => \cpu|M_wr_data_unfiltered[17]~61_combout\);

-- Location: LCCOMB_X24_Y19_N30
\cpu|D_src2_imm[18]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(8),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[18]~30_combout\);

-- Location: FF_X24_Y19_N31
\cpu|E_src2_imm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[18]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(18));

-- Location: FF_X24_Y18_N23
\cpu|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[18]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(18));

-- Location: FF_X24_Y24_N11
\cpu|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[19]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(19));

-- Location: LCCOMB_X26_Y25_N8
\cpu|av_ld_byte2_data[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(20),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: FF_X26_Y25_N9
\cpu|av_ld_data_aligned_or_div[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X27_Y19_N18
\cpu|D_src2_imm[21]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_src2_imm[15]~0_combout\,
	datac => \cpu|D_iw\(11),
	datad => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	combout => \cpu|D_src2_imm[21]~27_combout\);

-- Location: FF_X27_Y19_N19
\cpu|E_src2_imm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[21]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(21));

-- Location: LCCOMB_X23_Y18_N0
\cpu|E_arith_src2[21]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_stw_data[21]~3_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(21),
	combout => \cpu|E_arith_src2[21]~34_combout\);

-- Location: LCCOMB_X23_Y18_N24
\cpu|M_wr_data_unfiltered[22]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[22]~52_combout\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|M_shift_rot_result\(22),
	combout => \cpu|M_wr_data_unfiltered[22]~66_combout\);

-- Location: LCCOMB_X27_Y19_N22
\cpu|D_src2_imm[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[24]~24_combout\);

-- Location: FF_X27_Y19_N23
\cpu|E_src2_imm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[24]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(24));

-- Location: LCCOMB_X32_Y19_N6
\cpu|D_src2_imm[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_unsigned_lo_imm16~14_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_ctrl_unsigned_lo_imm16~13_combout\,
	combout => \cpu|D_src2_imm[16]~17_combout\);

-- Location: FF_X32_Y19_N7
\cpu|E_src2_imm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[16]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(31));

-- Location: LCCOMB_X32_Y19_N0
\cpu|E_src2[31]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(31),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2[31]~0_combout\,
	combout => \cpu|E_src2[31]~1_combout\);

-- Location: LCCOMB_X25_Y19_N26
\cpu|E_alu_result[31]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_src2[31]~1_combout\,
	datad => \cpu|E_src1[31]~18_combout\,
	combout => \cpu|E_alu_result[31]~43_combout\);

-- Location: LCCOMB_X29_Y18_N0
\cpu|D_ctrl_alu_signed_comparison~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_ctrl_alu_subtract~2_combout\,
	datad => \cpu|Equal4~2_combout\,
	combout => \cpu|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X32_Y19_N26
\cpu|D_ctrl_alu_signed_comparison~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_alu_signed_comparison~0_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_alu_subtract~5_combout\,
	combout => \cpu|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: FF_X32_Y19_N27
\cpu|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_alu_signed_comparison~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_alu_signed_comparison~q\);

-- Location: FF_X25_Y18_N17
\cpu|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(31));

-- Location: M9K_X22_Y20_N0
\cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y20_N6
\cpu|E_src1_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(31),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu|E_src1_prelim[31]~31_combout\);

-- Location: LCCOMB_X29_Y19_N18
\cpu|D_src1_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_dst_reg~q\,
	datac => \cpu|M_dst_regnum\(4),
	datad => \cpu|D_iw\(31),
	combout => \cpu|D_src1_hazard_M~0_combout\);

-- Location: LCCOMB_X31_Y19_N8
\cpu|D_src1_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(27),
	datab => \cpu|M_dst_regnum\(1),
	datac => \cpu|M_dst_regnum\(0),
	datad => \cpu|D_iw\(28),
	combout => \cpu|D_src1_hazard_M~1_combout\);

-- Location: LCCOMB_X29_Y19_N8
\cpu|D_src1_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(30),
	datab => \cpu|M_dst_regnum\(3),
	datac => \cpu|M_dst_regnum\(2),
	datad => \cpu|D_iw\(29),
	combout => \cpu|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X29_Y19_N28
\cpu|D_src1_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_M~0_combout\,
	datab => \cpu|D_src1_hazard_M~1_combout\,
	datac => \cpu|D_ctrl_a_not_src~0_combout\,
	datad => \cpu|D_src1_hazard_M~2_combout\,
	combout => \cpu|D_src1_hazard_M~combout\);

-- Location: FF_X21_Y20_N7
\cpu|E_src1_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[31]~31_combout\,
	asdata => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(31));

-- Location: LCCOMB_X21_Y20_N12
\cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_signed_comparison~q\,
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	datad => \cpu|E_src1_prelim\(31),
	combout => \cpu|E_arith_src1\(31));

-- Location: M9K_X22_Y22_N0
\cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X25_Y23_N19
\cpu|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[30]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(30));

-- Location: LCCOMB_X23_Y22_N18
\cpu|E_src2_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \cpu|W_wr_data\(30),
	combout => \cpu|E_src2_prelim[30]~30_combout\);

-- Location: LCCOMB_X29_Y19_N26
\cpu|D_src2_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_dst_reg~q\,
	datac => \cpu|M_dst_regnum\(4),
	datad => \cpu|D_iw\(26),
	combout => \cpu|D_src2_hazard_M~2_combout\);

-- Location: LCCOMB_X31_Y19_N14
\cpu|F_iw[25]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \cpu|F_iw[25]~28_combout\);

-- Location: FF_X31_Y19_N15
\cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[25]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(25));

-- Location: LCCOMB_X29_Y19_N4
\cpu|D_src2_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_dst_regnum\(2),
	datab => \cpu|D_iw\(24),
	datac => \cpu|M_dst_regnum\(3),
	datad => \cpu|D_iw\(25),
	combout => \cpu|D_src2_hazard_M~1_combout\);

-- Location: LCCOMB_X31_Y19_N28
\cpu|F_iw[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[22]~25_combout\);

-- Location: FF_X31_Y19_N29
\cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[22]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(22));

-- Location: LCCOMB_X31_Y19_N30
\cpu|D_src2_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(23),
	datab => \cpu|M_dst_regnum\(0),
	datac => \cpu|M_dst_regnum\(1),
	datad => \cpu|D_iw\(22),
	combout => \cpu|D_src2_hazard_M~0_combout\);

-- Location: LCCOMB_X29_Y19_N24
\cpu|D_src2_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_M~2_combout\,
	datab => \cpu|D_src2_hazard_M~1_combout\,
	datac => \cpu|D_src2_hazard_M~0_combout\,
	datad => \cpu|D_ctrl_b_not_src~3_combout\,
	combout => \cpu|D_src2_hazard_M~combout\);

-- Location: FF_X23_Y22_N19
\cpu|E_src2_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[30]~30_combout\,
	asdata => \cpu|M_wr_data_unfiltered[30]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(30));

-- Location: LCCOMB_X25_Y23_N28
\cpu|E_arith_src2[30]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_prelim\(30),
	datad => \cpu|M_wr_data_unfiltered[30]~36_combout\,
	combout => \cpu|E_arith_src2[30]~18_combout\);

-- Location: LCCOMB_X25_Y23_N6
\cpu|D_src2_imm[30]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(20),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[30]~18_combout\);

-- Location: FF_X25_Y23_N7
\cpu|E_src2_imm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[30]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(30));

-- Location: LCCOMB_X25_Y23_N2
\cpu|Add8|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_arith_src2[30]~18_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(30),
	combout => \cpu|Add8|auto_generated|_~18_combout\);

-- Location: FF_X23_Y21_N13
\cpu|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[29]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(29));

-- Location: LCCOMB_X23_Y21_N18
\cpu|E_src2_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|W_wr_data\(29),
	combout => \cpu|E_src2_prelim[29]~29_combout\);

-- Location: FF_X23_Y21_N19
\cpu|E_src2_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[29]~29_combout\,
	asdata => \cpu|M_wr_data_unfiltered[29]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(29));

-- Location: LCCOMB_X23_Y21_N14
\cpu|E_arith_src2[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_src2_prelim\(29),
	datac => \cpu|M_wr_data_unfiltered[29]~38_combout\,
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[29]~20_combout\);

-- Location: LCCOMB_X26_Y26_N8
\cpu|M_st_data[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[18]~9_combout\,
	combout => \cpu|M_st_data[18]~feeder_combout\);

-- Location: FF_X26_Y26_N9
\cpu|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[18]~feeder_combout\,
	asdata => \cpu|E_stw_data[18]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(18));

-- Location: LCCOMB_X32_Y26_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(18),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X27_Y24_N22
\cpu|E_mem_byte_en[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	combout => \cpu|E_mem_byte_en[2]~4_combout\);

-- Location: FF_X27_Y24_N23
\cpu|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_mem_byte_en[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_mem_byte_en\(2));

-- Location: LCCOMB_X27_Y27_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datad => \cpu|M_mem_byte_en\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(34));

-- Location: M9K_X22_Y29_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y26_N22
\mm_interconnect_0|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\);

-- Location: FF_X26_Y26_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X28_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[16]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(16),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(16),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: LCCOMB_X26_Y26_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\ = (\cpu|M_st_data\(17) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(17),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\);

-- Location: FF_X26_Y26_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X32_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(20),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X32_Y28_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X26_Y26_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[17]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(17),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[17]~16_combout\);

-- Location: LCCOMB_X32_Y26_N18
\mm_interconnect_0|cmd_xbar_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\ = (\cpu|M_st_data\(18) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(18),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\);

-- Location: FF_X32_Y26_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X30_Y29_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y26_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[18]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[18]~6_combout\);

-- Location: FF_X32_Y26_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[18]~6_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X32_Y26_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[18]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(18),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(18),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[18]~31_combout\);

-- Location: LCCOMB_X24_Y24_N24
\cpu|M_st_data[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data[19]~12_combout\,
	combout => \cpu|M_st_data[19]~feeder_combout\);

-- Location: FF_X24_Y24_N25
\cpu|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[19]~feeder_combout\,
	asdata => \cpu|E_stw_data[19]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(19));

-- Location: LCCOMB_X26_Y28_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\ = (\cpu|M_st_data\(19) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(19),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X26_Y28_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X34_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[19]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(19),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(19),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[19]~18_combout\);

-- Location: LCCOMB_X32_Y26_N8
\mm_interconnect_0|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\ = (\cpu|M_st_data\(20) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(20),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\);

-- Location: FF_X32_Y26_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X26_Y26_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(21),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\);

-- Location: FF_X26_Y26_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X26_Y26_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[21]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(21),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(21),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[21]~30_combout\);

-- Location: LCCOMB_X26_Y26_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\);

-- Location: FF_X26_Y26_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X29_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[22]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(22),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(22),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[22]~29_combout\);

-- Location: LCCOMB_X30_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X30_Y28_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X26_Y24_N20
\mm_interconnect_0|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\);

-- Location: FF_X26_Y24_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X26_Y24_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[23]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(23),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(23),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[23]~20_combout\);

-- Location: LCCOMB_X27_Y27_N6
\mm_interconnect_0|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(34) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_mem_byte_en\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(34));

-- Location: FF_X27_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X27_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: M9K_X33_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"2D09946790C88102ED3BB29A0185224596286D1D0F6B11910CDEAB783045A22600601EC12094112405788418F14B9E456212D9202E403BA6108A161251563233",
	mem_init1 => X"A24BE586B3001A9A13095DCBF042A1E84D6C938FA947616CA0A853A081C5D4EB789E1B482D8126A1B0B092E3420F016F57418C7EBE562C45E545C9717E065C34DF2D8510D488E13618D5479183C16CA10BB319EF6641689A250E069407F2FB086CD45407DFAD4102286AF455039788D1D9EDCC5B5A248B002778B8B2C7481ECCEE7789A1181D7E3241643441C0BC0310A6136441C99C14843E0BD109974BD5E6F56533958E36F96138965B9711EDD772C81A670B2FCBA8A7A384B8DD0CA987E8E6734454C633AB8A0C62FBD56CCD1A8AD9CB11987C7E302B3654EFA578D10C1808188842955209A2890709DAE8D570DC62526D86088FE1D0D9087E040BD4EA26",
	mem_init0 => X"A3A07817409DD025E6BBA848590E8ADB03A69AE108A30C804285D6990D92EE4636534B4022F1A23B69064FE7B2DA05D00C47B8CDECD2C9F95697039F036DF37268FA88163A80CB1030C55A0B522307803781E12E3F6A31CB28412218AECA4ABD134183587914250CBB0B8911B84CB2DE672B06EC9052ECA44052BB50EA44E249AE8B0D088722822355381F2DBED50D3760A8085E691207EFB3632522CB69A48F4037F2497E311B35D8E1C21BB0B4AA198F9DC765E204501C2A3841A60720C59E4512B8CAEA74E841262F703F42E7236B1590D263A18BA636A9D8504F199CD3440602717EA52CA39025E488F052B7793B5A22C7AB9154D37A2E1563E4387CFC1E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X32_Y26_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X32_Y26_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[20]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(20),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(20),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[20]~17_combout\);

-- Location: LCCOMB_X29_Y29_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X29_Y29_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(18));

-- Location: FF_X29_Y26_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X29_Y26_N14
\mm_interconnect_0|rsp_xbar_mux|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(18) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(18) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(18) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(18),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(18));

-- Location: FF_X29_Y26_N15
\cpu|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(18));

-- Location: LCCOMB_X27_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X27_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(19));

-- Location: FF_X29_Y26_N1
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X26_Y28_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(19),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M9K_X33_Y13_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y26_N12
\mm_interconnect_0|rsp_xbar_mux|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(19) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(19) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & (\onchip_mem|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(19),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(19));

-- Location: FF_X29_Y26_N13
\cpu|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(19));

-- Location: M9K_X33_Y22_N0
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|i_readdatavalid_d1~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \cpu|i_readdatavalid_d1~q\,
	ena1 => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y19_N20
\cpu|F_iw[19]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|F_iw[19]~33_combout\);

-- Location: FF_X32_Y19_N21
\cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[19]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(19));

-- Location: LCCOMB_X27_Y19_N16
\cpu|D_src2_imm[29]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(19),
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[29]~19_combout\);

-- Location: FF_X27_Y19_N17
\cpu|E_src2_imm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[29]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(29));

-- Location: LCCOMB_X26_Y19_N24
\cpu|Add8|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[29]~20_combout\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(29),
	combout => \cpu|Add8|auto_generated|_~19_combout\);

-- Location: FF_X21_Y24_N29
\cpu|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[28]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(28));

-- Location: LCCOMB_X23_Y21_N4
\cpu|E_src2_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(28),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \cpu|E_src2_prelim[28]~28_combout\);

-- Location: FF_X23_Y21_N5
\cpu|E_src2_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[28]~28_combout\,
	asdata => \cpu|M_wr_data_unfiltered[28]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(28));

-- Location: LCCOMB_X21_Y24_N14
\cpu|E_arith_src2[28]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(28),
	datad => \cpu|M_wr_data_unfiltered[28]~40_combout\,
	combout => \cpu|E_arith_src2[28]~22_combout\);

-- Location: LCCOMB_X27_Y19_N26
\cpu|D_src2_imm[28]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(18),
	datab => \cpu|D_src2_imm[15]~0_combout\,
	datac => \cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	combout => \cpu|D_src2_imm[28]~20_combout\);

-- Location: FF_X27_Y19_N27
\cpu|E_src2_imm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[28]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(28));

-- Location: LCCOMB_X26_Y19_N18
\cpu|Add8|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[28]~22_combout\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(28),
	combout => \cpu|Add8|auto_generated|_~20_combout\);

-- Location: LCCOMB_X23_Y21_N22
\cpu|E_src2_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|W_wr_data\(27),
	combout => \cpu|E_src2_prelim[27]~27_combout\);

-- Location: FF_X23_Y21_N23
\cpu|E_src2_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[27]~27_combout\,
	asdata => \cpu|M_wr_data_unfiltered[27]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(27));

-- Location: LCCOMB_X23_Y21_N20
\cpu|E_arith_src2[27]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|M_wr_data_unfiltered[27]~42_combout\,
	datac => \cpu|E_src2_prelim\(27),
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[27]~24_combout\);

-- Location: LCCOMB_X27_Y19_N28
\cpu|D_src2_imm[27]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(17),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[27]~21_combout\);

-- Location: FF_X27_Y19_N29
\cpu|E_src2_imm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[27]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(27));

-- Location: LCCOMB_X26_Y19_N20
\cpu|Add8|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[27]~24_combout\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(27),
	combout => \cpu|Add8|auto_generated|_~21_combout\);

-- Location: FF_X24_Y19_N15
\cpu|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[26]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(26));

-- Location: LCCOMB_X21_Y22_N6
\cpu|E_src2_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \cpu|W_wr_data\(26),
	combout => \cpu|E_src2_prelim[26]~26_combout\);

-- Location: FF_X21_Y22_N7
\cpu|E_src2_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[26]~26_combout\,
	asdata => \cpu|M_wr_data_unfiltered[26]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(26));

-- Location: LCCOMB_X24_Y19_N24
\cpu|E_arith_src2[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_prelim\(26),
	datad => \cpu|M_wr_data_unfiltered[26]~44_combout\,
	combout => \cpu|E_arith_src2[26]~26_combout\);

-- Location: LCCOMB_X24_Y19_N2
\cpu|D_src2_imm[26]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(16),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[26]~22_combout\);

-- Location: FF_X24_Y19_N3
\cpu|E_src2_imm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[26]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(26));

-- Location: LCCOMB_X24_Y19_N16
\cpu|Add8|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_arith_src2[26]~26_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(26),
	combout => \cpu|Add8|auto_generated|_~22_combout\);

-- Location: FF_X24_Y23_N9
\cpu|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[25]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(25));

-- Location: LCCOMB_X24_Y23_N18
\cpu|E_src2_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \cpu|W_wr_data\(25),
	combout => \cpu|E_src2_prelim[25]~25_combout\);

-- Location: FF_X24_Y23_N19
\cpu|E_src2_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[25]~25_combout\,
	asdata => \cpu|M_wr_data_unfiltered[25]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(25));

-- Location: LCCOMB_X24_Y23_N2
\cpu|E_arith_src2[25]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_src2_prelim\(25),
	datac => \cpu|M_wr_data_unfiltered[25]~46_combout\,
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|E_arith_src2[25]~28_combout\);

-- Location: LCCOMB_X24_Y23_N12
\cpu|D_src2_imm[25]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(15),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[25]~23_combout\);

-- Location: FF_X24_Y23_N13
\cpu|E_src2_imm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[25]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(25));

-- Location: LCCOMB_X24_Y23_N16
\cpu|Add8|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_arith_src2[25]~28_combout\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(25),
	combout => \cpu|Add8|auto_generated|_~23_combout\);

-- Location: FF_X26_Y22_N21
\cpu|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[24]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(24));

-- Location: LCCOMB_X21_Y18_N28
\cpu|E_src1_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(24),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \cpu|E_src1_prelim[24]~24_combout\);

-- Location: FF_X21_Y18_N29
\cpu|E_src1_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[24]~24_combout\,
	asdata => \cpu|M_wr_data_unfiltered[24]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(24));

-- Location: LCCOMB_X21_Y18_N18
\cpu|E_src1[24]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[24]~48_combout\,
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|E_src1_prelim\(24),
	combout => \cpu|E_src1[24]~25_combout\);

-- Location: FF_X26_Y24_N17
\cpu|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[23]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(23));

-- Location: LCCOMB_X23_Y20_N12
\cpu|E_src1_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(23),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \cpu|E_src1_prelim[23]~23_combout\);

-- Location: FF_X23_Y20_N13
\cpu|E_src1_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[23]~23_combout\,
	asdata => \cpu|M_wr_data_unfiltered[23]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(23));

-- Location: LCCOMB_X23_Y20_N6
\cpu|E_src1[23]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(23),
	datac => \cpu|M_wr_data_unfiltered[23]~50_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[23]~26_combout\);

-- Location: LCCOMB_X26_Y24_N18
\cpu|D_src2_imm[23]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_src2_imm[15]~0_combout\,
	datac => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_src2_imm[23]~25_combout\);

-- Location: FF_X26_Y24_N19
\cpu|E_src2_imm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[23]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(23));

-- Location: LCCOMB_X26_Y24_N28
\cpu|Add8|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|M_st_data[23]~1_combout\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(23),
	combout => \cpu|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X23_Y18_N28
\cpu|Add8|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_stw_data[22]~2_combout\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(22),
	combout => \cpu|Add8|auto_generated|_~26_combout\);

-- Location: LCCOMB_X23_Y18_N30
\cpu|Add8|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_stw_data[21]~3_combout\,
	datad => \cpu|E_src2_imm\(21),
	combout => \cpu|Add8|auto_generated|_~27_combout\);

-- Location: LCCOMB_X23_Y19_N30
\cpu|M_wr_data_unfiltered[20]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(20),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[20]~55_combout\);

-- Location: FF_X23_Y19_N13
\cpu|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[20]~68_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(20));

-- Location: LCCOMB_X23_Y19_N14
\cpu|E_src1_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(20),
	combout => \cpu|E_src1_prelim[20]~20_combout\);

-- Location: FF_X23_Y19_N15
\cpu|E_src1_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[20]~20_combout\,
	asdata => \cpu|M_wr_data_unfiltered[20]~68_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(20));

-- Location: LCCOMB_X23_Y19_N0
\cpu|E_src1[20]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[20]~55_combout\,
	datab => \cpu|M_wr_data_unfiltered[20]~56_combout\,
	datac => \cpu|E_src1_prelim\(20),
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[20]~29_combout\);

-- Location: LCCOMB_X27_Y19_N12
\cpu|D_src2_imm[20]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(10),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[20]~28_combout\);

-- Location: FF_X27_Y19_N13
\cpu|E_src2_imm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[20]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(20));

-- Location: LCCOMB_X23_Y19_N26
\cpu|Add8|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_src2_imm\(20),
	datad => \cpu|E_stw_data[20]~4_combout\,
	combout => \cpu|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X23_Y22_N20
\cpu|F_iw[9]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \cpu|F_iw[9]~35_combout\);

-- Location: FF_X23_Y22_N21
\cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[9]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(9));

-- Location: LCCOMB_X24_Y24_N0
\cpu|D_src2_imm[19]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_imm[15]~0_combout\,
	datab => \cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \cpu|D_iw\(9),
	datad => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	combout => \cpu|D_src2_imm[19]~29_combout\);

-- Location: FF_X24_Y24_N1
\cpu|E_src2_imm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[19]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(19));

-- Location: LCCOMB_X24_Y24_N16
\cpu|Add8|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_stw_data[19]~5_combout\,
	datad => \cpu|E_src2_imm\(19),
	combout => \cpu|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X24_Y24_N18
\cpu|M_wr_data_unfiltered[19]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(19),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[19]~57_combout\);

-- Location: LCCOMB_X23_Y20_N22
\cpu|E_src1_prelim[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(19),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|E_src1_prelim[19]~19_combout\);

-- Location: FF_X23_Y20_N23
\cpu|E_src1_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[19]~19_combout\,
	asdata => \cpu|M_wr_data_unfiltered[19]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(19));

-- Location: LCCOMB_X24_Y24_N14
\cpu|E_src1[19]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_hazard_M~q\,
	datab => \cpu|M_wr_data_unfiltered[19]~57_combout\,
	datac => \cpu|M_wr_data_unfiltered[19]~58_combout\,
	datad => \cpu|E_src1_prelim\(19),
	combout => \cpu|E_src1[19]~30_combout\);

-- Location: LCCOMB_X24_Y18_N0
\cpu|E_src1_prelim[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(18),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu|E_src1_prelim[18]~18_combout\);

-- Location: FF_X24_Y18_N1
\cpu|E_src1_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[18]~18_combout\,
	asdata => \cpu|M_wr_data_unfiltered[18]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(18));

-- Location: LCCOMB_X24_Y18_N2
\cpu|M_wr_data_unfiltered[18]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|M_shift_rot_result\(18),
	combout => \cpu|M_wr_data_unfiltered[18]~59_combout\);

-- Location: LCCOMB_X24_Y18_N28
\cpu|E_src1[18]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_hazard_M~q\,
	datab => \cpu|E_src1_prelim\(18),
	datac => \cpu|M_wr_data_unfiltered[18]~60_combout\,
	datad => \cpu|M_wr_data_unfiltered[18]~59_combout\,
	combout => \cpu|E_src1[18]~31_combout\);

-- Location: FF_X23_Y21_N31
\cpu|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[17]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(17));

-- Location: LCCOMB_X23_Y20_N8
\cpu|E_src1_prelim[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(17),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \cpu|E_src1_prelim[17]~17_combout\);

-- Location: FF_X23_Y20_N9
\cpu|E_src1_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[17]~17_combout\,
	asdata => \cpu|M_wr_data_unfiltered[17]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(17));

-- Location: LCCOMB_X23_Y21_N28
\cpu|E_src1[17]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[17]~62_combout\,
	datab => \cpu|M_wr_data_unfiltered[17]~61_combout\,
	datac => \cpu|E_src1_prelim\(17),
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[17]~32_combout\);

-- Location: LCCOMB_X27_Y19_N30
\cpu|D_src2_imm[17]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(7),
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[17]~31_combout\);

-- Location: FF_X27_Y19_N31
\cpu|E_src2_imm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[17]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(17));

-- Location: LCCOMB_X21_Y19_N16
\cpu|Add8|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_stw_data[17]~7_combout\,
	datad => \cpu|E_src2_imm\(17),
	combout => \cpu|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X24_Y23_N24
\cpu|D_src2_imm[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \cpu|D_ctrl_unsigned_lo_imm16~12_combout\,
	datac => \cpu|D_iw\(6),
	datad => \cpu|D_src2_imm[15]~0_combout\,
	combout => \cpu|D_src2_imm[16]~1_combout\);

-- Location: FF_X24_Y23_N25
\cpu|E_src2_imm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[16]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(16));

-- Location: LCCOMB_X24_Y23_N6
\cpu|Add8|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_src2_imm\(16),
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_stw_data[16]~0_combout\,
	combout => \cpu|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X23_Y20_N0
\cpu|E_src1_prelim[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(16),
	combout => \cpu|E_src1_prelim[16]~0_combout\);

-- Location: FF_X23_Y20_N1
\cpu|E_src1_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[16]~0_combout\,
	asdata => \cpu|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(16));

-- Location: LCCOMB_X24_Y23_N30
\cpu|E_src1[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[16]~1_combout\,
	datab => \cpu|E_src1_prelim\(16),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[16]~0_combout\,
	combout => \cpu|E_src1[16]~0_combout\);

-- Location: LCCOMB_X27_Y24_N0
\cpu|D_src2_imm[13]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(19),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \cpu|D_src2_imm[13]~3_combout\);

-- Location: FF_X27_Y24_N1
\cpu|E_src2_imm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[13]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(13));

-- Location: LCCOMB_X27_Y24_N18
\cpu|Add8|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|M_st_data[13]~19_combout\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(13),
	combout => \cpu|Add8|auto_generated|_~3_combout\);

-- Location: LCCOMB_X27_Y19_N10
\cpu|D_src2_imm[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(17),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[11]~5_combout\);

-- Location: FF_X27_Y19_N11
\cpu|E_src2_imm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[11]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(11));

-- Location: LCCOMB_X25_Y23_N26
\cpu|Add8|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|M_st_data[11]~13_combout\,
	datad => \cpu|E_src2_imm\(11),
	combout => \cpu|Add8|auto_generated|_~5_combout\);

-- Location: LCCOMB_X23_Y24_N18
\cpu|D_src2_imm[10]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_iw\(16),
	combout => \cpu|D_src2_imm[10]~6_combout\);

-- Location: FF_X23_Y24_N19
\cpu|E_src2_imm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[10]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(10));

-- Location: LCCOMB_X23_Y24_N28
\cpu|Add8|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_src2_imm\(10),
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|M_st_data[10]~10_combout\,
	combout => \cpu|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X27_Y19_N4
\cpu|D_src2_imm[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[9]~7_combout\);

-- Location: FF_X27_Y19_N5
\cpu|E_src2_imm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[9]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(9));

-- Location: LCCOMB_X26_Y23_N4
\cpu|Add8|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[9]~7_combout\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(9),
	combout => \cpu|Add8|auto_generated|_~7_combout\);

-- Location: FF_X24_Y22_N23
\cpu|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[8]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(8));

-- Location: LCCOMB_X23_Y20_N4
\cpu|E_src1_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(8),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \cpu|E_src1_prelim[8]~9_combout\);

-- Location: FF_X23_Y20_N5
\cpu|E_src1_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[8]~9_combout\,
	asdata => \cpu|M_wr_data_unfiltered[8]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(8));

-- Location: LCCOMB_X24_Y22_N8
\cpu|E_src1[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[8]~17_combout\,
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|E_src1_prelim\(8),
	combout => \cpu|E_src1[8]~8_combout\);

-- Location: LCCOMB_X26_Y23_N14
\cpu|Add8|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_imm\(8),
	datad => \cpu|M_st_data[8]~4_combout\,
	combout => \cpu|Add8|auto_generated|_~8_combout\);

-- Location: LCCOMB_X26_Y21_N8
\cpu|Add8|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[15]~0_combout\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_src2_imm\(7),
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|Add8|auto_generated|_~9_combout\);

-- Location: LCCOMB_X27_Y19_N8
\cpu|D_src2_imm[6]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \cpu|D_src2_imm[6]~10_combout\);

-- Location: FF_X27_Y19_N9
\cpu|E_src2_imm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[6]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(6));

-- Location: LCCOMB_X26_Y21_N10
\cpu|Add8|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(6),
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|M_st_data[22]~21_combout\,
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|Add8|auto_generated|_~10_combout\);

-- Location: LCCOMB_X21_Y20_N16
\cpu|E_src1_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(6),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|E_src1_prelim[6]~7_combout\);

-- Location: FF_X21_Y20_N17
\cpu|E_src1_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[6]~7_combout\,
	asdata => \cpu|M_wr_data_unfiltered[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(6));

-- Location: LCCOMB_X21_Y20_N14
\cpu|E_src1[6]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(6),
	datac => \cpu|M_wr_data_unfiltered[6]~20_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[6]~11_combout\);

-- Location: LCCOMB_X27_Y24_N28
\cpu|D_src2_imm[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \cpu|D_src2_imm[5]~11_combout\);

-- Location: FF_X27_Y24_N29
\cpu|E_src2_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[5]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(5));

-- Location: LCCOMB_X27_Y24_N6
\cpu|Add8|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[21]~18_combout\,
	datab => \cpu|E_src2_imm\(5),
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|Add8|auto_generated|_~11_combout\);

-- Location: FF_X24_Y21_N3
\cpu|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[5]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(5));

-- Location: LCCOMB_X21_Y18_N10
\cpu|E_src1_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(5),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu|E_src1_prelim[5]~6_combout\);

-- Location: FF_X21_Y18_N11
\cpu|E_src1_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[5]~6_combout\,
	asdata => \cpu|M_wr_data_unfiltered[5]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(5));

-- Location: LCCOMB_X24_Y21_N20
\cpu|E_src1[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(5),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[5]~22_combout\,
	combout => \cpu|E_src1[5]~12_combout\);

-- Location: LCCOMB_X26_Y23_N16
\cpu|Add8|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(4),
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|M_st_data[20]~15_combout\,
	combout => \cpu|Add8|auto_generated|_~12_combout\);

-- Location: LCCOMB_X24_Y24_N2
\cpu|D_src2_imm[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(9),
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_src2_imm[3]~13_combout\);

-- Location: FF_X24_Y24_N3
\cpu|E_src2_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[3]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(3));

-- Location: LCCOMB_X24_Y24_N28
\cpu|Add8|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_src2_imm\(3),
	datac => \cpu|M_st_data[19]~12_combout\,
	datad => \cpu|E_ctrl_alu_subtract~q\,
	combout => \cpu|Add8|auto_generated|_~13_combout\);

-- Location: FF_X23_Y23_N17
\cpu|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[3]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(3));

-- Location: LCCOMB_X23_Y19_N2
\cpu|E_src1_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(3),
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \cpu|D_src1_hazard_W~combout\,
	combout => \cpu|E_src1_prelim[3]~4_combout\);

-- Location: FF_X23_Y19_N3
\cpu|E_src1_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[3]~4_combout\,
	asdata => \cpu|M_wr_data_unfiltered[3]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(3));

-- Location: LCCOMB_X23_Y19_N4
\cpu|E_src1[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[3]~26_combout\,
	datab => \cpu|E_src1_prelim\(3),
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[3]~14_combout\);

-- Location: LCCOMB_X23_Y24_N20
\cpu|Add8|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|M_st_data[18]~9_combout\,
	datac => \cpu|E_ctrl_alu_subtract~q\,
	datad => \cpu|E_src2_imm\(2),
	combout => \cpu|Add8|auto_generated|_~14_combout\);

-- Location: LCCOMB_X26_Y23_N10
\cpu|Add8|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_imm\(1),
	datad => \cpu|M_st_data[17]~6_combout\,
	combout => \cpu|Add8|auto_generated|_~15_combout\);

-- Location: FF_X21_Y22_N19
\cpu|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[0]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(0));

-- Location: LCCOMB_X23_Y20_N14
\cpu|E_src1_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|W_wr_data\(0),
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|E_src1_prelim[0]~1_combout\);

-- Location: FF_X23_Y20_N15
\cpu|E_src1_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[0]~1_combout\,
	asdata => \cpu|M_wr_data_unfiltered[0]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(0));

-- Location: LCCOMB_X23_Y20_N26
\cpu|E_src1[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_hazard_M~q\,
	datab => \cpu|E_src1_prelim\(0),
	datad => \cpu|M_wr_data_unfiltered[0]~32_combout\,
	combout => \cpu|E_src1[0]~17_combout\);

-- Location: LCCOMB_X26_Y21_N14
\cpu|Add8|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \cpu|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X26_Y21_N16
\cpu|Add8|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~16_combout\,
	datab => \cpu|E_src1[0]~17_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \cpu|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X26_Y21_N18
\cpu|Add8|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[1]~16_combout\,
	datab => \cpu|Add8|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[1]~3\,
	combout => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \cpu|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X26_Y21_N20
\cpu|Add8|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[2]~15_combout\,
	datab => \cpu|Add8|auto_generated|_~14_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[2]~5\,
	combout => \cpu|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \cpu|Add8|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X26_Y21_N22
\cpu|Add8|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~13_combout\,
	datab => \cpu|E_src1[3]~14_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[3]~7\,
	combout => \cpu|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \cpu|Add8|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X26_Y21_N24
\cpu|Add8|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[4]~13_combout\,
	datab => \cpu|Add8|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[4]~9\,
	combout => \cpu|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \cpu|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X26_Y21_N26
\cpu|Add8|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~11_combout\,
	datab => \cpu|E_src1[5]~12_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[5]~11\,
	combout => \cpu|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \cpu|Add8|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X26_Y21_N28
\cpu|Add8|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~10_combout\,
	datab => \cpu|E_src1[6]~11_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[6]~13\,
	combout => \cpu|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \cpu|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X26_Y21_N30
\cpu|Add8|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[7]~10_combout\,
	datab => \cpu|Add8|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[7]~15\,
	combout => \cpu|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \cpu|Add8|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X26_Y20_N0
\cpu|Add8|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[8]~8_combout\,
	datab => \cpu|Add8|auto_generated|_~8_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[8]~17\,
	combout => \cpu|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \cpu|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X26_Y20_N2
\cpu|Add8|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[9]~7_combout\,
	datab => \cpu|Add8|auto_generated|_~7_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[9]~19\,
	combout => \cpu|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \cpu|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X26_Y20_N4
\cpu|Add8|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[10]~6_combout\,
	datab => \cpu|Add8|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[10]~21\,
	combout => \cpu|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \cpu|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X26_Y20_N6
\cpu|Add8|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[11]~5_combout\,
	datab => \cpu|Add8|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[11]~23\,
	combout => \cpu|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \cpu|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X26_Y20_N8
\cpu|Add8|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~4_combout\,
	datab => \cpu|E_src1[12]~4_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[12]~25\,
	combout => \cpu|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \cpu|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X26_Y20_N10
\cpu|Add8|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[13]~3_combout\,
	datab => \cpu|Add8|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[13]~27\,
	combout => \cpu|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \cpu|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X26_Y20_N12
\cpu|Add8|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~2_combout\,
	datab => \cpu|E_src1[14]~2_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[14]~29\,
	combout => \cpu|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \cpu|Add8|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X26_Y20_N14
\cpu|Add8|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~1_combout\,
	datab => \cpu|E_src1[15]~1_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[15]~31\,
	combout => \cpu|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \cpu|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X26_Y20_N16
\cpu|Add8|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~0_combout\,
	datab => \cpu|E_src1[16]~0_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[16]~33\,
	combout => \cpu|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \cpu|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X26_Y20_N18
\cpu|Add8|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[17]~32_combout\,
	datab => \cpu|Add8|auto_generated|_~31_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[17]~35\,
	combout => \cpu|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \cpu|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X26_Y20_N20
\cpu|Add8|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~30_combout\,
	datab => \cpu|E_src1[18]~31_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[18]~37\,
	combout => \cpu|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \cpu|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X26_Y20_N22
\cpu|Add8|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~29_combout\,
	datab => \cpu|E_src1[19]~30_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[19]~39\,
	combout => \cpu|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \cpu|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X26_Y20_N24
\cpu|Add8|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[20]~29_combout\,
	datab => \cpu|Add8|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[20]~41\,
	combout => \cpu|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \cpu|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X26_Y20_N26
\cpu|Add8|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[21]~28_combout\,
	datab => \cpu|Add8|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[21]~43\,
	combout => \cpu|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \cpu|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X26_Y20_N28
\cpu|Add8|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~26_combout\,
	datab => \cpu|E_src1[22]~27_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[22]~45\,
	combout => \cpu|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \cpu|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X26_Y20_N30
\cpu|Add8|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[23]~26_combout\,
	datab => \cpu|Add8|auto_generated|_~25_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[23]~47\,
	combout => \cpu|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \cpu|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X26_Y19_N0
\cpu|Add8|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~24_combout\,
	datab => \cpu|E_src1[24]~25_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[24]~49\,
	combout => \cpu|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \cpu|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X26_Y19_N2
\cpu|Add8|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~23_combout\,
	datab => \cpu|E_src1[25]~24_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[25]~51\,
	combout => \cpu|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \cpu|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X26_Y19_N4
\cpu|Add8|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~22_combout\,
	datab => \cpu|E_src1[26]~23_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[26]~53\,
	combout => \cpu|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \cpu|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X26_Y19_N6
\cpu|Add8|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[27]~22_combout\,
	datab => \cpu|Add8|auto_generated|_~21_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[27]~55\,
	combout => \cpu|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \cpu|Add8|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X26_Y19_N8
\cpu|Add8|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[28]~21_combout\,
	datab => \cpu|Add8|auto_generated|_~20_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[28]~57\,
	combout => \cpu|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \cpu|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X26_Y19_N10
\cpu|Add8|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[29]~20_combout\,
	datab => \cpu|Add8|auto_generated|_~19_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[29]~59\,
	combout => \cpu|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \cpu|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X26_Y19_N12
\cpu|Add8|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~18_combout\,
	datab => \cpu|E_src1[30]~19_combout\,
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[30]~61\,
	combout => \cpu|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \cpu|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X26_Y19_N14
\cpu|Add8|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|_~17_combout\,
	datab => \cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \cpu|Add8|auto_generated|result_int[31]~63\,
	combout => \cpu|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \cpu|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X25_Y18_N20
\cpu|E_alu_result[31]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[31]~43_combout\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|Add8|auto_generated|result_int[32]~64_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[31]~44_combout\);

-- Location: FF_X25_Y18_N21
\cpu|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[31]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(31));

-- Location: LCCOMB_X27_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X27_Y28_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(7));

-- Location: FF_X28_Y25_N11
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X28_Y25_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X36_Y26_N22
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X36_Y26_N23
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X21_Y26_N20
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X21_Y26_N21
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X21_Y26_N22
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X21_Y26_N23
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X21_Y26_N24
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X21_Y26_N25
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X21_Y26_N26
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X21_Y26_N27
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X21_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X21_Y26_N29
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X21_Y26_N30
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X21_Y26_N31
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X23_Y26_N20
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y26_N21
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y26_N22
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y26_N23
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X23_Y26_N24
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y26_N25
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X23_Y26_N26
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y26_N27
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X23_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y26_N29
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X23_Y26_N30
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X23_Y26_N31
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X21_Y23_N25
\cpu|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[22]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(6));

-- Location: M9K_X33_Y25_N0
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart|r_val~0_combout\,
	ena2 => \jtag_uart|fifo_wr~q\,
	clr0 => \rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y25_N16
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X35_Y25_N2
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(6),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X35_Y25_N3
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X34_Y25_N30
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(5),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X34_Y25_N6
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X34_Y25_N7
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X34_Y25_N16
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X34_Y25_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X34_Y25_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X34_Y25_N4
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X34_Y25_N22
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X34_Y25_N23
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: FF_X34_Y25_N29
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X34_Y25_N10
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X34_Y25_N11
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X35_Y25_N28
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X35_Y25_N29
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X35_Y25_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X35_Y25_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X35_Y25_N16
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X35_Y25_N17
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X35_Y25_N22
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X35_Y25_N23
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X35_Y25_N4
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X35_Y25_N5
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X22_Y26_N0
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart|wr_rfifo~combout\,
	ena1 => \jtag_uart|fifo_rd~1_combout\,
	portadatain => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y26_N22
\jtag_uart|av_readdata[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[7]~1_combout\ = (\jtag_uart|read_0~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|read_0~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \jtag_uart|av_readdata[7]~1_combout\);

-- Location: FF_X24_Y26_N23
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[7]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X19_Y25_N8
\sys_clk_timer|period_h_register[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_h_register[7]~feeder_combout\ = \cpu|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(7),
	combout => \sys_clk_timer|period_h_register[7]~feeder_combout\);

-- Location: FF_X19_Y25_N9
\sys_clk_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_h_register[7]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(7));

-- Location: FF_X19_Y25_N11
\sys_clk_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(7));

-- Location: LCCOMB_X19_Y25_N10
\sys_clk_timer|read_mux_out[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[7]~3_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(7)) # ((\sys_clk_timer|period_h_register\(7) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(7) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(7),
	datac => \sys_clk_timer|period_l_register\(7),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[7]~3_combout\);

-- Location: FF_X21_Y25_N23
\sys_clk_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(7));

-- Location: LCCOMB_X21_Y25_N22
\sys_clk_timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~4_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(7) & !\cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(7),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X21_Y25_N16
\sys_clk_timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[23]~feeder_combout\ = \sys_clk_timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(23),
	combout => \sys_clk_timer|counter_snapshot[23]~feeder_combout\);

-- Location: FF_X21_Y25_N17
\sys_clk_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[23]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(23));

-- Location: LCCOMB_X21_Y25_N14
\sys_clk_timer|read_mux_out[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[7]~5_combout\ = (\sys_clk_timer|read_mux_out[7]~3_combout\) # ((\sys_clk_timer|read_mux_out~4_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[7]~3_combout\,
	datab => \sys_clk_timer|Equal6~3_combout\,
	datac => \sys_clk_timer|read_mux_out~4_combout\,
	datad => \sys_clk_timer|counter_snapshot\(23),
	combout => \sys_clk_timer|read_mux_out[7]~5_combout\);

-- Location: FF_X21_Y25_N15
\sys_clk_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[7]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(7));

-- Location: FF_X24_Y26_N5
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X24_Y26_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18_combout\);

-- Location: LCCOMB_X28_Y25_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~19_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~18_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~19_combout\);

-- Location: FF_X28_Y25_N27
\cpu|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[7]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(7));

-- Location: LCCOMB_X24_Y25_N8
\cpu|av_ld_data_aligned_or_div[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(23),
	datab => \cpu|d_readdata_d1\(7),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[7]~7_combout\);

-- Location: LCCOMB_X29_Y29_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~0_combout\);

-- Location: FF_X29_Y29_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(15));

-- Location: LCCOMB_X29_Y29_N28
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(15),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X29_Y29_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X31_Y26_N16
\jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|rvalid~0_combout\ = (\jtag_uart|fifo_rd~0_combout\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\jtag_uart|fifo_rd~0_combout\ & ((\jtag_uart|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart|fifo_rd~0_combout\,
	datac => \jtag_uart|rvalid~q\,
	combout => \jtag_uart|rvalid~0_combout\);

-- Location: FF_X31_Y26_N17
\jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|rvalid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|rvalid~q\);

-- Location: FF_X20_Y24_N11
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|rvalid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X19_Y24_N2
\sys_clk_timer|period_l_register[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[15]~0_combout\ = !\cpu|M_st_data\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(15),
	combout => \sys_clk_timer|period_l_register[15]~0_combout\);

-- Location: FF_X19_Y24_N3
\sys_clk_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[15]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(15));

-- Location: FF_X19_Y24_N17
\sys_clk_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(15));

-- Location: LCCOMB_X19_Y24_N16
\sys_clk_timer|read_mux_out[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[15]~0_combout\ = (\sys_clk_timer|period_l_register\(15) & (((\sys_clk_timer|period_h_register\(15) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(15) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(15) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(15),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(15),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[15]~0_combout\);

-- Location: LCCOMB_X20_Y25_N6
\sys_clk_timer|counter_snapshot[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[15]~0_combout\ = !\sys_clk_timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|internal_counter\(15),
	combout => \sys_clk_timer|counter_snapshot[15]~0_combout\);

-- Location: FF_X20_Y25_N7
\sys_clk_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[15]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(15));

-- Location: LCCOMB_X20_Y25_N8
\sys_clk_timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~1_combout\ = (\sys_clk_timer|counter_snapshot\(15) & (!\cpu|M_alu_result\(3) & (!\cpu|M_alu_result\(2) & \cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(15),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|read_mux_out~1_combout\);

-- Location: LCCOMB_X18_Y24_N26
\sys_clk_timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[29]~90_combout\ = (\sys_clk_timer|internal_counter\(29) & (\sys_clk_timer|internal_counter[28]~89\ & VCC)) # (!\sys_clk_timer|internal_counter\(29) & (!\sys_clk_timer|internal_counter[28]~89\))
-- \sys_clk_timer|internal_counter[29]~91\ = CARRY((!\sys_clk_timer|internal_counter\(29) & !\sys_clk_timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(29),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[28]~89\,
	combout => \sys_clk_timer|internal_counter[29]~90_combout\,
	cout => \sys_clk_timer|internal_counter[29]~91\);

-- Location: LCCOMB_X19_Y25_N16
\sys_clk_timer|period_h_register[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_h_register[13]~feeder_combout\ = \cpu|M_st_data\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(13),
	combout => \sys_clk_timer|period_h_register[13]~feeder_combout\);

-- Location: FF_X19_Y25_N17
\sys_clk_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_h_register[13]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(13));

-- Location: FF_X18_Y24_N27
\sys_clk_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[29]~90_combout\,
	asdata => \sys_clk_timer|period_h_register\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(29));

-- Location: LCCOMB_X18_Y24_N28
\sys_clk_timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[30]~92_combout\ = (\sys_clk_timer|internal_counter\(30) & ((GND) # (!\sys_clk_timer|internal_counter[29]~91\))) # (!\sys_clk_timer|internal_counter\(30) & (\sys_clk_timer|internal_counter[29]~91\ $ (GND)))
-- \sys_clk_timer|internal_counter[30]~93\ = CARRY((\sys_clk_timer|internal_counter\(30)) # (!\sys_clk_timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(30),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[29]~91\,
	combout => \sys_clk_timer|internal_counter[30]~92_combout\,
	cout => \sys_clk_timer|internal_counter[30]~93\);

-- Location: FF_X19_Y25_N29
\sys_clk_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(14));

-- Location: FF_X18_Y24_N29
\sys_clk_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[30]~92_combout\,
	asdata => \sys_clk_timer|period_h_register\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(30));

-- Location: LCCOMB_X18_Y24_N30
\sys_clk_timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[31]~94_combout\ = \sys_clk_timer|internal_counter\(31) $ (!\sys_clk_timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(31),
	cin => \sys_clk_timer|internal_counter[30]~93\,
	combout => \sys_clk_timer|internal_counter[31]~94_combout\);

-- Location: FF_X18_Y24_N31
\sys_clk_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[31]~94_combout\,
	asdata => \sys_clk_timer|period_h_register\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(31));

-- Location: LCCOMB_X20_Y25_N2
\sys_clk_timer|counter_snapshot[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[31]~feeder_combout\ = \sys_clk_timer|internal_counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(31),
	combout => \sys_clk_timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X20_Y25_N3
\sys_clk_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(31));

-- Location: LCCOMB_X20_Y25_N0
\sys_clk_timer|read_mux_out[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[15]~2_combout\ = (\sys_clk_timer|read_mux_out[15]~0_combout\) # ((\sys_clk_timer|read_mux_out~1_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~3_combout\,
	datab => \sys_clk_timer|read_mux_out[15]~0_combout\,
	datac => \sys_clk_timer|read_mux_out~1_combout\,
	datad => \sys_clk_timer|counter_snapshot\(31),
	combout => \sys_clk_timer|read_mux_out[15]~2_combout\);

-- Location: FF_X20_Y25_N1
\sys_clk_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(15));

-- Location: LCCOMB_X20_Y24_N8
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder_combout\ = \sys_clk_timer|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|readdata\(15),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X20_Y24_N9
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X20_Y24_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14_combout\);

-- Location: LCCOMB_X26_Y27_N6
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: M9K_X22_Y16_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(15)) # ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(15),
	datad => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\);

-- Location: LCCOMB_X28_Y24_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~14_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~15_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\);

-- Location: FF_X28_Y24_N1
\cpu|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[15]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(15));

-- Location: LCCOMB_X25_Y25_N16
\cpu|av_ld_data_aligned_or_div[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(15),
	datab => \cpu|d_readdata_d1\(31),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[15]~15_combout\);

-- Location: LCCOMB_X28_Y18_N24
\cpu|M_ld_align_sh8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(0),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_iw\(3),
	combout => \cpu|M_ld_align_sh8~combout\);

-- Location: FF_X24_Y25_N9
\cpu|av_ld_data_aligned_or_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[7]~7_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(7));

-- Location: FF_X25_Y25_N17
\cpu|av_ld_data_aligned_or_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(15));

-- Location: LCCOMB_X25_Y18_N22
\cpu|E_st_data[31]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(7),
	datab => \cpu|E_iw\(3),
	datac => \cpu|av_ld_data_aligned_or_div\(15),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[31]~0_combout\);

-- Location: LCCOMB_X25_Y18_N0
\cpu|E_st_data[31]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(7),
	datab => \cpu|E_iw\(3),
	datac => \cpu|E_iw\(4),
	datad => \cpu|M_alu_result\(15),
	combout => \cpu|E_st_data[31]~1_combout\);

-- Location: LCCOMB_X25_Y18_N26
\cpu|E_st_data[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(31),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[31]~1_combout\,
	combout => \cpu|E_st_data[31]~2_combout\);

-- Location: LCCOMB_X25_Y18_N12
\cpu|E_st_data[31]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[31]~0_combout\,
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|E_st_data[31]~2_combout\,
	datad => \cpu|av_ld_data_aligned_or_div\(31),
	combout => \cpu|E_st_data[31]~3_combout\);

-- Location: LCCOMB_X26_Y18_N26
\cpu|E_st_data[31]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|M_shift_rot_result\(7),
	datad => \cpu|M_shift_rot_result\(15),
	combout => \cpu|E_st_data[31]~4_combout\);

-- Location: LCCOMB_X25_Y18_N14
\cpu|E_st_data[31]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(31),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[31]~4_combout\,
	combout => \cpu|E_st_data[31]~5_combout\);

-- Location: LCCOMB_X25_Y18_N24
\cpu|M_st_data[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[31]~3_combout\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|E_st_data[31]~5_combout\,
	combout => \cpu|M_st_data[31]~2_combout\);

-- Location: FF_X23_Y22_N27
\cpu|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[7]~65_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(7));

-- Location: LCCOMB_X23_Y22_N6
\cpu|E_src2_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|W_wr_data\(7),
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu|E_src2_prelim[7]~8_combout\);

-- Location: FF_X23_Y22_N7
\cpu|E_src2_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[7]~8_combout\,
	asdata => \cpu|M_wr_data_unfiltered[7]~65_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(7));

-- Location: FF_X26_Y18_N25
\cpu|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[15]~64_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(15));

-- Location: LCCOMB_X23_Y22_N8
\cpu|E_src2_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \cpu|W_wr_data\(15),
	combout => \cpu|E_src2_prelim[15]~16_combout\);

-- Location: FF_X23_Y22_N9
\cpu|E_src2_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[15]~16_combout\,
	asdata => \cpu|M_wr_data_unfiltered[15]~64_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(15));

-- Location: LCCOMB_X26_Y18_N28
\cpu|E_st_data[31]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_src2_prelim\(7),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_src2_prelim\(15),
	combout => \cpu|E_st_data[31]~6_combout\);

-- Location: LCCOMB_X25_Y18_N8
\cpu|E_st_data[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(31),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[31]~6_combout\,
	combout => \cpu|E_st_data[31]~7_combout\);

-- Location: FF_X25_Y18_N25
\cpu|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[31]~2_combout\,
	asdata => \cpu|E_st_data[31]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(31));

-- Location: LCCOMB_X25_Y18_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X27_Y24_N26
\cpu|E_mem_byte_en[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	combout => \cpu|E_mem_byte_en[3]~5_combout\);

-- Location: FF_X27_Y24_N27
\cpu|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_mem_byte_en[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_mem_byte_en\(3));

-- Location: LCCOMB_X31_Y24_N12
\mm_interconnect_0|cmd_xbar_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\cpu|M_mem_byte_en\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_mem_byte_en\(3),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(35));

-- Location: M9K_X22_Y14_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y25_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X30_Y25_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(31));

-- Location: LCCOMB_X30_Y25_N0
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(31),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\);

-- Location: FF_X30_Y25_N1
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X30_Y25_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data\(31) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(31) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(31) & (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(31),
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(31));

-- Location: FF_X30_Y25_N17
\cpu|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(31));

-- Location: LCCOMB_X26_Y25_N18
\cpu|av_ld_byte3_data[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(31),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte3_data[7]~0_combout\);

-- Location: FF_X26_Y25_N19
\cpu|av_ld_data_aligned_or_div[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[7]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(31));

-- Location: LCCOMB_X25_Y18_N6
\cpu|M_wr_data_unfiltered[31]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(31),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(31),
	combout => \cpu|M_wr_data_unfiltered[31]~33_combout\);

-- Location: LCCOMB_X25_Y18_N16
\cpu|M_wr_data_unfiltered[31]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(31),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_wr_data_unfiltered[31]~33_combout\,
	combout => \cpu|M_wr_data_unfiltered[31]~34_combout\);

-- Location: LCCOMB_X21_Y18_N30
\cpu|E_src1_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(30),
	combout => \cpu|E_src1_prelim[30]~30_combout\);

-- Location: FF_X21_Y18_N31
\cpu|E_src1_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[30]~30_combout\,
	asdata => \cpu|M_wr_data_unfiltered[30]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(30));

-- Location: LCCOMB_X21_Y18_N12
\cpu|E_src1[30]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(30),
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[30]~36_combout\,
	combout => \cpu|E_src1[30]~19_combout\);

-- Location: LCCOMB_X25_Y23_N8
\cpu|E_arith_src2[30]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_arith_src2[30]~18_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(30),
	combout => \cpu|E_arith_src2[30]~19_combout\);

-- Location: LCCOMB_X25_Y19_N20
\cpu|E_alu_result[30]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_src1[30]~19_combout\,
	datad => \cpu|E_arith_src2[30]~19_combout\,
	combout => \cpu|E_alu_result[30]~45_combout\);

-- Location: LCCOMB_X25_Y23_N30
\cpu|E_alu_result[30]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datab => \cpu|E_alu_result[30]~45_combout\,
	datac => \cpu|Add8|auto_generated|result_int[31]~62_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[30]~46_combout\);

-- Location: FF_X25_Y23_N31
\cpu|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[30]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(30));

-- Location: LCCOMB_X21_Y23_N8
\cpu|E_st_data[30]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|E_iw\(3),
	datac => \cpu|M_alu_result\(6),
	datad => \cpu|M_alu_result\(14),
	combout => \cpu|E_st_data[30]~9_combout\);

-- Location: LCCOMB_X27_Y26_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X27_Y26_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(14));

-- Location: FF_X27_Y26_N31
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X27_Y26_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X25_Y28_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: M9K_X22_Y32_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y26_N24
\jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|woverflow~0_combout\ = (\cpu|d_write~q\ & (!\cpu|M_alu_result\(2) & \jtag_uart|av_waitrequest~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datac => \cpu|M_alu_result\(2),
	datad => \jtag_uart|av_waitrequest~1_combout\,
	combout => \jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X27_Y26_N4
\jtag_uart|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|woverflow~1_combout\ = (\jtag_uart|woverflow~0_combout\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\jtag_uart|woverflow~0_combout\ & ((\jtag_uart|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart|woverflow~q\,
	datad => \jtag_uart|woverflow~0_combout\,
	combout => \jtag_uart|woverflow~1_combout\);

-- Location: FF_X27_Y26_N5
\jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|woverflow~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|woverflow~q\);

-- Location: FF_X27_Y26_N3
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|woverflow~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X20_Y25_N14
\sys_clk_timer|counter_snapshot[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[30]~feeder_combout\ = \sys_clk_timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(30),
	combout => \sys_clk_timer|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X20_Y25_N15
\sys_clk_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[30]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(30));

-- Location: LCCOMB_X19_Y25_N28
\sys_clk_timer|read_mux_out[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[14]~6_combout\ = (\sys_clk_timer|Equal6~2_combout\ & (((\sys_clk_timer|period_h_register\(14) & \sys_clk_timer|Equal6~1_combout\)) # (!\sys_clk_timer|period_l_register\(14)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (((\sys_clk_timer|period_h_register\(14) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_l_register\(14),
	datac => \sys_clk_timer|period_h_register\(14),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[14]~6_combout\);

-- Location: LCCOMB_X20_Y25_N4
\sys_clk_timer|counter_snapshot[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[14]~1_combout\ = !\sys_clk_timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(14),
	combout => \sys_clk_timer|counter_snapshot[14]~1_combout\);

-- Location: FF_X20_Y25_N5
\sys_clk_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[14]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(14));

-- Location: LCCOMB_X27_Y26_N6
\sys_clk_timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~7_combout\ = (\sys_clk_timer|counter_snapshot\(14) & (!\cpu|M_alu_result\(3) & (!\cpu|M_alu_result\(2) & \cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(14),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|read_mux_out~7_combout\);

-- Location: LCCOMB_X27_Y26_N26
\sys_clk_timer|read_mux_out[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[14]~8_combout\ = (\sys_clk_timer|read_mux_out[14]~6_combout\) # ((\sys_clk_timer|read_mux_out~7_combout\) # ((\sys_clk_timer|counter_snapshot\(30) & \sys_clk_timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(30),
	datab => \sys_clk_timer|Equal6~3_combout\,
	datac => \sys_clk_timer|read_mux_out[14]~6_combout\,
	datad => \sys_clk_timer|read_mux_out~7_combout\,
	combout => \sys_clk_timer|read_mux_out[14]~8_combout\);

-- Location: FF_X27_Y26_N27
\sys_clk_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[14]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(14));

-- Location: FF_X27_Y26_N1
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X27_Y26_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\);

-- Location: LCCOMB_X27_Y26_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~21_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(14),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~20_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~21_combout\);

-- Location: FF_X27_Y26_N19
\cpu|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[14]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(14));

-- Location: LCCOMB_X25_Y25_N18
\cpu|av_ld_data_aligned_or_div[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(30),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(14),
	combout => \cpu|av_ld_data_aligned_or_div[14]~14_combout\);

-- Location: FF_X25_Y25_N19
\cpu|av_ld_data_aligned_or_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(14));

-- Location: LCCOMB_X21_Y23_N22
\cpu|E_st_data[30]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|av_ld_data_aligned_or_div\(6),
	datac => \cpu|E_iw\(4),
	datad => \cpu|av_ld_data_aligned_or_div\(14),
	combout => \cpu|E_st_data[30]~8_combout\);

-- Location: LCCOMB_X21_Y23_N2
\cpu|E_st_data[30]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|E_st_data[30]~9_combout\,
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|E_st_data[30]~8_combout\,
	combout => \cpu|E_st_data[30]~10_combout\);

-- Location: LCCOMB_X25_Y23_N22
\cpu|E_st_data[30]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(30),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[30]~10_combout\,
	datad => \cpu|av_ld_data_aligned_or_div\(30),
	combout => \cpu|E_st_data[30]~11_combout\);

-- Location: LCCOMB_X21_Y23_N20
\cpu|E_st_data[30]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|M_shift_rot_result\(14),
	datac => \cpu|M_shift_rot_result\(6),
	datad => \cpu|E_iw\(3),
	combout => \cpu|E_st_data[30]~12_combout\);

-- Location: LCCOMB_X25_Y23_N16
\cpu|E_st_data[30]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[30]~12_combout\,
	datad => \cpu|M_shift_rot_result\(30),
	combout => \cpu|E_st_data[30]~13_combout\);

-- Location: LCCOMB_X25_Y23_N24
\cpu|M_st_data[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[30]~11_combout\,
	datab => \cpu|E_st_data[30]~13_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[30]~23_combout\);

-- Location: LCCOMB_X21_Y23_N0
\cpu|E_src2_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu|W_wr_data\(14),
	combout => \cpu|E_src2_prelim[14]~15_combout\);

-- Location: FF_X21_Y23_N1
\cpu|E_src2_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[14]~15_combout\,
	asdata => \cpu|M_wr_data_unfiltered[14]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(14));

-- Location: LCCOMB_X21_Y23_N6
\cpu|E_st_data[30]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|E_iw\(3),
	datac => \cpu|E_src2_prelim\(6),
	datad => \cpu|E_src2_prelim\(14),
	combout => \cpu|E_st_data[30]~14_combout\);

-- Location: LCCOMB_X25_Y23_N10
\cpu|E_st_data[30]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[30]~14_combout\,
	datac => \cpu|E_src2_prelim\(30),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[30]~15_combout\);

-- Location: FF_X25_Y23_N25
\cpu|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[30]~23_combout\,
	asdata => \cpu|E_st_data[30]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(30));

-- Location: LCCOMB_X25_Y23_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\ = (\cpu|M_st_data\(30) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(30),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M9K_X22_Y12_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\ = (\onchip_mem|the_altsyncram|auto_generated|q_a\(30) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(30) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(30),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\);

-- Location: LCCOMB_X25_Y24_N4
\mm_interconnect_0|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \cpu|M_st_data\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\);

-- Location: FF_X25_Y24_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X30_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[29]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(29),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[29]~12_combout\);

-- Location: LCCOMB_X32_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(33),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X32_Y28_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X31_Y28_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\ = (\cpu|M_st_data\(30) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(30),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\);

-- Location: FF_X31_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X31_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[30]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(30),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(30),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\);

-- Location: LCCOMB_X25_Y18_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(31),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\);

-- Location: FF_X25_Y18_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X29_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[31]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(31),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(31),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[31]~14_combout\);

-- Location: LCCOMB_X27_Y27_N0
\mm_interconnect_0|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(35) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_mem_byte_en\(3),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(35));

-- Location: FF_X27_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X27_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[3]~1_combout\);

-- Location: M9K_X33_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"33989561210ADD102C29B300213223A408F8518F03C647C9B484D03D0CC8CA45D0B9C41C788BCCACA24AB05207718F4C4FB71B45D2C81639C22611585416D26C",
	mem_init1 => X"8592E42271E112694D3BDB2AB5A0105ACA6DA4C0AD16A068B8423DBB804700D12DDAC71284C702E470B432085A82D6A8A442F09E921A28CB2786718C1EA8051555E2B68A5DE639060A0F2A1578E5308B1F2AC52025D2095E573813444261BA88D2F13A0708877729B8FAFF0197C447D4E2AC325F4622C3EC902809B0C13A8599E517A2B9FA813C9117E250E1B492773E1F1B0D24E34110917B01DEE0815A61E8D53E0F0CE73793609A507A119680F75BF9C61E6AA39521E023E40CB62BB3032927E0A1D8092A945C8D23A2381A2216975186D268FCF8635F2C190AC7E001C4E150AD4EAAF31BAC5CDB471C40499159186C2B6D3E5208D62BB9D4A7570145ACF4",
	mem_init0 => X"1251B01D4E38892AC40140041A29269044F2B0D4561D1C3F46CBA7286DFAF9689E98AA95D3B5B69211834EC1B74B99B42F5F384862B5B0D134AA143C170A30608D26CA5224DBAD56C118FA4E2FB40C0863E911F05F6C0B43C426AAADE6CF0C3E96C262E9D5144A701C53C6938209C82D3F1D0E8F54C1C98059558B8BE4A029207027398D836F3211B58C6610A198CB433851F2401AA84D66A2B9EDDA89293052C613238C0659443FC3C7527899629C3E98C94407DA689CA25386118043C9ACA422242F176F812A29D0593CAD0B2EB1A961E6F568AE16C6D7A8B888243202D067B3BB8CE6D41D9CCC68845BD4D4D6401BC72CE04131209A7C8884A85652950EF1",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X27_Y28_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(30));

-- Location: LCCOMB_X27_Y25_N12
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(30),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\);

-- Location: FF_X27_Y25_N13
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X27_Y25_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~71_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\) # ((!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~22_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~71_combout\);

-- Location: FF_X27_Y25_N3
\cpu|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[30]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(30));

-- Location: LCCOMB_X26_Y25_N12
\cpu|av_ld_byte3_data[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(30),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte3_data[6]~1_combout\);

-- Location: FF_X26_Y25_N13
\cpu|av_ld_data_aligned_or_div[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[6]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X25_Y23_N0
\cpu|M_wr_data_unfiltered[30]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|M_alu_result\(30),
	datad => \cpu|av_ld_data_aligned_or_div\(30),
	combout => \cpu|M_wr_data_unfiltered[30]~35_combout\);

-- Location: LCCOMB_X25_Y23_N18
\cpu|M_wr_data_unfiltered[30]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(30),
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_wr_data_unfiltered[30]~35_combout\,
	combout => \cpu|M_wr_data_unfiltered[30]~36_combout\);

-- Location: LCCOMB_X23_Y20_N24
\cpu|E_src1_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datad => \cpu|W_wr_data\(29),
	combout => \cpu|E_src1_prelim[29]~29_combout\);

-- Location: FF_X23_Y20_N25
\cpu|E_src1_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[29]~29_combout\,
	asdata => \cpu|M_wr_data_unfiltered[29]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(29));

-- Location: LCCOMB_X23_Y21_N24
\cpu|E_src1[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(29),
	datac => \cpu|M_wr_data_unfiltered[29]~38_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[29]~20_combout\);

-- Location: LCCOMB_X26_Y19_N26
\cpu|E_arith_src2[29]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_arith_src2[29]~20_combout\,
	datad => \cpu|E_src2_imm\(29),
	combout => \cpu|E_arith_src2[29]~21_combout\);

-- Location: LCCOMB_X25_Y19_N22
\cpu|E_alu_result[29]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_src1[29]~20_combout\,
	datad => \cpu|E_arith_src2[29]~21_combout\,
	combout => \cpu|E_alu_result[29]~47_combout\);

-- Location: LCCOMB_X25_Y24_N22
\cpu|E_alu_result[29]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[30]~60_combout\,
	datab => \cpu|E_alu_result[29]~47_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[29]~48_combout\);

-- Location: FF_X25_Y24_N23
\cpu|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[29]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(29));

-- Location: LCCOMB_X26_Y25_N30
\cpu|av_ld_byte3_data[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(29),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte3_data[5]~2_combout\);

-- Location: FF_X26_Y25_N31
\cpu|av_ld_data_aligned_or_div[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[5]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(29));

-- Location: LCCOMB_X25_Y24_N16
\cpu|M_wr_data_unfiltered[29]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(29),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(29),
	combout => \cpu|M_wr_data_unfiltered[29]~37_combout\);

-- Location: LCCOMB_X23_Y21_N12
\cpu|M_wr_data_unfiltered[29]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[29]~37_combout\,
	datab => \cpu|M_shift_rot_result\(29),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[29]~38_combout\);

-- Location: LCCOMB_X21_Y18_N24
\cpu|E_src1_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(28),
	combout => \cpu|E_src1_prelim[28]~28_combout\);

-- Location: FF_X21_Y18_N25
\cpu|E_src1_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[28]~28_combout\,
	asdata => \cpu|M_wr_data_unfiltered[28]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(28));

-- Location: LCCOMB_X21_Y18_N22
\cpu|E_src1[28]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[28]~40_combout\,
	datad => \cpu|E_src1_prelim\(28),
	combout => \cpu|E_src1[28]~21_combout\);

-- Location: LCCOMB_X26_Y19_N28
\cpu|E_arith_src2[28]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_arith_src2[28]~22_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(28),
	combout => \cpu|E_arith_src2[28]~23_combout\);

-- Location: LCCOMB_X25_Y19_N24
\cpu|E_alu_result[28]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[28]~21_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_arith_src2[28]~23_combout\,
	combout => \cpu|E_alu_result[28]~49_combout\);

-- Location: LCCOMB_X27_Y20_N22
\cpu|E_alu_result[28]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[29]~58_combout\,
	datab => \cpu|E_alu_result[28]~49_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[28]~50_combout\);

-- Location: FF_X27_Y20_N23
\cpu|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[28]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(28));

-- Location: LCCOMB_X21_Y24_N10
\cpu|M_wr_data_unfiltered[28]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(28),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(28),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[28]~39_combout\);

-- Location: LCCOMB_X21_Y24_N28
\cpu|M_wr_data_unfiltered[28]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[28]~39_combout\,
	datab => \cpu|M_shift_rot_result\(28),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[28]~40_combout\);

-- Location: LCCOMB_X23_Y20_N10
\cpu|E_src1_prelim[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \cpu|W_wr_data\(25),
	combout => \cpu|E_src1_prelim[25]~25_combout\);

-- Location: FF_X23_Y20_N11
\cpu|E_src1_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[25]~25_combout\,
	asdata => \cpu|M_wr_data_unfiltered[25]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(25));

-- Location: LCCOMB_X23_Y20_N20
\cpu|E_src1[25]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(25),
	datac => \cpu|M_wr_data_unfiltered[25]~46_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[25]~24_combout\);

-- Location: LCCOMB_X24_Y23_N22
\cpu|E_arith_src2[25]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_arith_src2[25]~28_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(25),
	combout => \cpu|E_arith_src2[25]~29_combout\);

-- Location: LCCOMB_X25_Y19_N28
\cpu|E_alu_result[25]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[25]~24_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_arith_src2[25]~29_combout\,
	combout => \cpu|E_alu_result[25]~55_combout\);

-- Location: LCCOMB_X25_Y22_N20
\cpu|E_alu_result[25]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datab => \cpu|E_alu_result~0_combout\,
	datac => \cpu|E_alu_result[25]~55_combout\,
	datad => \cpu|Add8|auto_generated|result_int[26]~52_combout\,
	combout => \cpu|E_alu_result[25]~56_combout\);

-- Location: FF_X25_Y22_N21
\cpu|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[25]~56_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(25));

-- Location: LCCOMB_X26_Y25_N14
\cpu|av_ld_byte3_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(25),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte3_data[1]~6_combout\);

-- Location: FF_X26_Y25_N15
\cpu|av_ld_data_aligned_or_div[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(25));

-- Location: LCCOMB_X25_Y22_N6
\cpu|M_wr_data_unfiltered[25]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_alu_result\(25),
	datac => \cpu|av_ld_data_aligned_or_div\(25),
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|M_wr_data_unfiltered[25]~45_combout\);

-- Location: LCCOMB_X24_Y23_N8
\cpu|M_wr_data_unfiltered[25]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_shift_rot_result\(25),
	datad => \cpu|M_wr_data_unfiltered[25]~45_combout\,
	combout => \cpu|M_wr_data_unfiltered[25]~46_combout\);

-- Location: LCCOMB_X21_Y19_N20
\cpu|E_src2_prelim[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \cpu|W_wr_data\(24),
	combout => \cpu|E_src2_prelim[24]~24_combout\);

-- Location: FF_X21_Y19_N21
\cpu|E_src2_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[24]~24_combout\,
	asdata => \cpu|M_wr_data_unfiltered[24]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(24));

-- Location: LCCOMB_X21_Y19_N10
\cpu|E_arith_src2[24]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|M_wr_data_unfiltered[24]~48_combout\,
	datad => \cpu|E_src2_prelim\(24),
	combout => \cpu|E_arith_src2[24]~30_combout\);

-- Location: LCCOMB_X21_Y19_N14
\cpu|Add8|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|E_src2_imm\(24),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_arith_src2[24]~30_combout\,
	combout => \cpu|Add8|auto_generated|_~24_combout\);

-- Location: LCCOMB_X21_Y19_N12
\cpu|E_arith_src2[24]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[24]~30_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(24),
	combout => \cpu|E_arith_src2[24]~31_combout\);

-- Location: LCCOMB_X25_Y19_N30
\cpu|E_alu_result[24]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[24]~31_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_src1[24]~25_combout\,
	combout => \cpu|E_alu_result[24]~57_combout\);

-- Location: LCCOMB_X26_Y22_N16
\cpu|E_alu_result[24]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[25]~50_combout\,
	datab => \cpu|E_alu_result[24]~57_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[24]~58_combout\);

-- Location: FF_X26_Y22_N17
\cpu|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[24]~58_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(24));

-- Location: LCCOMB_X26_Y22_N2
\cpu|M_wr_data_unfiltered[24]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(24),
	datab => \cpu|M_alu_result\(24),
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[24]~47_combout\);

-- Location: LCCOMB_X26_Y22_N20
\cpu|M_wr_data_unfiltered[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(24),
	datab => \cpu|M_wr_data_unfiltered[24]~47_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[24]~48_combout\);

-- Location: LCCOMB_X21_Y22_N24
\cpu|E_src2_prelim[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \cpu|W_wr_data\(23),
	combout => \cpu|E_src2_prelim[23]~23_combout\);

-- Location: FF_X21_Y22_N25
\cpu|E_src2_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[23]~23_combout\,
	asdata => \cpu|M_wr_data_unfiltered[23]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(23));

-- Location: LCCOMB_X26_Y24_N0
\cpu|M_st_data[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[23]~50_combout\,
	datab => \cpu|E_src2_prelim\(23),
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|M_st_data[23]~1_combout\);

-- Location: FF_X26_Y24_N1
\cpu|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[23]~1_combout\,
	asdata => \cpu|M_st_data[15]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(23));

-- Location: LCCOMB_X26_Y24_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(23),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: M9K_X22_Y24_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(23)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(23),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17_combout\);

-- Location: LCCOMB_X27_Y25_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~70_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17_combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~17_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~70_combout\);

-- Location: FF_X27_Y25_N9
\cpu|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[23]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(23));

-- Location: LCCOMB_X26_Y25_N10
\cpu|av_ld_byte2_data[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(23),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte2_data[7]~1_combout\);

-- Location: FF_X26_Y25_N11
\cpu|av_ld_data_aligned_or_div[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[7]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(23));

-- Location: LCCOMB_X26_Y24_N26
\cpu|E_arith_src2[23]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data[23]~1_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(23),
	combout => \cpu|E_arith_src2[23]~32_combout\);

-- Location: LCCOMB_X26_Y24_N30
\cpu|E_alu_result[23]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[23]~26_combout\,
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_arith_src2[23]~32_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[23]~59_combout\);

-- Location: LCCOMB_X26_Y24_N12
\cpu|E_alu_result[23]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[23]~59_combout\,
	datab => \cpu|Add8|auto_generated|result_int[24]~48_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[23]~60_combout\);

-- Location: FF_X26_Y24_N13
\cpu|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[23]~60_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(23));

-- Location: LCCOMB_X26_Y24_N22
\cpu|M_wr_data_unfiltered[23]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|av_ld_data_aligned_or_div\(23),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_alu_result\(23),
	combout => \cpu|M_wr_data_unfiltered[23]~49_combout\);

-- Location: LCCOMB_X26_Y24_N16
\cpu|M_wr_data_unfiltered[23]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[23]~49_combout\,
	datac => \cpu|M_shift_rot_result\(23),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[23]~50_combout\);

-- Location: FF_X23_Y18_N19
\cpu|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[21]~67_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(21));

-- Location: LCCOMB_X21_Y18_N16
\cpu|E_src1_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(21),
	combout => \cpu|E_src1_prelim[21]~21_combout\);

-- Location: FF_X21_Y18_N17
\cpu|E_src1_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[21]~21_combout\,
	asdata => \cpu|M_wr_data_unfiltered[21]~67_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(21));

-- Location: LCCOMB_X23_Y18_N26
\cpu|E_src1[21]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[21]~53_combout\,
	datab => \cpu|E_src1_prelim\(21),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[21]~54_combout\,
	combout => \cpu|E_src1[21]~28_combout\);

-- Location: LCCOMB_X24_Y18_N20
\cpu|E_alu_result[21]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_arith_src2[21]~34_combout\,
	datac => \cpu|E_src1[21]~28_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[21]~63_combout\);

-- Location: LCCOMB_X27_Y18_N6
\cpu|E_alu_result[21]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~0_combout\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_alu_result[21]~63_combout\,
	datad => \cpu|Add8|auto_generated|result_int[22]~44_combout\,
	combout => \cpu|E_alu_result[21]~64_combout\);

-- Location: FF_X27_Y18_N7
\cpu|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[21]~64_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(21));

-- Location: LCCOMB_X26_Y25_N6
\cpu|av_ld_byte2_data[5]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(21),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte2_data[5]~3_combout\);

-- Location: FF_X26_Y25_N7
\cpu|av_ld_data_aligned_or_div[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[5]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(21));

-- Location: LCCOMB_X27_Y18_N26
\cpu|M_wr_data_unfiltered[21]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(21),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(21),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[21]~54_combout\);

-- Location: LCCOMB_X23_Y18_N18
\cpu|M_wr_data_unfiltered[21]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(21),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_wr_data_unfiltered[21]~54_combout\,
	combout => \cpu|M_wr_data_unfiltered[21]~67_combout\);

-- Location: LCCOMB_X21_Y19_N6
\cpu|E_src2_prelim[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \cpu|W_wr_data\(20),
	combout => \cpu|E_src2_prelim[20]~20_combout\);

-- Location: FF_X21_Y19_N7
\cpu|E_src2_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[20]~20_combout\,
	asdata => \cpu|M_wr_data_unfiltered[20]~68_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(20));

-- Location: LCCOMB_X23_Y19_N28
\cpu|E_stw_data[20]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(20),
	datab => \cpu|M_wr_data_unfiltered[20]~56_combout\,
	datac => \cpu|M_wr_data_unfiltered[20]~55_combout\,
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|E_stw_data[20]~4_combout\);

-- Location: LCCOMB_X23_Y19_N6
\cpu|E_arith_src2[20]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_stw_data[20]~4_combout\,
	datac => \cpu|E_src2_imm\(20),
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[20]~35_combout\);

-- Location: LCCOMB_X23_Y19_N22
\cpu|E_alu_result[20]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[20]~35_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_src1[20]~29_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[20]~65_combout\);

-- Location: LCCOMB_X23_Y19_N24
\cpu|E_alu_result[20]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[20]~65_combout\,
	datab => \cpu|E_alu_result~0_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|Add8|auto_generated|result_int[21]~42_combout\,
	combout => \cpu|E_alu_result[20]~66_combout\);

-- Location: FF_X23_Y19_N25
\cpu|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[20]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(20));

-- Location: LCCOMB_X23_Y19_N18
\cpu|M_wr_data_unfiltered[20]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(20),
	datab => \cpu|M_alu_result\(20),
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[20]~56_combout\);

-- Location: LCCOMB_X23_Y19_N12
\cpu|M_wr_data_unfiltered[20]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[20]~56_combout\,
	datac => \cpu|M_shift_rot_result\(20),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[20]~68_combout\);

-- Location: LCCOMB_X23_Y22_N4
\cpu|E_src2_prelim[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|W_wr_data\(19),
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \cpu|E_src2_prelim[19]~19_combout\);

-- Location: FF_X23_Y22_N5
\cpu|E_src2_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[19]~19_combout\,
	asdata => \cpu|M_wr_data_unfiltered[19]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(19));

-- Location: LCCOMB_X24_Y24_N26
\cpu|E_stw_data[19]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(19),
	datab => \cpu|M_wr_data_unfiltered[19]~57_combout\,
	datac => \cpu|M_wr_data_unfiltered[19]~58_combout\,
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|E_stw_data[19]~5_combout\);

-- Location: LCCOMB_X24_Y24_N20
\cpu|E_arith_src2[19]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_stw_data[19]~5_combout\,
	datad => \cpu|E_src2_imm\(19),
	combout => \cpu|E_arith_src2[19]~36_combout\);

-- Location: LCCOMB_X24_Y24_N4
\cpu|E_alu_result[19]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_arith_src2[19]~36_combout\,
	datac => \cpu|E_src1[19]~30_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[19]~67_combout\);

-- Location: LCCOMB_X24_Y24_N6
\cpu|E_alu_result[19]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datab => \cpu|E_alu_result~0_combout\,
	datac => \cpu|E_alu_result[19]~67_combout\,
	datad => \cpu|Add8|auto_generated|result_int[20]~40_combout\,
	combout => \cpu|E_alu_result[19]~68_combout\);

-- Location: FF_X24_Y24_N7
\cpu|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[19]~68_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(19));

-- Location: LCCOMB_X24_Y24_N12
\cpu|av_ld_byte2_data[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(19),
	datab => \cpu|av_sign_bit~2_combout\,
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte2_data[3]~5_combout\);

-- Location: FF_X24_Y24_N13
\cpu|av_ld_data_aligned_or_div[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(19));

-- Location: LCCOMB_X24_Y24_N8
\cpu|M_wr_data_unfiltered[19]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(19),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(19),
	combout => \cpu|M_wr_data_unfiltered[19]~58_combout\);

-- Location: LCCOMB_X24_Y24_N10
\cpu|M_wr_data_unfiltered[19]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_shift_rot_result\(19),
	datad => \cpu|M_wr_data_unfiltered[19]~58_combout\,
	combout => \cpu|M_wr_data_unfiltered[19]~69_combout\);

-- Location: LCCOMB_X23_Y21_N16
\cpu|E_src2_prelim[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(18),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \cpu|E_src2_prelim[18]~18_combout\);

-- Location: FF_X23_Y21_N17
\cpu|E_src2_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[18]~18_combout\,
	asdata => \cpu|M_wr_data_unfiltered[18]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(18));

-- Location: LCCOMB_X24_Y18_N16
\cpu|E_stw_data[18]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(18),
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[18]~60_combout\,
	datad => \cpu|M_wr_data_unfiltered[18]~59_combout\,
	combout => \cpu|E_stw_data[18]~6_combout\);

-- Location: LCCOMB_X24_Y18_N8
\cpu|Add8|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(18),
	datab => \cpu|E_stw_data[18]~6_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_ctrl_alu_subtract~q\,
	combout => \cpu|Add8|auto_generated|_~30_combout\);

-- Location: LCCOMB_X24_Y18_N10
\cpu|E_arith_src2[18]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_imm\(18),
	datab => \cpu|E_stw_data[18]~6_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[18]~37_combout\);

-- Location: LCCOMB_X24_Y18_N24
\cpu|E_alu_result[18]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[18]~37_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_src1[18]~31_combout\,
	combout => \cpu|E_alu_result[18]~69_combout\);

-- Location: LCCOMB_X24_Y18_N12
\cpu|E_alu_result[18]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~0_combout\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|Add8|auto_generated|result_int[19]~38_combout\,
	datad => \cpu|E_alu_result[18]~69_combout\,
	combout => \cpu|E_alu_result[18]~70_combout\);

-- Location: FF_X24_Y18_N13
\cpu|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[18]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(18));

-- Location: LCCOMB_X28_Y26_N10
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: FF_X28_Y26_N11
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X29_Y26_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62_combout\);

-- Location: LCCOMB_X29_Y26_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X29_Y26_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~63_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~62_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(18),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~63_combout\);

-- Location: FF_X29_Y26_N31
\cpu|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[18]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(18));

-- Location: LCCOMB_X26_Y25_N2
\cpu|av_ld_byte2_data[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_iw\(4),
	datab => \cpu|d_readdata_d1\(18),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte2_data[2]~6_combout\);

-- Location: FF_X26_Y25_N3
\cpu|av_ld_data_aligned_or_div[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(18));

-- Location: LCCOMB_X24_Y18_N30
\cpu|M_wr_data_unfiltered[18]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(18),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(18),
	combout => \cpu|M_wr_data_unfiltered[18]~60_combout\);

-- Location: LCCOMB_X24_Y18_N22
\cpu|M_wr_data_unfiltered[18]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(18),
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|M_wr_data_unfiltered[18]~60_combout\,
	combout => \cpu|M_wr_data_unfiltered[18]~70_combout\);

-- Location: LCCOMB_X23_Y21_N26
\cpu|E_src2_prelim[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \cpu|W_wr_data\(17),
	combout => \cpu|E_src2_prelim[17]~17_combout\);

-- Location: FF_X23_Y21_N27
\cpu|E_src2_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[17]~17_combout\,
	asdata => \cpu|M_wr_data_unfiltered[17]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(17));

-- Location: LCCOMB_X23_Y21_N10
\cpu|E_stw_data[17]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[17]~62_combout\,
	datab => \cpu|M_wr_data_unfiltered[17]~61_combout\,
	datac => \cpu|E_src2_prelim\(17),
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|E_stw_data[17]~7_combout\);

-- Location: FF_X26_Y26_N27
\cpu|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[17]~feeder_combout\,
	asdata => \cpu|E_stw_data[17]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(17));

-- Location: LCCOMB_X26_Y26_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\ = (\cpu|M_st_data\(17) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(17),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: M9K_X22_Y25_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y25_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) # 
-- ((\onchip_mem|the_altsyncram|auto_generated|q_a\(17) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\onchip_mem|the_altsyncram|auto_generated|q_a\(17) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(17),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67_combout\);

-- Location: LCCOMB_X28_Y25_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~75_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67_combout\) # ((!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~67_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~75_combout\);

-- Location: FF_X28_Y25_N17
\cpu|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[17]~75_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(17));

-- Location: LCCOMB_X26_Y25_N4
\cpu|av_ld_byte2_data[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_ld_signed~q\,
	datab => \cpu|M_iw\(4),
	datac => \cpu|av_sign_bit~2_combout\,
	datad => \cpu|d_readdata_d1\(17),
	combout => \cpu|av_ld_byte2_data[1]~7_combout\);

-- Location: FF_X26_Y25_N5
\cpu|av_ld_data_aligned_or_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X24_Y18_N6
\cpu|E_arith_src2[17]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_stw_data[17]~7_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(17),
	combout => \cpu|E_arith_src2[17]~38_combout\);

-- Location: LCCOMB_X24_Y18_N26
\cpu|E_alu_result[17]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[17]~38_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_src1[17]~32_combout\,
	combout => \cpu|E_alu_result[17]~71_combout\);

-- Location: LCCOMB_X27_Y18_N0
\cpu|E_alu_result[17]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~0_combout\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_alu_result[17]~71_combout\,
	datad => \cpu|Add8|auto_generated|result_int[18]~36_combout\,
	combout => \cpu|E_alu_result[17]~72_combout\);

-- Location: FF_X27_Y18_N1
\cpu|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[17]~72_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(17));

-- Location: LCCOMB_X27_Y18_N20
\cpu|M_wr_data_unfiltered[17]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(17),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_alu_result\(17),
	combout => \cpu|M_wr_data_unfiltered[17]~62_combout\);

-- Location: LCCOMB_X23_Y21_N30
\cpu|M_wr_data_unfiltered[17]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[17]~62_combout\,
	datab => \cpu|M_shift_rot_result\(17),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[17]~71_combout\);

-- Location: LCCOMB_X24_Y23_N0
\cpu|E_src2_prelim[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(16),
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \cpu|D_src2_hazard_W~combout\,
	combout => \cpu|E_src2_prelim[16]~0_combout\);

-- Location: FF_X24_Y23_N1
\cpu|E_src2_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[16]~0_combout\,
	asdata => \cpu|M_wr_data_unfiltered[16]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(16));

-- Location: LCCOMB_X24_Y23_N10
\cpu|E_stw_data[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[16]~1_combout\,
	datab => \cpu|M_wr_data_unfiltered[16]~0_combout\,
	datac => \cpu|E_src2_prelim\(16),
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|E_stw_data[16]~0_combout\);

-- Location: FF_X26_Y26_N25
\cpu|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[16]~feeder_combout\,
	asdata => \cpu|E_stw_data[16]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(16));

-- Location: LCCOMB_X26_Y26_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(16),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: M9K_X33_Y14_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X28_Y26_N7
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X29_Y25_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12_combout\);

-- Location: LCCOMB_X28_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(16),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: FF_X28_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X32_Y24_N2
\mm_interconnect_0|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(45) = (\cpu|ic_fill_line\(4) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\cpu|M_alu_result\(9) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))))) # (!\cpu|ic_fill_line\(4) & 
-- (((\cpu|M_alu_result\(9) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(4),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \cpu|M_alu_result\(9),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(45));

-- Location: FF_X32_Y24_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X31_Y25_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(7),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(6),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(16),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X28_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[16]~feeder_combout\);

-- Location: FF_X28_Y27_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(16));

-- Location: FF_X29_Y25_N1
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X29_Y25_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X29_Y25_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~13_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(16) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(16),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~12_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~13_combout\);

-- Location: FF_X29_Y25_N17
\cpu|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[16]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(16));

-- Location: LCCOMB_X26_Y25_N16
\cpu|av_ld_byte2_data[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_ld_signed~q\,
	datab => \cpu|M_iw\(4),
	datac => \cpu|d_readdata_d1\(16),
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte2_data[0]~0_combout\);

-- Location: FF_X26_Y25_N17
\cpu|av_ld_data_aligned_or_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X24_Y23_N28
\cpu|E_arith_src2[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_imm\(16),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_stw_data[16]~0_combout\,
	combout => \cpu|E_arith_src2[16]~0_combout\);

-- Location: LCCOMB_X27_Y23_N12
\cpu|E_wrctl_data_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[16]~0_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_arith_src2[16]~0_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_wrctl_data_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X27_Y23_N6
\cpu|E_wrctl_data_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_wrctl_data_ienable_reg_irq16~0_combout\,
	combout => \cpu|E_wrctl_data_ienable_reg_irq16~1_combout\);

-- Location: FF_X30_Y21_N5
\cpu|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(14));

-- Location: LCCOMB_X30_Y21_N4
\cpu|F_pc_nxt[14]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[14]~28_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(14),
	datad => \cpu|F_pc[10]~0_combout\,
	combout => \cpu|F_pc_nxt[14]~0_combout\);

-- Location: LCCOMB_X30_Y21_N12
\cpu|E_pc[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(14),
	combout => \cpu|E_pc[14]~feeder_combout\);

-- Location: FF_X30_Y21_N13
\cpu|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[14]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(14));

-- Location: LCCOMB_X27_Y23_N22
\cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_crst~0_combout\,
	combout => \cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X27_Y23_N23
\cpu|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_crst~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_crst~q\);

-- Location: LCCOMB_X29_Y20_N26
\cpu|M_pipe_flush_waddr_nxt[14]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(14),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[14]~0_combout\);

-- Location: FF_X30_Y21_N15
\cpu|E_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(20));

-- Location: LCCOMB_X30_Y21_N14
\cpu|M_pipe_flush_waddr_nxt[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[14]~0_combout\,
	datac => \cpu|E_iw\(20),
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[14]~1_combout\);

-- Location: LCCOMB_X30_Y21_N0
\cpu|M_pipe_flush_waddr_nxt[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|E_pc\(14),
	datac => \cpu|E_src1[16]~0_combout\,
	datad => \cpu|M_pipe_flush_waddr_nxt[14]~1_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[14]~2_combout\);

-- Location: FF_X30_Y21_N1
\cpu|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[14]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(14));

-- Location: LCCOMB_X30_Y21_N8
\cpu|F_pc_nxt[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~10_combout\,
	datab => \cpu|F_pc_nxt[14]~0_combout\,
	datac => \cpu|F_pc[10]~0_combout\,
	datad => \cpu|M_pipe_flush_waddr\(14),
	combout => \cpu|F_pc_nxt[14]~1_combout\);

-- Location: FF_X30_Y21_N9
\cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_nxt[14]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(14));

-- Location: LCCOMB_X30_Y22_N26
\cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(12),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[11]~23\,
	combout => \cpu|F_pc_plus_one[12]~24_combout\,
	cout => \cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X30_Y22_N28
\cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(13),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[12]~25\,
	combout => \cpu|F_pc_plus_one[13]~26_combout\,
	cout => \cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X30_Y22_N29
\cpu|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(13));

-- Location: FF_X30_Y22_N25
\cpu|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(11));

-- Location: LCCOMB_X30_Y22_N20
\cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(9),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[8]~17\,
	combout => \cpu|F_pc_plus_one[9]~18_combout\,
	cout => \cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X30_Y22_N22
\cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(10),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[9]~19\,
	combout => \cpu|F_pc_plus_one[10]~20_combout\,
	cout => \cpu|F_pc_plus_one[10]~21\);

-- Location: FF_X30_Y22_N23
\cpu|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(10));

-- Location: LCCOMB_X31_Y22_N16
\cpu|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[8]~16_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[7]~26\,
	combout => \cpu|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \cpu|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X31_Y22_N18
\cpu|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \cpu|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[8]~28\,
	combout => \cpu|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \cpu|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X31_Y22_N20
\cpu|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|D_br_taken_waddr_partial[9]~30\,
	combout => \cpu|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: FF_X31_Y22_N21
\cpu|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X29_Y22_N4
\cpu|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \cpu|Add1~1_cout\);

-- Location: LCCOMB_X29_Y22_N6
\cpu|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(18),
	datab => \cpu|D_pc_plus_one\(10),
	datad => VCC,
	cin => \cpu|Add1~1_cout\,
	combout => \cpu|Add1~2_combout\,
	cout => \cpu|Add1~3\);

-- Location: LCCOMB_X29_Y22_N8
\cpu|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(19),
	datab => \cpu|D_pc_plus_one\(11),
	datad => VCC,
	cin => \cpu|Add1~3\,
	combout => \cpu|Add1~4_combout\,
	cout => \cpu|Add1~5\);

-- Location: LCCOMB_X29_Y22_N10
\cpu|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(20),
	datab => \cpu|D_pc_plus_one\(12),
	datad => VCC,
	cin => \cpu|Add1~5\,
	combout => \cpu|Add1~6_combout\,
	cout => \cpu|Add1~7\);

-- Location: LCCOMB_X29_Y22_N12
\cpu|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|D_pc_plus_one\(13),
	datad => VCC,
	cin => \cpu|Add1~7\,
	combout => \cpu|Add1~8_combout\,
	cout => \cpu|Add1~9\);

-- Location: FF_X30_Y20_N11
\cpu|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(13));

-- Location: LCCOMB_X30_Y20_N10
\cpu|F_pc_nxt[13]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[13]~26_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(13),
	datad => \cpu|F_pc[10]~0_combout\,
	combout => \cpu|F_pc_nxt[13]~8_combout\);

-- Location: LCCOMB_X29_Y22_N18
\cpu|D_extra_pc[13]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~8_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \cpu|D_pc_plus_one\(13),
	combout => \cpu|D_extra_pc[13]~1_combout\);

-- Location: FF_X29_Y22_N19
\cpu|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[13]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(13));

-- Location: LCCOMB_X29_Y20_N10
\cpu|M_pipe_flush_waddr_nxt[13]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(13),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[13]~42_combout\);

-- Location: FF_X29_Y20_N1
\cpu|E_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(19));

-- Location: FF_X26_Y22_N31
\cpu|E_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_a_not_src~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X29_Y20_N0
\cpu|M_pipe_flush_waddr_nxt[13]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr_nxt[13]~42_combout\,
	datab => \cpu|E_ctrl_jmp_indirect~q\,
	datac => \cpu|E_iw\(19),
	datad => \cpu|E_ctrl_jmp_direct~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[13]~43_combout\);

-- Location: LCCOMB_X29_Y20_N28
\cpu|M_pipe_flush_waddr_nxt[13]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_pipe_flush_waddr_nxt[13]~43_combout\,
	datac => \cpu|E_src1[15]~1_combout\,
	datad => \cpu|E_ctrl_jmp_indirect~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[13]~44_combout\);

-- Location: LCCOMB_X30_Y20_N28
\cpu|E_pc[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(13),
	combout => \cpu|E_pc[13]~feeder_combout\);

-- Location: FF_X30_Y20_N29
\cpu|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[13]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(13));

-- Location: LCCOMB_X30_Y20_N0
\cpu|M_pipe_flush_waddr_nxt[13]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_hbreak_req~combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[13]~44_combout\,
	datad => \cpu|E_pc\(13),
	combout => \cpu|M_pipe_flush_waddr_nxt[13]~45_combout\);

-- Location: FF_X30_Y20_N1
\cpu|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[13]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X30_Y20_N26
\cpu|F_pc_nxt[13]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~8_combout\,
	datab => \cpu|F_pc_nxt[13]~8_combout\,
	datac => \cpu|F_pc[10]~0_combout\,
	datad => \cpu|M_pipe_flush_waddr\(13),
	combout => \cpu|F_pc_nxt[13]~9_combout\);

-- Location: FF_X30_Y20_N27
\cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_nxt[13]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(13));

-- Location: LCCOMB_X30_Y22_N30
\cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|F_pc\(14),
	cin => \cpu|F_pc_plus_one[13]~27\,
	combout => \cpu|F_pc_plus_one[14]~28_combout\);

-- Location: FF_X30_Y22_N31
\cpu|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(14));

-- Location: LCCOMB_X29_Y22_N14
\cpu|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(21),
	datad => \cpu|D_pc_plus_one\(14),
	cin => \cpu|Add1~9\,
	combout => \cpu|Add1~10_combout\);

-- Location: LCCOMB_X29_Y22_N0
\cpu|D_extra_pc[14]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|Add1~10_combout\,
	datad => \cpu|D_pc_plus_one\(14),
	combout => \cpu|D_extra_pc[14]~0_combout\);

-- Location: FF_X29_Y22_N1
\cpu|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[14]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(14));

-- Location: LCCOMB_X27_Y23_N4
\cpu|Equal107~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(15),
	datab => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_ctrl_crst~0_combout\,
	combout => \cpu|Equal107~2_combout\);

-- Location: FF_X27_Y23_N5
\cpu|E_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Equal107~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_wrctl_inst~q\);

-- Location: FF_X28_Y20_N5
\cpu|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(6));

-- Location: FF_X28_Y20_N23
\cpu|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(8));

-- Location: FF_X31_Y20_N19
\cpu|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(7));

-- Location: LCCOMB_X28_Y20_N0
\cpu|M_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_wrctl_inst~q\,
	datab => \cpu|E_iw\(6),
	datac => \cpu|E_iw\(8),
	datad => \cpu|E_iw\(7),
	combout => \cpu|M_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X28_Y21_N8
\cpu|M_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ienable_reg_irq16~0_combout\,
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|M_st_stall~0_combout\,
	datad => \cpu|E_valid~1_combout\,
	combout => \cpu|M_ienable_reg_irq16~1_combout\);

-- Location: FF_X27_Y23_N15
\cpu|M_ienable_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ienable_reg_irq16~q\);

-- Location: LCCOMB_X28_Y23_N28
\cpu|D_control_reg_rddata_muxed[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(8),
	datac => \cpu|D_iw\(6),
	datad => \cpu|D_iw\(7),
	combout => \cpu|D_control_reg_rddata_muxed[16]~0_combout\);

-- Location: LCCOMB_X28_Y26_N22
\jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan0~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X28_Y26_N24
\jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan0~1_combout\ = (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart|LessThan0~0_combout\ & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart|LessThan0~0_combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart|LessThan0~1_combout\);

-- Location: FF_X28_Y26_N25
\jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|LessThan0~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_AE~q\);

-- Location: FF_X25_Y26_N19
\jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X25_Y26_N28
\jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata\(9) = (\jtag_uart|fifo_AE~q\ & \jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|fifo_AE~q\,
	datad => \jtag_uart|ien_AE~q\,
	combout => \jtag_uart|av_readdata\(9));

-- Location: FF_X25_Y26_N13
\jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|ien_AF~q\);

-- Location: LCCOMB_X23_Y26_N2
\jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \jtag_uart|Add0~1\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \jtag_uart|Add0~0_combout\,
	cout => \jtag_uart|Add0~1\);

-- Location: LCCOMB_X23_Y26_N4
\jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~2_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\jtag_uart|Add0~1\) # (GND))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\jtag_uart|Add0~1\))
-- \jtag_uart|Add0~3\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart|Add0~1\,
	combout => \jtag_uart|Add0~2_combout\,
	cout => \jtag_uart|Add0~3\);

-- Location: LCCOMB_X23_Y26_N6
\jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~4_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\jtag_uart|Add0~3\ & VCC)) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart|Add0~3\ $ (GND)))
-- \jtag_uart|Add0~5\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart|Add0~3\,
	combout => \jtag_uart|Add0~4_combout\,
	cout => \jtag_uart|Add0~5\);

-- Location: LCCOMB_X23_Y26_N8
\jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~6_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\jtag_uart|Add0~5\) # (GND))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart|Add0~5\))
-- \jtag_uart|Add0~7\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart|Add0~5\,
	combout => \jtag_uart|Add0~6_combout\,
	cout => \jtag_uart|Add0~7\);

-- Location: LCCOMB_X23_Y26_N10
\jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~8_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\jtag_uart|Add0~7\ & VCC)) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart|Add0~7\ $ (GND)))
-- \jtag_uart|Add0~9\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \jtag_uart|Add0~7\,
	combout => \jtag_uart|Add0~8_combout\,
	cout => \jtag_uart|Add0~9\);

-- Location: LCCOMB_X23_Y26_N12
\jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~10_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart|Add0~9\)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\jtag_uart|Add0~9\ & VCC))
-- \jtag_uart|Add0~11\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \jtag_uart|Add0~9\,
	combout => \jtag_uart|Add0~10_combout\,
	cout => \jtag_uart|Add0~11\);

-- Location: LCCOMB_X23_Y26_N0
\jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan1~0_combout\ = (\jtag_uart|Add0~4_combout\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\jtag_uart|Add0~0_combout\) # (\jtag_uart|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart|Add0~0_combout\,
	datac => \jtag_uart|Add0~2_combout\,
	datad => \jtag_uart|Add0~4_combout\,
	combout => \jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X23_Y26_N14
\jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|Add0~12_combout\ = !\jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart|Add0~11\,
	combout => \jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X23_Y26_N18
\jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan1~1_combout\ = (\jtag_uart|Add0~6_combout\) # (\jtag_uart|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|Add0~6_combout\,
	datad => \jtag_uart|Add0~8_combout\,
	combout => \jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y26_N16
\jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|LessThan1~2_combout\ = (!\jtag_uart|Add0~10_combout\ & (!\jtag_uart|LessThan1~0_combout\ & (\jtag_uart|Add0~12_combout\ & !\jtag_uart|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Add0~10_combout\,
	datab => \jtag_uart|LessThan1~0_combout\,
	datac => \jtag_uart|Add0~12_combout\,
	datad => \jtag_uart|LessThan1~1_combout\,
	combout => \jtag_uart|LessThan1~2_combout\);

-- Location: FF_X23_Y26_N17
\jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|LessThan1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X34_Y26_N18
\jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|pause_irq~0_combout\ = (\jtag_uart|read_0~q\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)))) # (!\jtag_uart|read_0~q\ & 
-- ((\jtag_uart|pause_irq~q\) # ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|read_0~q\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart|pause_irq~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart|pause_irq~0_combout\);

-- Location: FF_X34_Y26_N19
\jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|pause_irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X34_Y26_N28
\jtag_uart|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[8]~0_combout\ = (\jtag_uart|ien_AF~q\ & ((\jtag_uart|fifo_AF~q\) # (\jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|ien_AF~q\,
	datac => \jtag_uart|fifo_AF~q\,
	datad => \jtag_uart|pause_irq~q\,
	combout => \jtag_uart|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X28_Y23_N14
\cpu|M_ipending_reg_irq16_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ienable_reg_irq16~q\,
	datab => \jtag_uart|av_readdata\(9),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(16),
	datad => \jtag_uart|av_readdata[8]~0_combout\,
	combout => \cpu|M_ipending_reg_irq16_nxt~0_combout\);

-- Location: FF_X28_Y23_N15
\cpu|M_ipending_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_ipending_reg_irq16_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ipending_reg_irq16~q\);

-- Location: LCCOMB_X28_Y23_N8
\cpu|D_control_reg_rddata_muxed[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ienable_reg_irq16~q\,
	datab => \cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datac => \cpu|M_ipending_reg_irq16~q\,
	datad => \cpu|D_iw\(8),
	combout => \cpu|D_control_reg_rddata_muxed[16]~1_combout\);

-- Location: FF_X28_Y23_N9
\cpu|E_control_reg_rddata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_control_reg_rddata_muxed[16]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_control_reg_rddata\(16));

-- Location: LCCOMB_X27_Y23_N2
\cpu|E_wrctl_data_ienable_reg_irq16~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_extra_pc\(14),
	datab => \cpu|E_ctrl_rdctl_inst~q\,
	datac => \cpu|E_control_reg_rddata\(16),
	datad => \cpu|E_ctrl_retaddr~q\,
	combout => \cpu|E_wrctl_data_ienable_reg_irq16~2_combout\);

-- Location: LCCOMB_X27_Y23_N14
\cpu|E_wrctl_data_ienable_reg_irq16~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_ienable_reg_irq16~1_combout\,
	datab => \cpu|E_wrctl_data_ienable_reg_irq16~2_combout\,
	datac => \cpu|Add8|auto_generated|result_int[17]~34_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_wrctl_data_ienable_reg_irq16~3_combout\);

-- Location: FF_X27_Y23_N9
\cpu|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(16));

-- Location: LCCOMB_X27_Y23_N8
\cpu|M_wr_data_unfiltered[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(16),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_alu_result\(16),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[16]~1_combout\);

-- Location: LCCOMB_X24_Y23_N26
\cpu|M_wr_data_unfiltered[16]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_shift_rot_result\(16),
	datad => \cpu|M_wr_data_unfiltered[16]~1_combout\,
	combout => \cpu|M_wr_data_unfiltered[16]~63_combout\);

-- Location: LCCOMB_X23_Y19_N16
\cpu|E_src1_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(12),
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \cpu|D_src1_hazard_W~combout\,
	combout => \cpu|E_src1_prelim[12]~13_combout\);

-- Location: FF_X23_Y19_N17
\cpu|E_src1_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[12]~13_combout\,
	asdata => \cpu|M_wr_data_unfiltered[12]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(12));

-- Location: LCCOMB_X23_Y19_N10
\cpu|E_src1[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[12]~9_combout\,
	datad => \cpu|E_src1_prelim\(12),
	combout => \cpu|E_src1[12]~4_combout\);

-- Location: LCCOMB_X29_Y22_N20
\cpu|D_extra_pc[10]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~2_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \cpu|D_pc_plus_one\(10),
	combout => \cpu|D_extra_pc[10]~4_combout\);

-- Location: FF_X29_Y22_N21
\cpu|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[10]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(10));

-- Location: LCCOMB_X29_Y20_N20
\cpu|M_pipe_flush_waddr_nxt[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(10),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[10]~3_combout\);

-- Location: LCCOMB_X30_Y20_N8
\cpu|M_pipe_flush_waddr_nxt[10]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \cpu|E_iw\(16),
	datad => \cpu|M_pipe_flush_waddr_nxt[10]~3_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[10]~4_combout\);

-- Location: FF_X30_Y20_N13
\cpu|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(10));

-- Location: FF_X30_Y20_N19
\cpu|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(10));

-- Location: LCCOMB_X30_Y20_N6
\cpu|M_pipe_flush_waddr_nxt[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[12]~4_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \cpu|M_pipe_flush_waddr_nxt[10]~4_combout\,
	datad => \cpu|E_pc\(10),
	combout => \cpu|M_pipe_flush_waddr_nxt[10]~5_combout\);

-- Location: FF_X30_Y20_N7
\cpu|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[10]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X30_Y20_N12
\cpu|F_pc_nxt[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr\(10),
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(10),
	datad => \cpu|F_pc[10]~0_combout\,
	combout => \cpu|F_pc_nxt[10]~2_combout\);

-- Location: LCCOMB_X30_Y20_N16
\cpu|F_pc_nxt[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_nxt[10]~2_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|Add1~2_combout\,
	datad => \cpu|F_pc_plus_one[10]~20_combout\,
	combout => \cpu|F_pc_nxt[10]~3_combout\);

-- Location: FF_X30_Y20_N17
\cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_nxt[10]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(10));

-- Location: LCCOMB_X30_Y22_N24
\cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu|F_pc\(11),
	datad => VCC,
	cin => \cpu|F_pc_plus_one[10]~21\,
	combout => \cpu|F_pc_plus_one[11]~22_combout\,
	cout => \cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X28_Y22_N2
\cpu|F_pc_nxt[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|D_pc\(11),
	datad => \cpu|F_pc_plus_one[11]~22_combout\,
	combout => \cpu|F_pc_nxt[11]~4_combout\);

-- Location: LCCOMB_X28_Y22_N22
\cpu|E_pc[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(11),
	combout => \cpu|E_pc[11]~feeder_combout\);

-- Location: FF_X28_Y22_N23
\cpu|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[11]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(11));

-- Location: LCCOMB_X29_Y22_N26
\cpu|D_extra_pc[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|Add1~4_combout\,
	datad => \cpu|D_pc_plus_one\(11),
	combout => \cpu|D_extra_pc[11]~3_combout\);

-- Location: FF_X29_Y22_N27
\cpu|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[11]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(11));

-- Location: LCCOMB_X29_Y22_N28
\cpu|M_pipe_flush_waddr_nxt[11]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_ctrl_exception~q\,
	datac => \cpu|E_extra_pc\(11),
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[11]~27_combout\);

-- Location: LCCOMB_X28_Y22_N30
\cpu|M_pipe_flush_waddr_nxt[11]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[11]~27_combout\,
	datac => \cpu|E_src1[13]~3_combout\,
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[11]~28_combout\);

-- Location: LCCOMB_X23_Y20_N16
\cpu|E_iw[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(17),
	combout => \cpu|E_iw[17]~feeder_combout\);

-- Location: FF_X23_Y20_N17
\cpu|E_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_iw[17]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(17));

-- Location: LCCOMB_X28_Y22_N0
\cpu|M_pipe_flush_waddr_nxt[11]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|E_pc\(11),
	datac => \cpu|M_pipe_flush_waddr_nxt[11]~28_combout\,
	datad => \cpu|E_iw\(17),
	combout => \cpu|M_pipe_flush_waddr_nxt[11]~29_combout\);

-- Location: FF_X28_Y22_N1
\cpu|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[11]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X28_Y22_N14
\cpu|F_pc_nxt[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_nxt[11]~4_combout\,
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|Add1~4_combout\,
	datad => \cpu|M_pipe_flush_waddr\(11),
	combout => \cpu|F_pc_nxt[11]~5_combout\);

-- Location: FF_X28_Y22_N15
\cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_nxt[11]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(11));

-- Location: FF_X30_Y22_N27
\cpu|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(12));

-- Location: LCCOMB_X29_Y22_N24
\cpu|D_extra_pc[12]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add1~6_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \cpu|D_pc_plus_one\(12),
	combout => \cpu|D_extra_pc[12]~2_combout\);

-- Location: FF_X29_Y22_N25
\cpu|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[12]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(12));

-- Location: LCCOMB_X29_Y20_N2
\cpu|M_pipe_flush_waddr_nxt[12]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_ctrl_exception~q\,
	datac => \cpu|E_extra_pc\(12),
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[12]~30_combout\);

-- Location: FF_X30_Y21_N19
\cpu|E_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(18));

-- Location: LCCOMB_X30_Y21_N18
\cpu|M_pipe_flush_waddr_nxt[12]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[12]~30_combout\,
	datac => \cpu|E_iw\(18),
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[12]~31_combout\);

-- Location: LCCOMB_X30_Y21_N24
\cpu|M_pipe_flush_waddr_nxt[12]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|E_src1[14]~2_combout\,
	datac => \cpu|E_pc\(12),
	datad => \cpu|M_pipe_flush_waddr_nxt[12]~31_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[12]~32_combout\);

-- Location: FF_X30_Y21_N25
\cpu|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[12]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X30_Y21_N22
\cpu|F_pc_nxt[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(12),
	datad => \cpu|M_pipe_flush_waddr\(12),
	combout => \cpu|F_pc_nxt[12]~6_combout\);

-- Location: LCCOMB_X30_Y21_N26
\cpu|F_pc_nxt[12]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_nxt[12]~6_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|F_pc_plus_one[12]~24_combout\,
	datad => \cpu|Add1~6_combout\,
	combout => \cpu|F_pc_nxt[12]~7_combout\);

-- Location: FF_X30_Y21_N27
\cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_nxt[12]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(12));

-- Location: FF_X30_Y21_N23
\cpu|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(12));

-- Location: FF_X29_Y23_N17
\cpu|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_tag\(2));

-- Location: LCCOMB_X29_Y23_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|M_alu_result\(14)) # ((\cpu|ic_fill_tag\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\cpu|ic_fill_tag\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|M_alu_result\(14),
	datac => \cpu|ic_fill_tag\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(50));

-- Location: M9K_X33_Y16_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(10)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(10),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32_combout\);

-- Location: LCCOMB_X28_Y24_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~33_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~31_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~32_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~33_combout\);

-- Location: FF_X28_Y24_N11
\cpu|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[10]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(10));

-- Location: LCCOMB_X25_Y25_N10
\cpu|av_ld_data_aligned_or_div[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(10),
	datab => \cpu|d_readdata_d1\(26),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[10]~10_combout\);

-- Location: FF_X25_Y25_N11
\cpu|av_ld_data_aligned_or_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X23_Y25_N26
\cpu|M_wr_data_unfiltered[10]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(10),
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(10),
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|M_wr_data_unfiltered[10]~12_combout\);

-- Location: LCCOMB_X23_Y24_N22
\cpu|M_wr_data_unfiltered[10]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(10),
	datab => \cpu|M_wr_data_unfiltered[10]~12_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[10]~13_combout\);

-- Location: LCCOMB_X26_Y18_N8
\cpu|E_src1_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(15),
	combout => \cpu|E_src1_prelim[15]~16_combout\);

-- Location: FF_X26_Y18_N9
\cpu|E_src1_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[15]~16_combout\,
	asdata => \cpu|M_wr_data_unfiltered[15]~64_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(15));

-- Location: LCCOMB_X26_Y18_N14
\cpu|E_src1[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[15]~3_combout\,
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[15]~2_combout\,
	datad => \cpu|E_src1_prelim\(15),
	combout => \cpu|E_src1[15]~1_combout\);

-- Location: LCCOMB_X26_Y18_N20
\cpu|E_arith_src2[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_stw_data[15]~1_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(15),
	combout => \cpu|E_arith_src2[15]~1_combout\);

-- Location: LCCOMB_X26_Y18_N6
\cpu|E_alu_result[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_src1[15]~1_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_arith_src2[15]~1_combout\,
	combout => \cpu|E_alu_result[15]~1_combout\);

-- Location: LCCOMB_X27_Y20_N20
\cpu|E_alu_result[15]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_extra_pc\(13),
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[15]~1_combout\,
	combout => \cpu|E_alu_result[15]~2_combout\);

-- Location: LCCOMB_X27_Y20_N16
\cpu|E_alu_result[15]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[16]~32_combout\,
	datab => \cpu|E_alu_result[15]~2_combout\,
	datac => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[15]~3_combout\);

-- Location: FF_X27_Y20_N17
\cpu|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[15]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(15));

-- Location: LCCOMB_X26_Y18_N30
\cpu|M_wr_data_unfiltered[15]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(15),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(15),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[15]~3_combout\);

-- Location: LCCOMB_X26_Y18_N16
\cpu|E_stw_data[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[15]~3_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[15]~2_combout\,
	datad => \cpu|E_src2_prelim\(15),
	combout => \cpu|E_stw_data[15]~1_combout\);

-- Location: FF_X26_Y27_N1
\cpu|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[15]~feeder_combout\,
	asdata => \cpu|E_stw_data[15]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(15));

-- Location: LCCOMB_X26_Y27_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(15),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\);

-- Location: FF_X26_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X30_Y29_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[15]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\);

-- Location: LCCOMB_X29_Y29_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[15]~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~8_combout\);

-- Location: LCCOMB_X32_Y29_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~27_combout\);

-- Location: FF_X29_Y29_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~8_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(18),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X34_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[15]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(15),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(15),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[15]~19_combout\);

-- Location: LCCOMB_X32_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X32_Y28_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X25_Y28_N10
\mm_interconnect_0|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(14),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\);

-- Location: FF_X25_Y28_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X32_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[14]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(14),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(14),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[14]~22_combout\);

-- Location: LCCOMB_X27_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X27_Y28_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(9));

-- Location: FF_X25_Y26_N3
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X25_Y26_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)) # 
-- ((\onchip_mem|the_altsyncram|auto_generated|q_a\(9) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (((\onchip_mem|the_altsyncram|auto_generated|q_a\(9) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(9),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35_combout\);

-- Location: FF_X19_Y24_N13
\sys_clk_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(9));

-- Location: LCCOMB_X19_Y24_N12
\sys_clk_timer|read_mux_out[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[9]~21_combout\ = (\sys_clk_timer|period_l_register\(9) & (((\sys_clk_timer|period_h_register\(9) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(9) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(9) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(9),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(9),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[9]~21_combout\);

-- Location: LCCOMB_X17_Y25_N24
\sys_clk_timer|counter_snapshot[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[9]~2_combout\ = !\sys_clk_timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(9),
	combout => \sys_clk_timer|counter_snapshot[9]~2_combout\);

-- Location: FF_X17_Y25_N25
\sys_clk_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[9]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(9));

-- Location: LCCOMB_X17_Y25_N26
\sys_clk_timer|read_mux_out~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~22_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (!\cpu|M_alu_result\(2) & \sys_clk_timer|counter_snapshot\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \sys_clk_timer|counter_snapshot\(9),
	combout => \sys_clk_timer|read_mux_out~22_combout\);

-- Location: FF_X20_Y24_N17
\sys_clk_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(25));

-- Location: LCCOMB_X20_Y24_N24
\sys_clk_timer|read_mux_out[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[9]~23_combout\ = (\sys_clk_timer|read_mux_out[9]~21_combout\) # ((\sys_clk_timer|read_mux_out~22_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[9]~21_combout\,
	datab => \sys_clk_timer|read_mux_out~22_combout\,
	datac => \sys_clk_timer|Equal6~3_combout\,
	datad => \sys_clk_timer|counter_snapshot\(25),
	combout => \sys_clk_timer|read_mux_out[9]~23_combout\);

-- Location: FF_X20_Y24_N25
\sys_clk_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[9]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(9));

-- Location: FF_X25_Y26_N21
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9));

-- Location: FF_X25_Y26_N29
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X25_Y26_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34_combout\);

-- Location: LCCOMB_X25_Y26_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~36_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~35_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~34_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~36_combout\);

-- Location: FF_X25_Y26_N1
\cpu|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[9]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(9));

-- Location: LCCOMB_X25_Y25_N28
\cpu|av_ld_data_aligned_or_div[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(25),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(9),
	combout => \cpu|av_ld_data_aligned_or_div[9]~9_combout\);

-- Location: FF_X25_Y25_N29
\cpu|av_ld_data_aligned_or_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(9));

-- Location: LCCOMB_X25_Y22_N2
\cpu|M_wr_data_unfiltered[9]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(9),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(9),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[9]~14_combout\);

-- Location: LCCOMB_X24_Y22_N16
\cpu|M_wr_data_unfiltered[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[9]~14_combout\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(9),
	combout => \cpu|M_wr_data_unfiltered[9]~15_combout\);

-- Location: LCCOMB_X21_Y20_N2
\cpu|E_src1_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(13),
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \cpu|D_src1_hazard_W~combout\,
	combout => \cpu|E_src1_prelim[13]~14_combout\);

-- Location: FF_X21_Y20_N3
\cpu|E_src1_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[13]~14_combout\,
	asdata => \cpu|M_wr_data_unfiltered[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(13));

-- Location: LCCOMB_X21_Y20_N26
\cpu|E_src1[13]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(13),
	datac => \cpu|M_wr_data_unfiltered[13]~7_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[13]~3_combout\);

-- Location: LCCOMB_X27_Y24_N8
\cpu|E_arith_src2[13]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|M_st_data[13]~19_combout\,
	datad => \cpu|E_src2_imm\(13),
	combout => \cpu|E_arith_src2[13]~3_combout\);

-- Location: LCCOMB_X27_Y20_N10
\cpu|E_alu_result[13]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[13]~3_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_src1[13]~3_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[13]~7_combout\);

-- Location: LCCOMB_X27_Y20_N28
\cpu|E_alu_result[13]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_extra_pc\(11),
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[13]~7_combout\,
	combout => \cpu|E_alu_result[13]~8_combout\);

-- Location: LCCOMB_X27_Y20_N4
\cpu|E_alu_result[13]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[14]~28_combout\,
	datab => \cpu|E_alu_result[13]~8_combout\,
	datac => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[13]~9_combout\);

-- Location: FF_X27_Y20_N5
\cpu|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[13]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(13));

-- Location: FF_X29_Y23_N27
\cpu|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_tag\(1));

-- Location: LCCOMB_X29_Y23_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|M_alu_result\(13)) # ((\cpu|ic_fill_tag\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\cpu|ic_fill_tag\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|M_alu_result\(13),
	datac => \cpu|ic_fill_tag\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(49));

-- Location: M9K_X33_Y30_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y25_N2
\sys_clk_timer|read_mux_out[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[13]~9_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(13)) # ((\sys_clk_timer|period_h_register\(13) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(13) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(13),
	datac => \sys_clk_timer|period_l_register\(13),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[13]~9_combout\);

-- Location: FF_X20_Y25_N27
\sys_clk_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(29));

-- Location: FF_X20_Y25_N25
\sys_clk_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(13));

-- Location: LCCOMB_X20_Y25_N24
\sys_clk_timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~10_combout\ = (!\cpu|M_alu_result\(2) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(13) & \cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(13),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|read_mux_out~10_combout\);

-- Location: LCCOMB_X20_Y25_N10
\sys_clk_timer|read_mux_out[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[13]~11_combout\ = (\sys_clk_timer|read_mux_out[13]~9_combout\) # ((\sys_clk_timer|read_mux_out~10_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~3_combout\,
	datab => \sys_clk_timer|read_mux_out[13]~9_combout\,
	datac => \sys_clk_timer|counter_snapshot\(29),
	datad => \sys_clk_timer|read_mux_out~10_combout\,
	combout => \sys_clk_timer|read_mux_out[13]~11_combout\);

-- Location: FF_X20_Y25_N11
\sys_clk_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[13]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(13));

-- Location: FF_X28_Y25_N15
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X28_Y25_N24
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X28_Y25_N25
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X28_Y25_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23_combout\);

-- Location: LCCOMB_X27_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X27_Y28_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(13));

-- Location: FF_X28_Y25_N13
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X28_Y25_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X28_Y25_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~24_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~23_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~24_combout\);

-- Location: FF_X28_Y25_N29
\cpu|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[13]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(13));

-- Location: LCCOMB_X25_Y25_N20
\cpu|av_ld_data_aligned_or_div[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(29),
	datab => \cpu|d_readdata_d1\(13),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[13]~13_combout\);

-- Location: FF_X25_Y25_N21
\cpu|av_ld_data_aligned_or_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X25_Y24_N6
\cpu|E_st_data[29]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|av_ld_data_aligned_or_div\(5),
	datac => \cpu|E_iw\(3),
	datad => \cpu|av_ld_data_aligned_or_div\(13),
	combout => \cpu|E_st_data[29]~16_combout\);

-- Location: LCCOMB_X25_Y24_N24
\cpu|E_st_data[29]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|M_alu_result\(5),
	datac => \cpu|M_alu_result\(13),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[29]~17_combout\);

-- Location: LCCOMB_X25_Y24_N2
\cpu|E_st_data[29]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_alu_result\(29),
	datad => \cpu|E_st_data[29]~17_combout\,
	combout => \cpu|E_st_data[29]~18_combout\);

-- Location: LCCOMB_X25_Y24_N12
\cpu|E_st_data[29]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[29]~16_combout\,
	datab => \cpu|E_st_data[29]~18_combout\,
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(29),
	combout => \cpu|E_st_data[29]~19_combout\);

-- Location: LCCOMB_X25_Y24_N14
\cpu|E_st_data[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|M_shift_rot_result\(13),
	datac => \cpu|E_iw\(3),
	datad => \cpu|M_shift_rot_result\(5),
	combout => \cpu|E_st_data[29]~20_combout\);

-- Location: LCCOMB_X25_Y24_N0
\cpu|E_st_data[29]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_st_data[29]~20_combout\,
	datac => \cpu|M_shift_rot_result\(29),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[29]~21_combout\);

-- Location: LCCOMB_X25_Y24_N8
\cpu|M_st_data[29]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[29]~19_combout\,
	datab => \cpu|E_st_data[29]~21_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[29]~20_combout\);

-- Location: LCCOMB_X21_Y22_N2
\cpu|E_src2_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu|W_wr_data\(5),
	combout => \cpu|E_src2_prelim[5]~6_combout\);

-- Location: FF_X21_Y22_N3
\cpu|E_src2_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[5]~6_combout\,
	asdata => \cpu|M_wr_data_unfiltered[5]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(5));

-- Location: LCCOMB_X27_Y24_N4
\cpu|E_st_data[29]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_src2_prelim\(5),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_src2_prelim\(13),
	combout => \cpu|E_st_data[29]~22_combout\);

-- Location: LCCOMB_X27_Y24_N30
\cpu|E_st_data[29]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(29),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[29]~22_combout\,
	combout => \cpu|E_st_data[29]~23_combout\);

-- Location: FF_X25_Y24_N9
\cpu|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[29]~20_combout\,
	asdata => \cpu|E_st_data[29]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(29));

-- Location: LCCOMB_X25_Y24_N26
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(29),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: M9K_X22_Y13_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y25_N8
\mm_interconnect_0|rsp_xbar_mux|src_data[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(29) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(29))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(29),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(29));

-- Location: FF_X30_Y25_N9
\cpu|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(29));

-- Location: LCCOMB_X27_Y25_N18
\mm_interconnect_0|rsp_xbar_mux|src_data[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(30) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(30) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(30) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(30),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(30));

-- Location: FF_X27_Y25_N19
\cpu|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(30));

-- Location: LCCOMB_X30_Y25_N10
\mm_interconnect_0|rsp_xbar_mux|src_data[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(31) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(31) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(31) & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(31),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(31));

-- Location: FF_X30_Y25_N11
\cpu|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(31));

-- Location: M9K_X33_Y21_N0
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|i_readdatavalid_d1~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \cpu|i_readdatavalid_d1~q\,
	ena1 => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N18
\cpu|F_iw[31]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \cpu|F_iw[31]~18_combout\);

-- Location: FF_X31_Y19_N19
\cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[31]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(31));

-- Location: FF_X29_Y19_N31
\cpu|W_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_dst_regnum\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_dst_regnum\(4));

-- Location: LCCOMB_X29_Y19_N2
\cpu|W_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_wr_dst_reg~q\,
	combout => \cpu|W_wr_dst_reg~0_combout\);

-- Location: FF_X29_Y19_N3
\cpu|W_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|W_wr_dst_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_dst_reg~q\);

-- Location: LCCOMB_X29_Y19_N20
\cpu|D_src1_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(31),
	datac => \cpu|W_dst_regnum\(4),
	datad => \cpu|W_wr_dst_reg~q\,
	combout => \cpu|D_src1_hazard_W~0_combout\);

-- Location: LCCOMB_X29_Y19_N16
\cpu|D_src1_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_W~2_combout\,
	datab => \cpu|D_src1_hazard_W~1_combout\,
	datac => \cpu|D_ctrl_a_not_src~0_combout\,
	datad => \cpu|D_src1_hazard_W~0_combout\,
	combout => \cpu|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X21_Y20_N0
\cpu|E_src1_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(14),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \cpu|E_src1_prelim[14]~15_combout\);

-- Location: FF_X21_Y20_N1
\cpu|E_src1_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[14]~15_combout\,
	asdata => \cpu|M_wr_data_unfiltered[14]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(14));

-- Location: LCCOMB_X21_Y20_N24
\cpu|E_src1[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(14),
	datac => \cpu|M_wr_data_unfiltered[14]~5_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[14]~2_combout\);

-- Location: LCCOMB_X21_Y19_N22
\cpu|E_arith_src2[14]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_imm\(14),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|M_st_data[14]~22_combout\,
	combout => \cpu|E_arith_src2[14]~2_combout\);

-- Location: LCCOMB_X27_Y20_N6
\cpu|E_alu_result[14]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[14]~2_combout\,
	datab => \cpu|E_arith_src2[14]~2_combout\,
	datac => \cpu|E_compare_op\(0),
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[14]~4_combout\);

-- Location: LCCOMB_X27_Y20_N0
\cpu|E_alu_result[14]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_extra_pc\(12),
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[14]~4_combout\,
	combout => \cpu|E_alu_result[14]~5_combout\);

-- Location: LCCOMB_X27_Y20_N18
\cpu|E_alu_result[14]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[15]~30_combout\,
	datab => \cpu|E_alu_result[14]~5_combout\,
	datac => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[14]~6_combout\);

-- Location: FF_X27_Y20_N19
\cpu|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[14]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(14));

-- Location: LCCOMB_X21_Y23_N26
\cpu|M_wr_data_unfiltered[14]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(14),
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(14),
	combout => \cpu|M_wr_data_unfiltered[14]~4_combout\);

-- Location: LCCOMB_X21_Y23_N18
\cpu|M_st_data[14]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[14]~24_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[14]~4_combout\,
	datad => \cpu|E_src2_prelim\(14),
	combout => \cpu|M_st_data[14]~22_combout\);

-- Location: LCCOMB_X26_Y23_N8
\cpu|M_st_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[14]~22_combout\,
	combout => \cpu|M_st_data[14]~feeder_combout\);

-- Location: FF_X26_Y23_N9
\cpu|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[14]~feeder_combout\,
	asdata => \cpu|M_st_data[22]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(14));

-- Location: LCCOMB_X19_Y25_N6
\sys_clk_timer|period_l_register[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[14]~1_combout\ = !\cpu|M_st_data\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(14),
	combout => \sys_clk_timer|period_l_register[14]~1_combout\);

-- Location: FF_X19_Y25_N7
\sys_clk_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[14]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(14));

-- Location: FF_X18_Y25_N29
\sys_clk_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[14]~60_combout\,
	asdata => \sys_clk_timer|period_l_register\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(14));

-- Location: LCCOMB_X18_Y25_N30
\sys_clk_timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[15]~62_combout\ = (\sys_clk_timer|internal_counter\(15) & (\sys_clk_timer|internal_counter[14]~61\ $ (GND))) # (!\sys_clk_timer|internal_counter\(15) & (!\sys_clk_timer|internal_counter[14]~61\ & VCC))
-- \sys_clk_timer|internal_counter[15]~63\ = CARRY((\sys_clk_timer|internal_counter\(15) & !\sys_clk_timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(15),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[14]~61\,
	combout => \sys_clk_timer|internal_counter[15]~62_combout\,
	cout => \sys_clk_timer|internal_counter[15]~63\);

-- Location: FF_X18_Y25_N31
\sys_clk_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[15]~62_combout\,
	asdata => \sys_clk_timer|period_l_register\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(15));

-- Location: LCCOMB_X18_Y24_N0
\sys_clk_timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[16]~64_combout\ = (\sys_clk_timer|internal_counter\(16) & ((GND) # (!\sys_clk_timer|internal_counter[15]~63\))) # (!\sys_clk_timer|internal_counter\(16) & (\sys_clk_timer|internal_counter[15]~63\ $ (GND)))
-- \sys_clk_timer|internal_counter[16]~65\ = CARRY((\sys_clk_timer|internal_counter\(16)) # (!\sys_clk_timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(16),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[15]~63\,
	combout => \sys_clk_timer|internal_counter[16]~64_combout\,
	cout => \sys_clk_timer|internal_counter[16]~65\);

-- Location: FF_X19_Y24_N29
\sys_clk_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(0));

-- Location: FF_X18_Y24_N1
\sys_clk_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[16]~64_combout\,
	asdata => \sys_clk_timer|period_h_register\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(16));

-- Location: LCCOMB_X18_Y24_N2
\sys_clk_timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[17]~66_combout\ = (\sys_clk_timer|internal_counter\(17) & (\sys_clk_timer|internal_counter[16]~65\ & VCC)) # (!\sys_clk_timer|internal_counter\(17) & (!\sys_clk_timer|internal_counter[16]~65\))
-- \sys_clk_timer|internal_counter[17]~67\ = CARRY((!\sys_clk_timer|internal_counter\(17) & !\sys_clk_timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(17),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[16]~65\,
	combout => \sys_clk_timer|internal_counter[17]~66_combout\,
	cout => \sys_clk_timer|internal_counter[17]~67\);

-- Location: FF_X19_Y24_N1
\sys_clk_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(1));

-- Location: FF_X18_Y24_N3
\sys_clk_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[17]~66_combout\,
	asdata => \sys_clk_timer|period_h_register\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(17));

-- Location: LCCOMB_X18_Y24_N4
\sys_clk_timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[18]~68_combout\ = (\sys_clk_timer|internal_counter\(18) & ((GND) # (!\sys_clk_timer|internal_counter[17]~67\))) # (!\sys_clk_timer|internal_counter\(18) & (\sys_clk_timer|internal_counter[17]~67\ $ (GND)))
-- \sys_clk_timer|internal_counter[18]~69\ = CARRY((\sys_clk_timer|internal_counter\(18)) # (!\sys_clk_timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(18),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[17]~67\,
	combout => \sys_clk_timer|internal_counter[18]~68_combout\,
	cout => \sys_clk_timer|internal_counter[18]~69\);

-- Location: FF_X19_Y24_N21
\sys_clk_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(2));

-- Location: FF_X18_Y24_N5
\sys_clk_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[18]~68_combout\,
	asdata => \sys_clk_timer|period_h_register\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(18));

-- Location: LCCOMB_X18_Y24_N6
\sys_clk_timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[19]~70_combout\ = (\sys_clk_timer|internal_counter\(19) & (\sys_clk_timer|internal_counter[18]~69\ & VCC)) # (!\sys_clk_timer|internal_counter\(19) & (!\sys_clk_timer|internal_counter[18]~69\))
-- \sys_clk_timer|internal_counter[19]~71\ = CARRY((!\sys_clk_timer|internal_counter\(19) & !\sys_clk_timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(19),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[18]~69\,
	combout => \sys_clk_timer|internal_counter[19]~70_combout\,
	cout => \sys_clk_timer|internal_counter[19]~71\);

-- Location: FF_X19_Y24_N25
\sys_clk_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(3));

-- Location: FF_X18_Y24_N7
\sys_clk_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[19]~70_combout\,
	asdata => \sys_clk_timer|period_h_register\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(19));

-- Location: LCCOMB_X18_Y24_N8
\sys_clk_timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[20]~72_combout\ = (\sys_clk_timer|internal_counter\(20) & ((GND) # (!\sys_clk_timer|internal_counter[19]~71\))) # (!\sys_clk_timer|internal_counter\(20) & (\sys_clk_timer|internal_counter[19]~71\ $ (GND)))
-- \sys_clk_timer|internal_counter[20]~73\ = CARRY((\sys_clk_timer|internal_counter\(20)) # (!\sys_clk_timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(20),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[19]~71\,
	combout => \sys_clk_timer|internal_counter[20]~72_combout\,
	cout => \sys_clk_timer|internal_counter[20]~73\);

-- Location: FF_X19_Y25_N21
\sys_clk_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(4));

-- Location: FF_X18_Y24_N9
\sys_clk_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[20]~72_combout\,
	asdata => \sys_clk_timer|period_h_register\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(20));

-- Location: LCCOMB_X18_Y24_N10
\sys_clk_timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[21]~74_combout\ = (\sys_clk_timer|internal_counter\(21) & (\sys_clk_timer|internal_counter[20]~73\ & VCC)) # (!\sys_clk_timer|internal_counter\(21) & (!\sys_clk_timer|internal_counter[20]~73\))
-- \sys_clk_timer|internal_counter[21]~75\ = CARRY((!\sys_clk_timer|internal_counter\(21) & !\sys_clk_timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(21),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[20]~73\,
	combout => \sys_clk_timer|internal_counter[21]~74_combout\,
	cout => \sys_clk_timer|internal_counter[21]~75\);

-- Location: FF_X19_Y25_N1
\sys_clk_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(5));

-- Location: FF_X18_Y24_N11
\sys_clk_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[21]~74_combout\,
	asdata => \sys_clk_timer|period_h_register\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(21));

-- Location: LCCOMB_X18_Y24_N12
\sys_clk_timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[22]~76_combout\ = (\sys_clk_timer|internal_counter\(22) & ((GND) # (!\sys_clk_timer|internal_counter[21]~75\))) # (!\sys_clk_timer|internal_counter\(22) & (\sys_clk_timer|internal_counter[21]~75\ $ (GND)))
-- \sys_clk_timer|internal_counter[22]~77\ = CARRY((\sys_clk_timer|internal_counter\(22)) # (!\sys_clk_timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(22),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[21]~75\,
	combout => \sys_clk_timer|internal_counter[22]~76_combout\,
	cout => \sys_clk_timer|internal_counter[22]~77\);

-- Location: FF_X19_Y24_N5
\sys_clk_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_h_register\(6));

-- Location: FF_X18_Y24_N13
\sys_clk_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[22]~76_combout\,
	asdata => \sys_clk_timer|period_h_register\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(22));

-- Location: LCCOMB_X18_Y24_N14
\sys_clk_timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[23]~78_combout\ = (\sys_clk_timer|internal_counter\(23) & (\sys_clk_timer|internal_counter[22]~77\ & VCC)) # (!\sys_clk_timer|internal_counter\(23) & (!\sys_clk_timer|internal_counter[22]~77\))
-- \sys_clk_timer|internal_counter[23]~79\ = CARRY((!\sys_clk_timer|internal_counter\(23) & !\sys_clk_timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(23),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[22]~77\,
	combout => \sys_clk_timer|internal_counter[23]~78_combout\,
	cout => \sys_clk_timer|internal_counter[23]~79\);

-- Location: FF_X18_Y24_N15
\sys_clk_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[23]~78_combout\,
	asdata => \sys_clk_timer|period_h_register\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(23));

-- Location: LCCOMB_X18_Y24_N16
\sys_clk_timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[24]~80_combout\ = (\sys_clk_timer|internal_counter\(24) & ((GND) # (!\sys_clk_timer|internal_counter[23]~79\))) # (!\sys_clk_timer|internal_counter\(24) & (\sys_clk_timer|internal_counter[23]~79\ $ (GND)))
-- \sys_clk_timer|internal_counter[24]~81\ = CARRY((\sys_clk_timer|internal_counter\(24)) # (!\sys_clk_timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(24),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[23]~79\,
	combout => \sys_clk_timer|internal_counter[24]~80_combout\,
	cout => \sys_clk_timer|internal_counter[24]~81\);

-- Location: FF_X18_Y24_N17
\sys_clk_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[24]~80_combout\,
	asdata => \sys_clk_timer|period_h_register\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(24));

-- Location: LCCOMB_X18_Y24_N18
\sys_clk_timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[25]~82_combout\ = (\sys_clk_timer|internal_counter\(25) & (\sys_clk_timer|internal_counter[24]~81\ & VCC)) # (!\sys_clk_timer|internal_counter\(25) & (!\sys_clk_timer|internal_counter[24]~81\))
-- \sys_clk_timer|internal_counter[25]~83\ = CARRY((!\sys_clk_timer|internal_counter\(25) & !\sys_clk_timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(25),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[24]~81\,
	combout => \sys_clk_timer|internal_counter[25]~82_combout\,
	cout => \sys_clk_timer|internal_counter[25]~83\);

-- Location: FF_X18_Y24_N19
\sys_clk_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[25]~82_combout\,
	asdata => \sys_clk_timer|period_h_register\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(25));

-- Location: FF_X18_Y24_N21
\sys_clk_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[26]~84_combout\,
	asdata => \sys_clk_timer|period_h_register\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(26));

-- Location: LCCOMB_X20_Y24_N20
\sys_clk_timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~8_combout\ = (!\sys_clk_timer|internal_counter\(26) & (!\sys_clk_timer|internal_counter\(24) & (!\sys_clk_timer|internal_counter\(25) & !\sys_clk_timer|internal_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(26),
	datab => \sys_clk_timer|internal_counter\(24),
	datac => \sys_clk_timer|internal_counter\(25),
	datad => \sys_clk_timer|internal_counter\(27),
	combout => \sys_clk_timer|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y26_N20
\sys_clk_timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~5_combout\ = (!\sys_clk_timer|internal_counter\(17) & !\sys_clk_timer|internal_counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(17),
	datac => \sys_clk_timer|internal_counter\(16),
	combout => \sys_clk_timer|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y25_N0
\sys_clk_timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~6_combout\ = (!\sys_clk_timer|internal_counter\(22) & (!\sys_clk_timer|internal_counter\(20) & (!\sys_clk_timer|internal_counter\(21) & !\sys_clk_timer|internal_counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(22),
	datab => \sys_clk_timer|internal_counter\(20),
	datac => \sys_clk_timer|internal_counter\(21),
	datad => \sys_clk_timer|internal_counter\(23),
	combout => \sys_clk_timer|Equal0~6_combout\);

-- Location: LCCOMB_X19_Y26_N6
\sys_clk_timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~7_combout\ = (!\sys_clk_timer|internal_counter\(18) & (\sys_clk_timer|Equal0~5_combout\ & (!\sys_clk_timer|internal_counter\(19) & \sys_clk_timer|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(18),
	datab => \sys_clk_timer|Equal0~5_combout\,
	datac => \sys_clk_timer|internal_counter\(19),
	datad => \sys_clk_timer|Equal0~6_combout\,
	combout => \sys_clk_timer|Equal0~7_combout\);

-- Location: LCCOMB_X20_Y25_N16
\sys_clk_timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~9_combout\ = (!\sys_clk_timer|internal_counter\(30) & (!\sys_clk_timer|internal_counter\(28) & (!\sys_clk_timer|internal_counter\(29) & !\sys_clk_timer|internal_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(30),
	datab => \sys_clk_timer|internal_counter\(28),
	datac => \sys_clk_timer|internal_counter\(29),
	datad => \sys_clk_timer|internal_counter\(31),
	combout => \sys_clk_timer|Equal0~9_combout\);

-- Location: LCCOMB_X17_Y25_N6
\sys_clk_timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~2_combout\ = (!\sys_clk_timer|internal_counter\(11) & (\sys_clk_timer|internal_counter\(9) & (!\sys_clk_timer|internal_counter\(10) & \sys_clk_timer|internal_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(11),
	datab => \sys_clk_timer|internal_counter\(9),
	datac => \sys_clk_timer|internal_counter\(10),
	datad => \sys_clk_timer|internal_counter\(8),
	combout => \sys_clk_timer|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y25_N22
\sys_clk_timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~3_combout\ = (!\sys_clk_timer|internal_counter\(12) & (\sys_clk_timer|internal_counter\(14) & (\sys_clk_timer|internal_counter\(15) & !\sys_clk_timer|internal_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(12),
	datab => \sys_clk_timer|internal_counter\(14),
	datac => \sys_clk_timer|internal_counter\(15),
	datad => \sys_clk_timer|internal_counter\(13),
	combout => \sys_clk_timer|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y26_N26
\sys_clk_timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~0_combout\ = (\sys_clk_timer|internal_counter\(3) & (\sys_clk_timer|internal_counter\(2) & (\sys_clk_timer|internal_counter\(0) & \sys_clk_timer|internal_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(3),
	datab => \sys_clk_timer|internal_counter\(2),
	datac => \sys_clk_timer|internal_counter\(0),
	datad => \sys_clk_timer|internal_counter\(1),
	combout => \sys_clk_timer|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y25_N12
\sys_clk_timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~1_combout\ = (!\sys_clk_timer|internal_counter\(7) & (\sys_clk_timer|internal_counter\(6) & (!\sys_clk_timer|internal_counter\(5) & !\sys_clk_timer|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(7),
	datab => \sys_clk_timer|internal_counter\(6),
	datac => \sys_clk_timer|internal_counter\(5),
	datad => \sys_clk_timer|internal_counter\(4),
	combout => \sys_clk_timer|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y25_N8
\sys_clk_timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~4_combout\ = (\sys_clk_timer|Equal0~2_combout\ & (\sys_clk_timer|Equal0~3_combout\ & (\sys_clk_timer|Equal0~0_combout\ & \sys_clk_timer|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal0~2_combout\,
	datab => \sys_clk_timer|Equal0~3_combout\,
	datac => \sys_clk_timer|Equal0~0_combout\,
	datad => \sys_clk_timer|Equal0~1_combout\,
	combout => \sys_clk_timer|Equal0~4_combout\);

-- Location: LCCOMB_X20_Y23_N20
\sys_clk_timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal0~10_combout\ = (\sys_clk_timer|Equal0~8_combout\ & (\sys_clk_timer|Equal0~7_combout\ & (\sys_clk_timer|Equal0~9_combout\ & \sys_clk_timer|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal0~8_combout\,
	datab => \sys_clk_timer|Equal0~7_combout\,
	datac => \sys_clk_timer|Equal0~9_combout\,
	datad => \sys_clk_timer|Equal0~4_combout\,
	combout => \sys_clk_timer|Equal0~10_combout\);

-- Location: LCCOMB_X20_Y23_N26
\sys_clk_timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|always0~0_combout\ = (\sys_clk_timer|force_reload~q\) # (\sys_clk_timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|force_reload~q\,
	datad => \sys_clk_timer|Equal0~10_combout\,
	combout => \sys_clk_timer|always0~0_combout\);

-- Location: FF_X18_Y25_N1
\sys_clk_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[0]~32_combout\,
	asdata => \sys_clk_timer|period_l_register\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(0));

-- Location: LCCOMB_X18_Y25_N2
\sys_clk_timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[1]~34_combout\ = (\sys_clk_timer|internal_counter\(1) & (\sys_clk_timer|internal_counter[0]~33\ $ (GND))) # (!\sys_clk_timer|internal_counter\(1) & (!\sys_clk_timer|internal_counter[0]~33\ & VCC))
-- \sys_clk_timer|internal_counter[1]~35\ = CARRY((\sys_clk_timer|internal_counter\(1) & !\sys_clk_timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(1),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[0]~33\,
	combout => \sys_clk_timer|internal_counter[1]~34_combout\,
	cout => \sys_clk_timer|internal_counter[1]~35\);

-- Location: LCCOMB_X19_Y24_N10
\sys_clk_timer|period_l_register[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[1]~7_combout\ = !\cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(1),
	combout => \sys_clk_timer|period_l_register[1]~7_combout\);

-- Location: FF_X19_Y24_N11
\sys_clk_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(1));

-- Location: FF_X18_Y25_N3
\sys_clk_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[1]~34_combout\,
	asdata => \sys_clk_timer|period_l_register\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(1));

-- Location: LCCOMB_X18_Y25_N4
\sys_clk_timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[2]~36_combout\ = (\sys_clk_timer|internal_counter\(2) & (!\sys_clk_timer|internal_counter[1]~35\)) # (!\sys_clk_timer|internal_counter\(2) & ((\sys_clk_timer|internal_counter[1]~35\) # (GND)))
-- \sys_clk_timer|internal_counter[2]~37\ = CARRY((!\sys_clk_timer|internal_counter[1]~35\) # (!\sys_clk_timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(2),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[1]~35\,
	combout => \sys_clk_timer|internal_counter[2]~36_combout\,
	cout => \sys_clk_timer|internal_counter[2]~37\);

-- Location: LCCOMB_X19_Y24_N22
\sys_clk_timer|period_l_register[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[2]~6_combout\ = !\cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(2),
	combout => \sys_clk_timer|period_l_register[2]~6_combout\);

-- Location: FF_X19_Y24_N23
\sys_clk_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(2));

-- Location: FF_X18_Y25_N5
\sys_clk_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[2]~36_combout\,
	asdata => \sys_clk_timer|period_l_register\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(2));

-- Location: LCCOMB_X18_Y25_N6
\sys_clk_timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[3]~38_combout\ = (\sys_clk_timer|internal_counter\(3) & (\sys_clk_timer|internal_counter[2]~37\ $ (GND))) # (!\sys_clk_timer|internal_counter\(3) & (!\sys_clk_timer|internal_counter[2]~37\ & VCC))
-- \sys_clk_timer|internal_counter[3]~39\ = CARRY((\sys_clk_timer|internal_counter\(3) & !\sys_clk_timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(3),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[2]~37\,
	combout => \sys_clk_timer|internal_counter[3]~38_combout\,
	cout => \sys_clk_timer|internal_counter[3]~39\);

-- Location: LCCOMB_X19_Y24_N26
\sys_clk_timer|period_l_register[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[3]~5_combout\ = !\cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(3),
	combout => \sys_clk_timer|period_l_register[3]~5_combout\);

-- Location: FF_X19_Y24_N27
\sys_clk_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(3));

-- Location: FF_X18_Y25_N7
\sys_clk_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[3]~38_combout\,
	asdata => \sys_clk_timer|period_l_register\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(3));

-- Location: LCCOMB_X18_Y25_N8
\sys_clk_timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[4]~40_combout\ = (\sys_clk_timer|internal_counter\(4) & ((GND) # (!\sys_clk_timer|internal_counter[3]~39\))) # (!\sys_clk_timer|internal_counter\(4) & (\sys_clk_timer|internal_counter[3]~39\ $ (GND)))
-- \sys_clk_timer|internal_counter[4]~41\ = CARRY((\sys_clk_timer|internal_counter\(4)) # (!\sys_clk_timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(4),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[3]~39\,
	combout => \sys_clk_timer|internal_counter[4]~40_combout\,
	cout => \sys_clk_timer|internal_counter[4]~41\);

-- Location: FF_X19_Y25_N23
\sys_clk_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(4));

-- Location: FF_X18_Y25_N9
\sys_clk_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[4]~40_combout\,
	asdata => \sys_clk_timer|period_l_register\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(4));

-- Location: LCCOMB_X18_Y25_N10
\sys_clk_timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[5]~42_combout\ = (\sys_clk_timer|internal_counter\(5) & (\sys_clk_timer|internal_counter[4]~41\ & VCC)) # (!\sys_clk_timer|internal_counter\(5) & (!\sys_clk_timer|internal_counter[4]~41\))
-- \sys_clk_timer|internal_counter[5]~43\ = CARRY((!\sys_clk_timer|internal_counter\(5) & !\sys_clk_timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(5),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[4]~41\,
	combout => \sys_clk_timer|internal_counter[5]~42_combout\,
	cout => \sys_clk_timer|internal_counter[5]~43\);

-- Location: FF_X19_Y25_N19
\sys_clk_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(5));

-- Location: FF_X18_Y25_N11
\sys_clk_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[5]~42_combout\,
	asdata => \sys_clk_timer|period_l_register\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(5));

-- Location: LCCOMB_X18_Y25_N12
\sys_clk_timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[6]~44_combout\ = (\sys_clk_timer|internal_counter\(6) & (!\sys_clk_timer|internal_counter[5]~43\)) # (!\sys_clk_timer|internal_counter\(6) & ((\sys_clk_timer|internal_counter[5]~43\) # (GND)))
-- \sys_clk_timer|internal_counter[6]~45\ = CARRY((!\sys_clk_timer|internal_counter[5]~43\) # (!\sys_clk_timer|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|internal_counter\(6),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[5]~43\,
	combout => \sys_clk_timer|internal_counter[6]~44_combout\,
	cout => \sys_clk_timer|internal_counter[6]~45\);

-- Location: LCCOMB_X19_Y24_N14
\sys_clk_timer|period_l_register[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|period_l_register[6]~4_combout\ = !\cpu|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(6),
	combout => \sys_clk_timer|period_l_register[6]~4_combout\);

-- Location: FF_X19_Y24_N15
\sys_clk_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|period_l_register[6]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|period_l_register\(6));

-- Location: FF_X18_Y25_N13
\sys_clk_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[6]~44_combout\,
	asdata => \sys_clk_timer|period_l_register\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(6));

-- Location: LCCOMB_X18_Y25_N14
\sys_clk_timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|internal_counter[7]~46_combout\ = (\sys_clk_timer|internal_counter\(7) & (\sys_clk_timer|internal_counter[6]~45\ & VCC)) # (!\sys_clk_timer|internal_counter\(7) & (!\sys_clk_timer|internal_counter[6]~45\))
-- \sys_clk_timer|internal_counter[7]~47\ = CARRY((!\sys_clk_timer|internal_counter\(7) & !\sys_clk_timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|internal_counter\(7),
	datad => VCC,
	cin => \sys_clk_timer|internal_counter[6]~45\,
	combout => \sys_clk_timer|internal_counter[7]~46_combout\,
	cout => \sys_clk_timer|internal_counter[7]~47\);

-- Location: FF_X18_Y25_N15
\sys_clk_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[7]~46_combout\,
	asdata => \sys_clk_timer|period_l_register\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(7));

-- Location: FF_X18_Y25_N17
\sys_clk_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|internal_counter[8]~48_combout\,
	asdata => \sys_clk_timer|period_l_register\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \sys_clk_timer|always0~0_combout\,
	ena => \sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|internal_counter\(8));

-- Location: LCCOMB_X17_Y25_N20
\sys_clk_timer|counter_snapshot[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[8]~3_combout\ = !\sys_clk_timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(8),
	combout => \sys_clk_timer|counter_snapshot[8]~3_combout\);

-- Location: FF_X17_Y25_N21
\sys_clk_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[8]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(8));

-- Location: LCCOMB_X17_Y25_N30
\sys_clk_timer|read_mux_out~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~25_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (!\cpu|M_alu_result\(2) & \sys_clk_timer|counter_snapshot\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	datad => \sys_clk_timer|counter_snapshot\(8),
	combout => \sys_clk_timer|read_mux_out~25_combout\);

-- Location: LCCOMB_X20_Y24_N2
\sys_clk_timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[24]~feeder_combout\ = \sys_clk_timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(24),
	combout => \sys_clk_timer|counter_snapshot[24]~feeder_combout\);

-- Location: FF_X20_Y24_N3
\sys_clk_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[24]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(24));

-- Location: LCCOMB_X20_Y24_N26
\sys_clk_timer|read_mux_out[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[8]~26_combout\ = (\sys_clk_timer|read_mux_out[8]~24_combout\) # ((\sys_clk_timer|read_mux_out~25_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[8]~24_combout\,
	datab => \sys_clk_timer|read_mux_out~25_combout\,
	datac => \sys_clk_timer|Equal6~3_combout\,
	datad => \sys_clk_timer|counter_snapshot\(24),
	combout => \sys_clk_timer|read_mux_out[8]~26_combout\);

-- Location: FF_X20_Y24_N27
\sys_clk_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[8]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(8));

-- Location: FF_X20_Y24_N1
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8));

-- Location: FF_X34_Y26_N29
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[8]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X20_Y24_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38_combout\);

-- Location: LCCOMB_X26_Y27_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\ = (\cpu|M_st_data\(8) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(8),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M9K_X33_Y19_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(8)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(8),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39_combout\);

-- Location: LCCOMB_X28_Y24_N28
\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~40_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~38_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~39_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~40_combout\);

-- Location: FF_X28_Y24_N29
\cpu|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[8]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(8));

-- Location: LCCOMB_X25_Y25_N22
\cpu|av_ld_data_aligned_or_div[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(24),
	datab => \cpu|d_readdata_d1\(8),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[8]~8_combout\);

-- Location: FF_X25_Y25_N23
\cpu|av_ld_data_aligned_or_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(8));

-- Location: LCCOMB_X23_Y25_N4
\cpu|M_wr_data_unfiltered[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(8),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(8),
	combout => \cpu|M_wr_data_unfiltered[8]~16_combout\);

-- Location: LCCOMB_X24_Y22_N22
\cpu|M_wr_data_unfiltered[8]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[8]~16_combout\,
	datac => \cpu|M_shift_rot_result\(8),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[8]~17_combout\);

-- Location: LCCOMB_X23_Y18_N2
\cpu|E_src2_prelim[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \cpu|W_wr_data\(21),
	combout => \cpu|E_src2_prelim[21]~21_combout\);

-- Location: FF_X23_Y18_N3
\cpu|E_src2_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[21]~21_combout\,
	asdata => \cpu|M_wr_data_unfiltered[21]~67_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(21));

-- Location: LCCOMB_X23_Y18_N22
\cpu|E_stw_data[21]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[21]~53_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(21),
	datad => \cpu|M_wr_data_unfiltered[21]~54_combout\,
	combout => \cpu|E_stw_data[21]~3_combout\);

-- Location: FF_X26_Y26_N29
\cpu|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[21]~feeder_combout\,
	asdata => \cpu|E_stw_data[21]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(21));

-- Location: LCCOMB_X26_Y26_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(21),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: M9K_X33_Y18_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y26_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X28_Y26_N12
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X28_Y26_N14
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X28_Y26_N16
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: FF_X28_Y26_N17
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X29_Y26_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49_combout\);

-- Location: LCCOMB_X29_Y26_N26
\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~50_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(21) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(21),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~49_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~50_combout\);

-- Location: FF_X29_Y26_N27
\cpu|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[21]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(21));

-- Location: LCCOMB_X32_Y24_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\ = (\cpu|M_st_data\(5) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(5),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X32_Y24_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_mem_byte_en\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(32));

-- Location: M9K_X33_Y27_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y27_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(5)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47_combout\);

-- Location: FF_X17_Y25_N1
\sys_clk_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(5));

-- Location: LCCOMB_X17_Y25_N0
\sys_clk_timer|read_mux_out~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~31_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(5) & !\cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(5),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out~31_combout\);

-- Location: LCCOMB_X19_Y25_N18
\sys_clk_timer|read_mux_out[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[5]~30_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(5)) # ((\sys_clk_timer|period_h_register\(5) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(5) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(5),
	datac => \sys_clk_timer|period_l_register\(5),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[5]~30_combout\);

-- Location: LCCOMB_X17_Y25_N10
\sys_clk_timer|counter_snapshot[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[21]~feeder_combout\ = \sys_clk_timer|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(21),
	combout => \sys_clk_timer|counter_snapshot[21]~feeder_combout\);

-- Location: FF_X17_Y25_N11
\sys_clk_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[21]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(21));

-- Location: LCCOMB_X17_Y25_N18
\sys_clk_timer|read_mux_out[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[5]~32_combout\ = (\sys_clk_timer|read_mux_out~31_combout\) # ((\sys_clk_timer|read_mux_out[5]~30_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~3_combout\,
	datab => \sys_clk_timer|read_mux_out~31_combout\,
	datac => \sys_clk_timer|read_mux_out[5]~30_combout\,
	datad => \sys_clk_timer|counter_snapshot\(21),
	combout => \sys_clk_timer|read_mux_out[5]~32_combout\);

-- Location: FF_X17_Y25_N19
\sys_clk_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[5]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(5));

-- Location: FF_X20_Y24_N19
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X20_Y24_N12
\jtag_uart|av_readdata[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[5]~3_combout\ = (\jtag_uart|read_0~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|read_0~q\,
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	combout => \jtag_uart|av_readdata[5]~3_combout\);

-- Location: FF_X20_Y24_N13
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[5]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X20_Y24_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46_combout\);

-- Location: LCCOMB_X27_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X27_Y28_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(5));

-- Location: LCCOMB_X25_Y27_N0
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(5),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X25_Y27_N1
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X25_Y27_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~48_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~47_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~46_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~48_combout\);

-- Location: FF_X25_Y27_N13
\cpu|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[5]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(5));

-- Location: LCCOMB_X24_Y25_N12
\cpu|av_ld_data_aligned_or_div[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(21),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(5),
	combout => \cpu|av_ld_data_aligned_or_div[5]~5_combout\);

-- Location: FF_X24_Y25_N13
\cpu|av_ld_data_aligned_or_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[5]~5_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X25_Y24_N28
\cpu|M_wr_data_unfiltered[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_alu_result\(5),
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(5),
	combout => \cpu|M_wr_data_unfiltered[5]~21_combout\);

-- Location: LCCOMB_X24_Y21_N24
\cpu|M_st_data[21]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(5),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[21]~33_combout\);

-- Location: LCCOMB_X27_Y24_N2
\cpu|M_st_data[21]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[5]~21_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(5),
	datad => \cpu|M_st_data[21]~33_combout\,
	combout => \cpu|M_st_data[21]~18_combout\);

-- Location: FF_X27_Y24_N3
\cpu|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[21]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(5));

-- Location: LCCOMB_X35_Y25_N0
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(7),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X35_Y25_N1
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X36_Y25_N10
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X36_Y25_N12
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: FF_X35_Y26_N19
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X34_Y25_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(2),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X34_Y25_N26
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X34_Y25_N27
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X34_Y25_N20
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(1),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X34_Y25_N14
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X34_Y25_N15
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X34_Y25_N0
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata\(0),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X34_Y25_N2
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X34_Y25_N3
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X34_Y25_N12
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X34_Y25_N8
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X34_Y25_N9
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X35_Y26_N18
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X36_Y25_N0
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X36_Y25_N1
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X36_Y25_N6
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: FF_X36_Y25_N7
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X36_Y26_N25
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X36_Y26_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read2~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X35_Y26_N12
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X35_Y26_N13
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X35_Y26_N24
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|r_val~q\,
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	combout => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X35_Y26_N25
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X35_Y26_N20
\jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|r_val~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & ((!\jtag_uart|r_val~q\) # 
-- (!\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datac => \jtag_uart|r_val~q\,
	datad => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	combout => \jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X35_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart|fifo_wr~q\ $ (\jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|fifo_wr~q\,
	datad => \jtag_uart|r_val~0_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X35_Y26_N1
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X35_Y26_N2
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart|fifo_wr~q\ $ 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|fifo_wr~q\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y26_N3
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X35_Y26_N5
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X28_Y26_N2
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X35_Y26_N16
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart|fifo_wr~q\ & 
-- (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \jtag_uart|fifo_wr~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X27_Y26_N28
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart|r_val~0_combout\ & ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart|r_val~0_combout\,
	combout => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X27_Y26_N29
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X27_Y26_N16
\jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|fifo_wr~0_combout\ = (\cpu|d_write~q\ & (!\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\cpu|M_alu_result\(2) & \jtag_uart|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \cpu|M_alu_result\(2),
	datad => \jtag_uart|av_waitrequest~1_combout\,
	combout => \jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X27_Y26_N17
\jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|fifo_wr~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|fifo_wr~q\);

-- Location: FF_X35_Y26_N7
\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: FF_X28_Y26_N13
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X29_Y26_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- (((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58_combout\);

-- Location: LCCOMB_X29_Y26_N0
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X29_Y26_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~59_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(19) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~58_combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(19),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~59_combout\);

-- Location: FF_X29_Y26_N21
\cpu|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[19]~59_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(19));

-- Location: LCCOMB_X24_Y26_N20
\jtag_uart|av_readdata[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[3]~5_combout\ = (\jtag_uart|read_0~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|read_0~q\,
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	combout => \jtag_uart|av_readdata[3]~5_combout\);

-- Location: FF_X24_Y26_N21
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X17_Y25_N4
\sys_clk_timer|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~5_combout\ = (!\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & \cpu|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|Equal6~5_combout\);

-- Location: LCCOMB_X19_Y24_N24
\sys_clk_timer|read_mux_out[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[3]~36_combout\ = (\sys_clk_timer|period_l_register\(3) & (((\sys_clk_timer|period_h_register\(3) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(3) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(3) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(3),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(3),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[3]~36_combout\);

-- Location: LCCOMB_X19_Y26_N0
\sys_clk_timer|counter_snapshot[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[3]~5_combout\ = !\sys_clk_timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|internal_counter\(3),
	combout => \sys_clk_timer|counter_snapshot[3]~5_combout\);

-- Location: FF_X19_Y26_N1
\sys_clk_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(3));

-- Location: LCCOMB_X19_Y26_N28
\sys_clk_timer|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~4_combout\ = (!\cpu|M_alu_result\(3) & (\cpu|M_alu_result\(4) & !\cpu|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(3),
	datab => \cpu|M_alu_result\(4),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|Equal6~4_combout\);

-- Location: FF_X19_Y26_N11
\sys_clk_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(19));

-- Location: LCCOMB_X19_Y26_N10
\sys_clk_timer|read_mux_out[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[3]~37_combout\ = (\sys_clk_timer|counter_snapshot\(3) & ((\sys_clk_timer|Equal6~4_combout\) # ((\sys_clk_timer|counter_snapshot\(19) & \sys_clk_timer|Equal6~3_combout\)))) # (!\sys_clk_timer|counter_snapshot\(3) & 
-- (((\sys_clk_timer|counter_snapshot\(19) & \sys_clk_timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(3),
	datab => \sys_clk_timer|Equal6~4_combout\,
	datac => \sys_clk_timer|counter_snapshot\(19),
	datad => \sys_clk_timer|Equal6~3_combout\,
	combout => \sys_clk_timer|read_mux_out[3]~37_combout\);

-- Location: LCCOMB_X24_Y26_N12
\sys_clk_timer|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|control_register[3]~feeder_combout\ = \cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(3),
	combout => \sys_clk_timer|control_register[3]~feeder_combout\);

-- Location: FF_X24_Y26_N13
\sys_clk_timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|control_register[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|control_register\(3));

-- Location: LCCOMB_X24_Y26_N0
\sys_clk_timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out\(3) = (\sys_clk_timer|read_mux_out[3]~36_combout\) # ((\sys_clk_timer|read_mux_out[3]~37_combout\) # ((\sys_clk_timer|Equal6~5_combout\ & \sys_clk_timer|control_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~5_combout\,
	datab => \sys_clk_timer|read_mux_out[3]~36_combout\,
	datac => \sys_clk_timer|read_mux_out[3]~37_combout\,
	datad => \sys_clk_timer|control_register\(3),
	combout => \sys_clk_timer|read_mux_out\(3));

-- Location: FF_X24_Y26_N1
\sys_clk_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(3));

-- Location: FF_X24_Y26_N11
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y26_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56_combout\);

-- Location: LCCOMB_X24_Y27_N8
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\ = (\cpu|M_st_data\(3) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(3),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: M9K_X22_Y19_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(3),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X28_Y28_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X28_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~24_combout\);

-- Location: LCCOMB_X28_Y28_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~24_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X28_Y28_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(3));

-- Location: FF_X24_Y26_N17
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X24_Y26_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X24_Y26_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~57_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~56_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(3),
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~57_combout\);

-- Location: FF_X24_Y26_N9
\cpu|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[3]~57_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(3));

-- Location: LCCOMB_X24_Y25_N24
\cpu|av_ld_data_aligned_or_div[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(19),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(3),
	combout => \cpu|av_ld_data_aligned_or_div[3]~3_combout\);

-- Location: FF_X17_Y25_N29
\sys_clk_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(11));

-- Location: LCCOMB_X17_Y25_N28
\sys_clk_timer|read_mux_out~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~16_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(11) & !\cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(11),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out~16_combout\);

-- Location: LCCOMB_X17_Y25_N22
\sys_clk_timer|counter_snapshot[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[27]~feeder_combout\ = \sys_clk_timer|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(27),
	combout => \sys_clk_timer|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X17_Y25_N23
\sys_clk_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[27]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(27));

-- Location: LCCOMB_X19_Y25_N26
\sys_clk_timer|read_mux_out[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[11]~15_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(11)) # ((\sys_clk_timer|period_h_register\(11) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(11) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(11),
	datac => \sys_clk_timer|period_l_register\(11),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[11]~15_combout\);

-- Location: LCCOMB_X17_Y25_N16
\sys_clk_timer|read_mux_out[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[11]~17_combout\ = (\sys_clk_timer|read_mux_out~16_combout\) # ((\sys_clk_timer|read_mux_out[11]~15_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~3_combout\,
	datab => \sys_clk_timer|read_mux_out~16_combout\,
	datac => \sys_clk_timer|counter_snapshot\(27),
	datad => \sys_clk_timer|read_mux_out[11]~15_combout\,
	combout => \sys_clk_timer|read_mux_out[11]~17_combout\);

-- Location: FF_X17_Y25_N17
\sys_clk_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[11]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(11));

-- Location: FF_X29_Y25_N31
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X29_Y25_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11) & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11) & \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28_combout\);

-- Location: LCCOMB_X26_Y28_N0
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\ = (\cpu|M_st_data\(11) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(11),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: M9K_X33_Y31_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X27_Y28_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(11));

-- Location: FF_X29_Y25_N13
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X29_Y25_N12
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X29_Y25_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~29_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(11) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~28_combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(11),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~29_combout\);

-- Location: FF_X29_Y25_N11
\cpu|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[11]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(11));

-- Location: LCCOMB_X25_Y25_N24
\cpu|av_ld_data_aligned_or_div[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(27),
	datab => \cpu|d_readdata_d1\(11),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[11]~11_combout\);

-- Location: FF_X24_Y25_N25
\cpu|av_ld_data_aligned_or_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[3]~3_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(3));

-- Location: LCCOMB_X23_Y25_N14
\cpu|M_wr_data_unfiltered[3]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(3),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(3),
	combout => \cpu|M_wr_data_unfiltered[3]~25_combout\);

-- Location: LCCOMB_X23_Y23_N16
\cpu|M_wr_data_unfiltered[3]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_wr_data_unfiltered[3]~25_combout\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(3),
	combout => \cpu|M_wr_data_unfiltered[3]~26_combout\);

-- Location: LCCOMB_X23_Y22_N10
\cpu|E_src2_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \cpu|W_wr_data\(13),
	combout => \cpu|E_src2_prelim[13]~14_combout\);

-- Location: FF_X23_Y22_N11
\cpu|E_src2_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[13]~14_combout\,
	asdata => \cpu|M_wr_data_unfiltered[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(13));

-- Location: LCCOMB_X23_Y22_N14
\cpu|M_st_data[13]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(13),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[13]~25_combout\);

-- Location: LCCOMB_X27_Y24_N24
\cpu|M_st_data[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(13),
	datab => \cpu|M_st_data[13]~25_combout\,
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[13]~6_combout\,
	combout => \cpu|M_st_data[13]~19_combout\);

-- Location: LCCOMB_X27_Y24_N20
\cpu|M_st_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[13]~19_combout\,
	combout => \cpu|M_st_data[13]~feeder_combout\);

-- Location: FF_X27_Y24_N21
\cpu|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[13]~feeder_combout\,
	asdata => \cpu|M_st_data[21]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(13));

-- Location: LCCOMB_X32_Y26_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(13),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\);

-- Location: FF_X32_Y26_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X36_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~83_combout\);

-- Location: FF_X36_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~83_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X35_Y24_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(16),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X32_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(13),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X32_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X32_Y26_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(13),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(13),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X34_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~79_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(15),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X34_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X34_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(14),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X34_Y27_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X32_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(14),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X32_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X35_Y24_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(14),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X35_Y24_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~77_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(15),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X35_Y24_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~78_combout\,
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X35_Y24_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(15),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X35_Y24_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X34_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(15),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X34_Y28_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X34_Y28_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(15),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCCOMB_X29_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~67_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCCOMB_X35_Y24_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\);

-- Location: FF_X29_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~68_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X35_Y24_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(16),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X35_Y24_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X32_Y26_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(16),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X32_Y26_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X32_Y26_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[13]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(13),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(13),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[13]~23_combout\);

-- Location: LCCOMB_X34_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(22),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X34_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X34_Y28_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(19),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X34_Y28_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X34_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(19),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(19),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCCOMB_X29_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~55_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(21),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X29_Y27_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~56_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(20));

-- Location: FF_X32_Y29_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X32_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(20),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X32_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X32_Y26_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(20),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X29_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(22),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~53_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X29_Y27_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~54_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X32_Y29_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(21),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X32_Y29_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCCOMB_X32_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(21),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X32_Y27_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X28_Y29_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(21),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(21),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCCOMB_X29_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~63_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(23),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X29_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X30_Y27_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(22),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X30_Y27_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X29_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(22),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X29_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X29_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(22),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCCOMB_X29_Y27_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~69_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X29_Y27_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(23));

-- Location: FF_X35_Y27_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(23),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X32_Y26_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(23),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X32_Y26_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X28_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~26_combout\);

-- Location: LCCOMB_X28_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~26_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X28_Y28_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(2));

-- Location: FF_X24_Y26_N15
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y26_N14
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & 
-- !\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X24_Y26_N2
\jtag_uart|av_readdata[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[2]~6_combout\ = (\jtag_uart|read_0~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|read_0~q\,
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \jtag_uart|av_readdata[2]~6_combout\);

-- Location: FF_X24_Y26_N3
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X19_Y24_N20
\sys_clk_timer|read_mux_out[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[2]~38_combout\ = (\sys_clk_timer|period_l_register\(2) & (((\sys_clk_timer|period_h_register\(2) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(2) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(2) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(2),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(2),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[2]~38_combout\);

-- Location: FF_X19_Y26_N23
\sys_clk_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(18));

-- Location: LCCOMB_X19_Y26_N24
\sys_clk_timer|counter_snapshot[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[2]~6_combout\ = !\sys_clk_timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|internal_counter\(2),
	combout => \sys_clk_timer|counter_snapshot[2]~6_combout\);

-- Location: FF_X19_Y26_N25
\sys_clk_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(2));

-- Location: LCCOMB_X19_Y26_N22
\sys_clk_timer|read_mux_out[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[2]~39_combout\ = (\sys_clk_timer|Equal6~3_combout\ & ((\sys_clk_timer|counter_snapshot\(18)) # ((\sys_clk_timer|Equal6~4_combout\ & \sys_clk_timer|counter_snapshot\(2))))) # (!\sys_clk_timer|Equal6~3_combout\ & 
-- (\sys_clk_timer|Equal6~4_combout\ & ((\sys_clk_timer|counter_snapshot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~3_combout\,
	datab => \sys_clk_timer|Equal6~4_combout\,
	datac => \sys_clk_timer|counter_snapshot\(18),
	datad => \sys_clk_timer|counter_snapshot\(2),
	combout => \sys_clk_timer|read_mux_out[2]~39_combout\);

-- Location: LCCOMB_X20_Y23_N16
\sys_clk_timer|control_register[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|control_register[2]~feeder_combout\ = \cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data\(2),
	combout => \sys_clk_timer|control_register[2]~feeder_combout\);

-- Location: FF_X20_Y23_N17
\sys_clk_timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|control_register[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|control_register\(2));

-- Location: LCCOMB_X24_Y26_N26
\sys_clk_timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out\(2) = (\sys_clk_timer|read_mux_out[2]~38_combout\) # ((\sys_clk_timer|read_mux_out[2]~39_combout\) # ((\sys_clk_timer|Equal6~5_combout\ & \sys_clk_timer|control_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[2]~38_combout\,
	datab => \sys_clk_timer|read_mux_out[2]~39_combout\,
	datac => \sys_clk_timer|Equal6~5_combout\,
	datad => \sys_clk_timer|control_register\(2),
	combout => \sys_clk_timer|read_mux_out\(2));

-- Location: FF_X24_Y26_N27
\sys_clk_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(2));

-- Location: FF_X24_Y26_N25
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X24_Y26_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60_combout\);

-- Location: LCCOMB_X24_Y26_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~61_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(2) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(2),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~60_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~61_combout\);

-- Location: FF_X24_Y26_N19
\cpu|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[2]~61_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(2));

-- Location: LCCOMB_X24_Y25_N2
\cpu|av_ld_data_aligned_or_div[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(2),
	datab => \cpu|d_readdata_d1\(18),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[2]~2_combout\);

-- Location: FF_X24_Y25_N3
\cpu|av_ld_data_aligned_or_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[2]~2_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(2));

-- Location: LCCOMB_X23_Y25_N24
\cpu|M_wr_data_unfiltered[2]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|av_ld_data_aligned_or_div\(2),
	combout => \cpu|M_wr_data_unfiltered[2]~27_combout\);

-- Location: LCCOMB_X23_Y24_N30
\cpu|M_wr_data_unfiltered[2]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[2]~27_combout\,
	datab => \cpu|M_shift_rot_result\(2),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[2]~28_combout\);

-- Location: LCCOMB_X21_Y19_N24
\cpu|E_src2_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \cpu|W_wr_data\(12),
	combout => \cpu|E_src2_prelim[12]~13_combout\);

-- Location: FF_X21_Y19_N25
\cpu|E_src2_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[12]~13_combout\,
	asdata => \cpu|M_wr_data_unfiltered[12]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(12));

-- Location: LCCOMB_X21_Y19_N18
\cpu|M_st_data[12]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[12]~26_combout\,
	datab => \cpu|E_src2_prelim\(12),
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[12]~8_combout\,
	combout => \cpu|M_st_data[12]~16_combout\);

-- Location: LCCOMB_X27_Y19_N0
\cpu|D_src2_imm[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(18),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[12]~4_combout\);

-- Location: FF_X27_Y19_N1
\cpu|E_src2_imm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[12]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(12));

-- Location: LCCOMB_X21_Y19_N28
\cpu|Add8|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_alu_subtract~q\,
	datab => \cpu|M_st_data[12]~16_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(12),
	combout => \cpu|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X21_Y19_N8
\cpu|E_arith_src2[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data[12]~16_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(12),
	combout => \cpu|E_arith_src2[12]~4_combout\);

-- Location: LCCOMB_X27_Y20_N30
\cpu|E_alu_result[12]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[12]~4_combout\,
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_src1[12]~4_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[12]~10_combout\);

-- Location: LCCOMB_X27_Y20_N24
\cpu|E_alu_result[12]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_alu_result[12]~10_combout\,
	datad => \cpu|E_extra_pc\(10),
	combout => \cpu|E_alu_result[12]~11_combout\);

-- Location: LCCOMB_X27_Y20_N14
\cpu|E_alu_result[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[13]~26_combout\,
	datab => \cpu|E_alu_result[12]~11_combout\,
	datac => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[12]~12_combout\);

-- Location: FF_X27_Y20_N15
\cpu|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[12]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(12));

-- Location: FF_X29_Y23_N23
\cpu|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_tag\(0));

-- Location: LCCOMB_X29_Y23_N22
\mm_interconnect_0|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48) = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & ((\cpu|M_alu_result\(12)) # ((\cpu|ic_fill_tag\(0) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (((\cpu|ic_fill_tag\(0) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|M_alu_result\(12),
	datac => \cpu|ic_fill_tag\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_data\(48));

-- Location: M9K_X22_Y17_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27_combout\ = (\onchip_mem|the_altsyncram|auto_generated|q_a\(28) & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(28) & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(28),
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27_combout\);

-- Location: LCCOMB_X27_Y25_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~72_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27_combout\) # ((!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~27_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~72_combout\);

-- Location: FF_X27_Y25_N21
\cpu|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[28]~72_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(28));

-- Location: LCCOMB_X26_Y25_N24
\cpu|av_ld_byte3_data[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(28),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte3_data[4]~3_combout\);

-- Location: FF_X26_Y25_N25
\cpu|av_ld_data_aligned_or_div[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[4]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X21_Y24_N8
\cpu|E_st_data[28]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|av_ld_data_aligned_or_div\(4),
	datad => \cpu|av_ld_data_aligned_or_div\(12),
	combout => \cpu|E_st_data[28]~24_combout\);

-- Location: LCCOMB_X21_Y24_N26
\cpu|E_st_data[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|E_iw\(3),
	datac => \cpu|M_alu_result\(12),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[28]~25_combout\);

-- Location: LCCOMB_X21_Y24_N4
\cpu|E_st_data[28]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[28]~24_combout\,
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[28]~25_combout\,
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|E_st_data[28]~26_combout\);

-- Location: LCCOMB_X21_Y24_N22
\cpu|E_st_data[28]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(28),
	datab => \cpu|E_st_data[28]~26_combout\,
	datac => \cpu|M_alu_result\(28),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[28]~27_combout\);

-- Location: LCCOMB_X21_Y24_N24
\cpu|E_st_data[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(4),
	datab => \cpu|E_iw\(3),
	datac => \cpu|M_shift_rot_result\(12),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[28]~28_combout\);

-- Location: LCCOMB_X21_Y24_N2
\cpu|E_st_data[28]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_st_data[28]~28_combout\,
	datac => \cpu|E_iw\(4),
	datad => \cpu|M_shift_rot_result\(28),
	combout => \cpu|E_st_data[28]~29_combout\);

-- Location: LCCOMB_X21_Y24_N18
\cpu|M_st_data[28]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[28]~27_combout\,
	datab => \cpu|E_st_data[28]~29_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[28]~17_combout\);

-- Location: LCCOMB_X21_Y24_N12
\cpu|E_st_data[28]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(12),
	datab => \cpu|E_iw\(3),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_src2_prelim\(4),
	combout => \cpu|E_st_data[28]~30_combout\);

-- Location: LCCOMB_X21_Y24_N30
\cpu|E_st_data[28]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_src2_prelim\(28),
	datad => \cpu|E_st_data[28]~30_combout\,
	combout => \cpu|E_st_data[28]~31_combout\);

-- Location: FF_X21_Y24_N19
\cpu|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[28]~17_combout\,
	asdata => \cpu|E_st_data[28]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(28));

-- Location: LCCOMB_X26_Y28_N28
\mm_interconnect_0|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(28),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\);

-- Location: FF_X26_Y28_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X29_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[28]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(28),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[28]~10_combout\);

-- Location: LCCOMB_X30_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(10),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X30_Y28_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X31_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X31_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(9),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~57_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X31_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~58_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X30_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X30_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X32_Y27_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(8),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X32_Y27_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X31_Y27_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(8),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCCOMB_X31_Y27_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~65_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(10),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X31_Y27_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X35_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(9),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X35_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X32_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(9),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X32_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X26_Y28_N30
\mm_interconnect_0|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\ = (\cpu|M_st_data\(6) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(6),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\);

-- Location: FF_X26_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X31_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(6),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(6),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[6]~15_combout\);

-- Location: LCCOMB_X30_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[5]~4_combout\);

-- Location: FF_X30_Y28_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[5]~4_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X32_Y24_N12
\mm_interconnect_0|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\ = (\cpu|M_st_data\(5) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(5),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X32_Y24_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X32_Y24_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(5),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[5]~9_combout\);

-- Location: LCCOMB_X34_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[4]~3_combout\);

-- Location: FF_X34_Y28_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[4]~3_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X32_Y24_N0
\mm_interconnect_0|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\);

-- Location: FF_X32_Y24_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X32_Y24_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: LCCOMB_X30_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[2]~1_combout\);

-- Location: FF_X30_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[2]~1_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(5),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X31_Y28_N16
\mm_interconnect_0|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(2),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\);

-- Location: FF_X31_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X31_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(2),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(2),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X30_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: FF_X30_Y28_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[3]~2_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(6),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X35_Y24_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X35_Y24_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X34_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X34_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X34_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X34_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~11_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X34_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X35_Y24_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X35_Y24_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X32_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X32_Y27_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X28_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X34_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(3),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~14_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X34_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X34_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X34_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X32_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(2),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X32_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X31_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(2),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X31_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(4),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~16_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X31_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(3));

-- Location: FF_X34_Y27_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(3),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X34_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X34_Y28_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X31_Y27_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X31_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~18_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(5),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: FF_X31_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~19_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X30_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X30_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X28_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X28_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X28_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(1),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X27_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X27_Y28_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(27));

-- Location: FF_X27_Y25_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X27_Y25_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~73_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30_combout\) # ((!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~30_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~73_combout\);

-- Location: FF_X27_Y25_N23
\cpu|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[27]~73_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(27));

-- Location: LCCOMB_X26_Y25_N26
\cpu|av_ld_byte3_data[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(27),
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|av_sign_bit~2_combout\,
	combout => \cpu|av_ld_byte3_data[3]~4_combout\);

-- Location: FF_X26_Y25_N27
\cpu|av_ld_data_aligned_or_div[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(27));

-- Location: LCCOMB_X23_Y25_N20
\cpu|M_wr_data_unfiltered[27]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(27),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(27),
	combout => \cpu|M_wr_data_unfiltered[27]~41_combout\);

-- Location: LCCOMB_X23_Y21_N2
\cpu|M_wr_data_unfiltered[27]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(27),
	datac => \cpu|M_wr_data_unfiltered[27]~41_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[27]~42_combout\);

-- Location: FF_X23_Y21_N3
\cpu|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[27]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(27));

-- Location: LCCOMB_X23_Y19_N20
\cpu|E_src1_prelim[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(27),
	datab => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \cpu|D_src1_hazard_W~combout\,
	combout => \cpu|E_src1_prelim[27]~27_combout\);

-- Location: FF_X23_Y19_N21
\cpu|E_src1_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[27]~27_combout\,
	asdata => \cpu|M_wr_data_unfiltered[27]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(27));

-- Location: LCCOMB_X23_Y21_N6
\cpu|E_src1[27]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(27),
	datac => \cpu|M_wr_data_unfiltered[27]~42_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[27]~22_combout\);

-- Location: LCCOMB_X26_Y19_N30
\cpu|E_arith_src2[27]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_arith_src2[27]~24_combout\,
	datad => \cpu|E_src2_imm\(27),
	combout => \cpu|E_arith_src2[27]~25_combout\);

-- Location: LCCOMB_X25_Y19_N18
\cpu|E_alu_result[27]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_arith_src2[27]~25_combout\,
	datad => \cpu|E_src1[27]~22_combout\,
	combout => \cpu|E_alu_result[27]~51_combout\);

-- Location: LCCOMB_X26_Y22_N22
\cpu|E_alu_result[27]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[28]~56_combout\,
	datab => \cpu|E_alu_result[27]~51_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[27]~52_combout\);

-- Location: FF_X26_Y22_N23
\cpu|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[27]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(27));

-- Location: LCCOMB_X23_Y25_N0
\cpu|E_st_data[27]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|M_alu_result\(3),
	datad => \cpu|M_alu_result\(11),
	combout => \cpu|E_st_data[27]~33_combout\);

-- Location: LCCOMB_X23_Y25_N10
\cpu|E_st_data[27]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(27),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[27]~33_combout\,
	combout => \cpu|E_st_data[27]~34_combout\);

-- Location: FF_X25_Y25_N25
\cpu|av_ld_data_aligned_or_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	asdata => \cpu|av_fill_bit~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(11));

-- Location: LCCOMB_X23_Y25_N30
\cpu|E_st_data[27]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|av_ld_data_aligned_or_div\(11),
	datad => \cpu|av_ld_data_aligned_or_div\(3),
	combout => \cpu|E_st_data[27]~32_combout\);

-- Location: LCCOMB_X23_Y25_N12
\cpu|E_st_data[27]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[27]~34_combout\,
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|E_st_data[27]~32_combout\,
	datad => \cpu|av_ld_data_aligned_or_div\(27),
	combout => \cpu|E_st_data[27]~35_combout\);

-- Location: LCCOMB_X23_Y23_N14
\cpu|E_st_data[27]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|M_shift_rot_result\(11),
	datac => \cpu|E_iw\(4),
	datad => \cpu|M_shift_rot_result\(3),
	combout => \cpu|E_st_data[27]~36_combout\);

-- Location: LCCOMB_X23_Y23_N24
\cpu|E_st_data[27]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(27),
	datab => \cpu|E_st_data[27]~36_combout\,
	datac => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[27]~37_combout\);

-- Location: LCCOMB_X23_Y23_N28
\cpu|M_st_data[27]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[27]~35_combout\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|E_st_data[27]~37_combout\,
	combout => \cpu|M_st_data[27]~14_combout\);

-- Location: FF_X23_Y23_N3
\cpu|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(11));

-- Location: LCCOMB_X21_Y22_N0
\cpu|E_src2_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|W_wr_data\(11),
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu|E_src2_prelim[11]~12_combout\);

-- Location: FF_X21_Y22_N1
\cpu|E_src2_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[11]~12_combout\,
	asdata => \cpu|M_wr_data_unfiltered[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(11));

-- Location: LCCOMB_X23_Y22_N0
\cpu|E_src2_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \cpu|W_wr_data\(3),
	combout => \cpu|E_src2_prelim[3]~4_combout\);

-- Location: FF_X23_Y22_N1
\cpu|E_src2_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[3]~4_combout\,
	asdata => \cpu|M_wr_data_unfiltered[3]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(3));

-- Location: LCCOMB_X23_Y23_N10
\cpu|E_st_data[27]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_src2_prelim\(11),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_src2_prelim\(3),
	combout => \cpu|E_st_data[27]~38_combout\);

-- Location: LCCOMB_X23_Y23_N4
\cpu|E_st_data[27]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_prelim\(27),
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_st_data[27]~38_combout\,
	combout => \cpu|E_st_data[27]~39_combout\);

-- Location: FF_X23_Y23_N29
\cpu|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[27]~14_combout\,
	asdata => \cpu|E_st_data[27]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(27));

-- Location: LCCOMB_X26_Y27_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(27),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: M9K_X22_Y11_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y25_N30
\mm_interconnect_0|rsp_xbar_mux|src_data[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(27) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(27) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(27) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(27),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(27));

-- Location: FF_X27_Y25_N31
\cpu|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(27));

-- Location: LCCOMB_X21_Y20_N4
\cpu|E_src1_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(11),
	combout => \cpu|E_src1_prelim[11]~12_combout\);

-- Location: FF_X21_Y20_N5
\cpu|E_src1_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[11]~12_combout\,
	asdata => \cpu|M_wr_data_unfiltered[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(11));

-- Location: LCCOMB_X23_Y23_N12
\cpu|E_src1[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(11),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[11]~11_combout\,
	combout => \cpu|E_src1[11]~5_combout\);

-- Location: LCCOMB_X25_Y23_N4
\cpu|E_arith_src2[11]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(11),
	combout => \cpu|E_arith_src2[11]~5_combout\);

-- Location: LCCOMB_X23_Y23_N26
\cpu|E_arith_src2[11]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[11]~5_combout\,
	datab => \cpu|E_src2_prelim\(11),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|M_wr_data_unfiltered[11]~11_combout\,
	combout => \cpu|E_arith_src2[11]~6_combout\);

-- Location: LCCOMB_X23_Y23_N20
\cpu|E_alu_result[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[11]~5_combout\,
	datab => \cpu|E_compare_op\(1),
	datac => \cpu|E_arith_src2[11]~6_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[11]~14_combout\);

-- Location: FF_X31_Y22_N19
\cpu|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(9));

-- Location: FF_X30_Y22_N21
\cpu|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(9));

-- Location: LCCOMB_X25_Y22_N22
\cpu|D_extra_pc[9]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_br_taken_waddr_partial\(9),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_pc_plus_one\(9),
	combout => \cpu|D_extra_pc[9]~5_combout\);

-- Location: FF_X25_Y22_N23
\cpu|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[9]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(9));

-- Location: LCCOMB_X25_Y22_N0
\cpu|E_alu_result[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_extra_pc\(9),
	datab => \cpu|E_ctrl_retaddr~q\,
	datac => \cpu|Add8|auto_generated|result_int[12]~24_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[11]~13_combout\);

-- Location: LCCOMB_X25_Y22_N16
\cpu|E_alu_result[11]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_alu_result[11]~14_combout\,
	datad => \cpu|E_alu_result[11]~13_combout\,
	combout => \cpu|E_alu_result[11]~15_combout\);

-- Location: FF_X25_Y22_N17
\cpu|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[11]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(11));

-- Location: LCCOMB_X25_Y22_N24
\cpu|M_wr_data_unfiltered[11]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot~q\,
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|av_ld_data_aligned_or_div\(11),
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|M_wr_data_unfiltered[11]~10_combout\);

-- Location: LCCOMB_X23_Y23_N0
\cpu|M_st_data[11]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(11),
	datac => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[11]~27_combout\);

-- Location: LCCOMB_X23_Y23_N8
\cpu|M_st_data[11]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[11]~10_combout\,
	datab => \cpu|E_src2_prelim\(11),
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_st_data[11]~27_combout\,
	combout => \cpu|M_st_data[11]~13_combout\);

-- Location: LCCOMB_X26_Y23_N12
\cpu|M_st_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[11]~13_combout\,
	combout => \cpu|M_st_data[11]~feeder_combout\);

-- Location: FF_X26_Y23_N13
\cpu|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[11]~feeder_combout\,
	asdata => \cpu|M_st_data[19]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(11));

-- Location: LCCOMB_X26_Y28_N26
\mm_interconnect_0|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\ = (\cpu|M_st_data\(11) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(11),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\);

-- Location: FF_X26_Y28_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X32_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(14),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X32_Y28_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X34_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[11]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(11),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(11),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[11]~25_combout\);

-- Location: LCCOMB_X28_Y29_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X28_Y29_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(21));

-- Location: FF_X29_Y26_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X29_Y26_N8
\mm_interconnect_0|rsp_xbar_mux|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(21) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(21)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(21),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(21));

-- Location: FF_X29_Y26_N9
\cpu|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(21));

-- Location: LCCOMB_X21_Y18_N2
\cpu|E_src1_prelim[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(26),
	combout => \cpu|E_src1_prelim[26]~26_combout\);

-- Location: FF_X21_Y18_N3
\cpu|E_src1_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[26]~26_combout\,
	asdata => \cpu|M_wr_data_unfiltered[26]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(26));

-- Location: LCCOMB_X21_Y18_N0
\cpu|E_src1[26]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[26]~44_combout\,
	datad => \cpu|E_src1_prelim\(26),
	combout => \cpu|E_src1[26]~23_combout\);

-- Location: LCCOMB_X24_Y19_N12
\cpu|E_arith_src2[26]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_arith_src2[26]~26_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(26),
	combout => \cpu|E_arith_src2[26]~27_combout\);

-- Location: LCCOMB_X24_Y19_N26
\cpu|E_alu_result[26]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_src1[26]~23_combout\,
	datac => \cpu|E_arith_src2[26]~27_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[26]~53_combout\);

-- Location: LCCOMB_X24_Y19_N10
\cpu|E_alu_result[26]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[26]~53_combout\,
	datab => \cpu|E_alu_result~0_combout\,
	datac => \cpu|Add8|auto_generated|result_int[27]~54_combout\,
	datad => \cpu|E_ctrl_logic~q\,
	combout => \cpu|E_alu_result[26]~54_combout\);

-- Location: FF_X24_Y19_N11
\cpu|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[26]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(26));

-- Location: LCCOMB_X23_Y25_N6
\cpu|E_st_data[26]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|av_ld_data_aligned_or_div\(10),
	datac => \cpu|E_iw\(4),
	datad => \cpu|av_ld_data_aligned_or_div\(2),
	combout => \cpu|E_st_data[26]~40_combout\);

-- Location: LCCOMB_X23_Y25_N8
\cpu|E_st_data[26]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|M_alu_result\(2),
	datad => \cpu|M_alu_result\(10),
	combout => \cpu|E_st_data[26]~41_combout\);

-- Location: LCCOMB_X23_Y25_N18
\cpu|E_st_data[26]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[26]~40_combout\,
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[26]~41_combout\,
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|E_st_data[26]~42_combout\);

-- Location: LCCOMB_X24_Y19_N28
\cpu|E_st_data[26]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(26),
	datab => \cpu|E_st_data[26]~42_combout\,
	datac => \cpu|av_ld_data_aligned_or_div\(26),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[26]~43_combout\);

-- Location: LCCOMB_X24_Y19_N0
\cpu|M_st_data[26]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[26]~45_combout\,
	datab => \cpu|E_st_data[26]~43_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[26]~11_combout\);

-- Location: LCCOMB_X23_Y24_N6
\cpu|E_st_data[26]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(2),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_src2_prelim\(10),
	datad => \cpu|E_iw\(3),
	combout => \cpu|E_st_data[26]~46_combout\);

-- Location: LCCOMB_X24_Y19_N8
\cpu|E_st_data[26]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_prelim\(26),
	datac => \cpu|E_st_data[26]~46_combout\,
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[26]~47_combout\);

-- Location: FF_X24_Y19_N1
\cpu|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[26]~11_combout\,
	asdata => \cpu|E_st_data[26]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(26));

-- Location: LCCOMB_X26_Y28_N2
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(26),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: M9K_X33_Y17_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y25_N24
\mm_interconnect_0|rsp_xbar_mux|src_data[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(26) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(26))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(26),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(26));

-- Location: FF_X30_Y25_N25
\cpu|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(26));

-- Location: M9K_X33_Y23_N0
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|i_readdatavalid_d1~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \cpu|i_readdatavalid_d1~q\,
	ena1 => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y24_N31
\cpu|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[2]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(2));

-- Location: LCCOMB_X23_Y24_N12
\cpu|E_src2_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \cpu|W_wr_data\(2),
	combout => \cpu|E_src2_prelim[2]~3_combout\);

-- Location: FF_X23_Y24_N13
\cpu|E_src2_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[2]~3_combout\,
	asdata => \cpu|M_wr_data_unfiltered[2]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(2));

-- Location: LCCOMB_X23_Y24_N0
\cpu|M_st_data[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(2),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[18]~36_combout\);

-- Location: LCCOMB_X23_Y24_N14
\cpu|M_st_data[18]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(2),
	datab => \cpu|M_st_data[18]~36_combout\,
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[2]~27_combout\,
	combout => \cpu|M_st_data[18]~9_combout\);

-- Location: FF_X23_Y24_N15
\cpu|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[18]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(2));

-- Location: LCCOMB_X26_Y27_N28
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\ = (\cpu|M_st_data\(2) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(2),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M9K_X22_Y30_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y26_N30
\mm_interconnect_0|rsp_xbar_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(2) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(2) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(2) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(2),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(2));

-- Location: FF_X24_Y26_N31
\cpu|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(2));

-- Location: FF_X24_Y22_N17
\cpu|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[9]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(9));

-- Location: LCCOMB_X23_Y20_N2
\cpu|E_src1_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(9),
	combout => \cpu|E_src1_prelim[9]~10_combout\);

-- Location: FF_X23_Y20_N3
\cpu|E_src1_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[9]~10_combout\,
	asdata => \cpu|M_wr_data_unfiltered[9]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(9));

-- Location: LCCOMB_X24_Y22_N18
\cpu|E_src1[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(9),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[9]~15_combout\,
	combout => \cpu|E_src1[9]~7_combout\);

-- Location: LCCOMB_X25_Y22_N18
\cpu|E_alu_result[9]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~0_combout\,
	datab => \cpu|E_ctrl_retaddr~q\,
	datac => \cpu|E_extra_pc\(7),
	datad => \cpu|Add8|auto_generated|result_int[10]~20_combout\,
	combout => \cpu|E_alu_result[9]~19_combout\);

-- Location: LCCOMB_X26_Y23_N20
\cpu|E_arith_src2[9]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[9]~7_combout\,
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(9),
	combout => \cpu|E_arith_src2[9]~8_combout\);

-- Location: LCCOMB_X26_Y23_N30
\cpu|E_alu_result[9]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_arith_src2[9]~8_combout\,
	datac => \cpu|E_src1[9]~7_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[9]~20_combout\);

-- Location: LCCOMB_X25_Y22_N26
\cpu|E_alu_result[9]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datab => \cpu|E_alu_result[9]~19_combout\,
	datac => \cpu|E_alu_result[9]~20_combout\,
	combout => \cpu|E_alu_result[9]~21_combout\);

-- Location: FF_X25_Y22_N27
\cpu|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[9]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(9));

-- Location: LCCOMB_X25_Y22_N12
\cpu|E_st_data[25]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(9),
	datab => \cpu|E_iw\(4),
	datac => \cpu|M_alu_result\(1),
	datad => \cpu|E_iw\(3),
	combout => \cpu|E_st_data[25]~49_combout\);

-- Location: LCCOMB_X25_Y22_N10
\cpu|E_st_data[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[25]~49_combout\,
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|E_iw\(4),
	datad => \cpu|M_alu_result\(25),
	combout => \cpu|E_st_data[25]~50_combout\);

-- Location: LCCOMB_X26_Y27_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\ = (\cpu|M_st_data\(1) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: M9K_X22_Y28_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y24_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(1)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65_combout\);

-- Location: LCCOMB_X19_Y24_N0
\sys_clk_timer|read_mux_out[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[1]~40_combout\ = (\sys_clk_timer|period_l_register\(1) & (((\sys_clk_timer|period_h_register\(1) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(1) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(1) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(1),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(1),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[1]~40_combout\);

-- Location: LCCOMB_X19_Y26_N12
\sys_clk_timer|counter_snapshot[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[1]~7_combout\ = !\sys_clk_timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(1),
	combout => \sys_clk_timer|counter_snapshot[1]~7_combout\);

-- Location: FF_X19_Y26_N13
\sys_clk_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(1));

-- Location: FF_X19_Y26_N3
\sys_clk_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(17));

-- Location: LCCOMB_X19_Y26_N2
\sys_clk_timer|read_mux_out[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[1]~41_combout\ = (\sys_clk_timer|counter_snapshot\(1) & ((\sys_clk_timer|Equal6~4_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(17))))) # (!\sys_clk_timer|counter_snapshot\(1) & 
-- (\sys_clk_timer|Equal6~3_combout\ & (\sys_clk_timer|counter_snapshot\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(1),
	datab => \sys_clk_timer|Equal6~3_combout\,
	datac => \sys_clk_timer|counter_snapshot\(17),
	datad => \sys_clk_timer|Equal6~4_combout\,
	combout => \sys_clk_timer|read_mux_out[1]~41_combout\);

-- Location: LCCOMB_X20_Y23_N22
\sys_clk_timer|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|Equal6~0_combout\ = (!\cpu|M_alu_result\(3) & !\cpu|M_alu_result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_alu_result\(3),
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|Equal6~0_combout\);

-- Location: LCCOMB_X20_Y23_N14
\sys_clk_timer|read_mux_out[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[1]~42_combout\ = (\sys_clk_timer|Equal6~0_combout\ & ((\cpu|M_alu_result\(2) & ((\sys_clk_timer|control_register\(1)))) # (!\cpu|M_alu_result\(2) & (\sys_clk_timer|counter_is_running~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \sys_clk_timer|counter_is_running~q\,
	datac => \sys_clk_timer|Equal6~0_combout\,
	datad => \sys_clk_timer|control_register\(1),
	combout => \sys_clk_timer|read_mux_out[1]~42_combout\);

-- Location: LCCOMB_X25_Y26_N22
\sys_clk_timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out\(1) = (\sys_clk_timer|read_mux_out[1]~40_combout\) # ((\sys_clk_timer|read_mux_out[1]~41_combout\) # (\sys_clk_timer|read_mux_out[1]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sys_clk_timer|read_mux_out[1]~40_combout\,
	datac => \sys_clk_timer|read_mux_out[1]~41_combout\,
	datad => \sys_clk_timer|read_mux_out[1]~42_combout\,
	combout => \sys_clk_timer|read_mux_out\(1));

-- Location: FF_X25_Y26_N23
\sys_clk_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(1));

-- Location: FF_X25_Y26_N9
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y26_N24
\jtag_uart|av_readdata[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[1]~7_combout\ = (\jtag_uart|read_0~q\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\jtag_uart|read_0~q\ & ((\jtag_uart|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datab => \jtag_uart|ien_AE~q\,
	datac => \jtag_uart|read_0~q\,
	combout => \jtag_uart|av_readdata[1]~7_combout\);

-- Location: FF_X25_Y26_N25
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y26_N8
\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64_combout\);

-- Location: LCCOMB_X25_Y26_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~66_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~65_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~64_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~66_combout\);

-- Location: FF_X25_Y26_N31
\cpu|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(1));

-- Location: LCCOMB_X24_Y25_N28
\cpu|av_ld_data_aligned_or_div[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(1),
	datab => \cpu|d_readdata_d1\(17),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[1]~1_combout\);

-- Location: FF_X24_Y25_N29
\cpu|av_ld_data_aligned_or_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[1]~1_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X25_Y22_N8
\cpu|E_st_data[25]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|av_ld_data_aligned_or_div\(9),
	datad => \cpu|av_ld_data_aligned_or_div\(1),
	combout => \cpu|E_st_data[25]~48_combout\);

-- Location: LCCOMB_X25_Y22_N28
\cpu|E_st_data[25]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[25]~50_combout\,
	datab => \cpu|E_st_data[25]~48_combout\,
	datac => \cpu|av_ld_data_aligned_or_div\(25),
	datad => \cpu|av_ld_or_div_done~q\,
	combout => \cpu|E_st_data[25]~51_combout\);

-- Location: LCCOMB_X23_Y23_N22
\cpu|M_st_data[25]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[25]~53_combout\,
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|E_st_data[25]~51_combout\,
	combout => \cpu|M_st_data[25]~8_combout\);

-- Location: LCCOMB_X23_Y22_N28
\cpu|E_src2_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \cpu|W_wr_data\(9),
	combout => \cpu|E_src2_prelim[9]~10_combout\);

-- Location: FF_X23_Y22_N29
\cpu|E_src2_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[9]~10_combout\,
	asdata => \cpu|M_wr_data_unfiltered[9]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(9));

-- Location: LCCOMB_X26_Y22_N4
\cpu|E_st_data[25]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_src2_prelim\(9),
	datac => \cpu|E_src2_prelim\(1),
	datad => \cpu|E_iw\(4),
	combout => \cpu|E_st_data[25]~54_combout\);

-- Location: LCCOMB_X24_Y23_N14
\cpu|E_st_data[25]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(4),
	datab => \cpu|E_src2_prelim\(25),
	datad => \cpu|E_st_data[25]~54_combout\,
	combout => \cpu|E_st_data[25]~55_combout\);

-- Location: FF_X23_Y23_N23
\cpu|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[25]~8_combout\,
	asdata => \cpu|E_st_data[25]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(25));

-- Location: LCCOMB_X26_Y27_N24
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\ = (\cpu|M_st_data\(25) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_st_data\(25),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M9K_X22_Y23_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y25_N28
\mm_interconnect_0|rsp_xbar_mux|src_data[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(25) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(25) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(25) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(25),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(25));

-- Location: FF_X29_Y25_N29
\cpu|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(25));

-- Location: LCCOMB_X23_Y21_N8
\cpu|E_src2_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|W_wr_data\(31),
	combout => \cpu|E_src2_prelim[31]~31_combout\);

-- Location: FF_X23_Y21_N9
\cpu|E_src2_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[31]~31_combout\,
	asdata => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(31));

-- Location: LCCOMB_X32_Y19_N12
\cpu|E_src2[31]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_src2_prelim\(31),
	datac => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_src2[31]~0_combout\);

-- Location: LCCOMB_X32_Y19_N28
\cpu|E_src2[31]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|E_src2_imm\(31),
	combout => \cpu|E_src2[31]~2_combout\);

-- Location: LCCOMB_X32_Y19_N14
\cpu|Add8|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2[31]~0_combout\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_ctrl_alu_signed_comparison~q\,
	datad => \cpu|E_src2[31]~2_combout\,
	combout => \cpu|Add8|auto_generated|_~17_combout\);

-- Location: LCCOMB_X26_Y19_N16
\cpu|Add8|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_ctrl_alu_subtract~q\,
	cin => \cpu|Add8|auto_generated|result_int[32]~65\,
	combout => \cpu|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X23_Y24_N16
\cpu|E_arith_src2[10]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_imm\(10),
	datac => \cpu|E_ctrl_src2_choose_imm~q\,
	datad => \cpu|M_st_data[10]~10_combout\,
	combout => \cpu|E_arith_src2[10]~7_combout\);

-- Location: LCCOMB_X27_Y24_N10
\cpu|E_arith_src2[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src2_imm\(5),
	datac => \cpu|M_st_data[21]~18_combout\,
	datad => \cpu|E_ctrl_src2_choose_imm~q\,
	combout => \cpu|E_arith_src2[5]~12_combout\);

-- Location: LCCOMB_X25_Y21_N16
\cpu|Add10~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[0]~15_combout\,
	datab => \cpu|E_src1[0]~17_combout\,
	datad => VCC,
	cout => \cpu|Add10~1_cout\);

-- Location: LCCOMB_X25_Y21_N18
\cpu|Add10~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[1]~16_combout\,
	datab => \cpu|E_arith_src2[1]~16_combout\,
	datad => VCC,
	cin => \cpu|Add10~1_cout\,
	cout => \cpu|Add10~3_cout\);

-- Location: LCCOMB_X25_Y21_N20
\cpu|Add10~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[2]~17_combout\,
	datab => \cpu|E_src1[2]~15_combout\,
	datad => VCC,
	cin => \cpu|Add10~3_cout\,
	cout => \cpu|Add10~5_cout\);

-- Location: LCCOMB_X25_Y21_N22
\cpu|Add10~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[3]~14_combout\,
	datab => \cpu|E_arith_src2[3]~13_combout\,
	datad => VCC,
	cin => \cpu|Add10~5_cout\,
	cout => \cpu|Add10~7_cout\);

-- Location: LCCOMB_X25_Y21_N24
\cpu|Add10~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[4]~13_combout\,
	datab => \cpu|E_arith_src2[4]~14_combout\,
	datad => VCC,
	cin => \cpu|Add10~7_cout\,
	cout => \cpu|Add10~9_cout\);

-- Location: LCCOMB_X25_Y21_N26
\cpu|Add10~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[5]~12_combout\,
	datab => \cpu|E_src1[5]~12_combout\,
	datad => VCC,
	cin => \cpu|Add10~9_cout\,
	cout => \cpu|Add10~11_cout\);

-- Location: LCCOMB_X25_Y21_N28
\cpu|Add10~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[6]~11_combout\,
	datab => \cpu|E_src1[6]~11_combout\,
	datad => VCC,
	cin => \cpu|Add10~11_cout\,
	cout => \cpu|Add10~13_cout\);

-- Location: LCCOMB_X25_Y21_N30
\cpu|Add10~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[7]~10_combout\,
	datab => \cpu|E_arith_src2[7]~10_combout\,
	datad => VCC,
	cin => \cpu|Add10~13_cout\,
	cout => \cpu|Add10~15_cout\);

-- Location: LCCOMB_X25_Y20_N0
\cpu|Add10~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[8]~8_combout\,
	datab => \cpu|E_arith_src2[8]~9_combout\,
	datad => VCC,
	cin => \cpu|Add10~15_cout\,
	cout => \cpu|Add10~17_cout\);

-- Location: LCCOMB_X25_Y20_N2
\cpu|Add10~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[9]~8_combout\,
	datab => \cpu|E_src1[9]~7_combout\,
	datad => VCC,
	cin => \cpu|Add10~17_cout\,
	cout => \cpu|Add10~19_cout\);

-- Location: LCCOMB_X25_Y20_N4
\cpu|Add10~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[10]~6_combout\,
	datab => \cpu|E_arith_src2[10]~7_combout\,
	datad => VCC,
	cin => \cpu|Add10~19_cout\,
	cout => \cpu|Add10~21_cout\);

-- Location: LCCOMB_X25_Y20_N6
\cpu|Add10~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[11]~5_combout\,
	datab => \cpu|E_arith_src2[11]~6_combout\,
	datad => VCC,
	cin => \cpu|Add10~21_cout\,
	cout => \cpu|Add10~23_cout\);

-- Location: LCCOMB_X25_Y20_N8
\cpu|Add10~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[12]~4_combout\,
	datab => \cpu|E_arith_src2[12]~4_combout\,
	datad => VCC,
	cin => \cpu|Add10~23_cout\,
	cout => \cpu|Add10~25_cout\);

-- Location: LCCOMB_X25_Y20_N10
\cpu|Add10~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[13]~3_combout\,
	datab => \cpu|E_arith_src2[13]~3_combout\,
	datad => VCC,
	cin => \cpu|Add10~25_cout\,
	cout => \cpu|Add10~27_cout\);

-- Location: LCCOMB_X25_Y20_N12
\cpu|Add10~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[14]~2_combout\,
	datab => \cpu|E_src1[14]~2_combout\,
	datad => VCC,
	cin => \cpu|Add10~27_cout\,
	cout => \cpu|Add10~29_cout\);

-- Location: LCCOMB_X25_Y20_N14
\cpu|Add10~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[15]~1_combout\,
	datab => \cpu|E_src1[15]~1_combout\,
	datad => VCC,
	cin => \cpu|Add10~29_cout\,
	cout => \cpu|Add10~31_cout\);

-- Location: LCCOMB_X25_Y20_N16
\cpu|Add10~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[16]~0_combout\,
	datab => \cpu|E_arith_src2[16]~0_combout\,
	datad => VCC,
	cin => \cpu|Add10~31_cout\,
	cout => \cpu|Add10~33_cout\);

-- Location: LCCOMB_X25_Y20_N18
\cpu|Add10~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[17]~32_combout\,
	datab => \cpu|E_arith_src2[17]~38_combout\,
	datad => VCC,
	cin => \cpu|Add10~33_cout\,
	cout => \cpu|Add10~35_cout\);

-- Location: LCCOMB_X25_Y20_N20
\cpu|Add10~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[18]~37_combout\,
	datab => \cpu|E_src1[18]~31_combout\,
	datad => VCC,
	cin => \cpu|Add10~35_cout\,
	cout => \cpu|Add10~37_cout\);

-- Location: LCCOMB_X25_Y20_N22
\cpu|Add10~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[19]~30_combout\,
	datab => \cpu|E_arith_src2[19]~36_combout\,
	datad => VCC,
	cin => \cpu|Add10~37_cout\,
	cout => \cpu|Add10~39_cout\);

-- Location: LCCOMB_X25_Y20_N24
\cpu|Add10~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[20]~29_combout\,
	datab => \cpu|E_arith_src2[20]~35_combout\,
	datad => VCC,
	cin => \cpu|Add10~39_cout\,
	cout => \cpu|Add10~41_cout\);

-- Location: LCCOMB_X25_Y20_N26
\cpu|Add10~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[21]~34_combout\,
	datab => \cpu|E_src1[21]~28_combout\,
	datad => VCC,
	cin => \cpu|Add10~41_cout\,
	cout => \cpu|Add10~43_cout\);

-- Location: LCCOMB_X25_Y20_N28
\cpu|Add10~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[22]~33_combout\,
	datab => \cpu|E_src1[22]~27_combout\,
	datad => VCC,
	cin => \cpu|Add10~43_cout\,
	cout => \cpu|Add10~45_cout\);

-- Location: LCCOMB_X25_Y20_N30
\cpu|Add10~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[23]~26_combout\,
	datab => \cpu|E_arith_src2[23]~32_combout\,
	datad => VCC,
	cin => \cpu|Add10~45_cout\,
	cout => \cpu|Add10~47_cout\);

-- Location: LCCOMB_X25_Y19_N0
\cpu|Add10~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[24]~31_combout\,
	datab => \cpu|E_src1[24]~25_combout\,
	datad => VCC,
	cin => \cpu|Add10~47_cout\,
	cout => \cpu|Add10~49_cout\);

-- Location: LCCOMB_X25_Y19_N2
\cpu|Add10~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[25]~29_combout\,
	datab => \cpu|E_src1[25]~24_combout\,
	datad => VCC,
	cin => \cpu|Add10~49_cout\,
	cout => \cpu|Add10~51_cout\);

-- Location: LCCOMB_X25_Y19_N4
\cpu|Add10~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[26]~23_combout\,
	datab => \cpu|E_arith_src2[26]~27_combout\,
	datad => VCC,
	cin => \cpu|Add10~51_cout\,
	cout => \cpu|Add10~53_cout\);

-- Location: LCCOMB_X25_Y19_N6
\cpu|Add10~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[27]~25_combout\,
	datab => \cpu|E_src1[27]~22_combout\,
	datad => VCC,
	cin => \cpu|Add10~53_cout\,
	cout => \cpu|Add10~55_cout\);

-- Location: LCCOMB_X25_Y19_N8
\cpu|Add10~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[28]~21_combout\,
	datab => \cpu|E_arith_src2[28]~23_combout\,
	datad => VCC,
	cin => \cpu|Add10~55_cout\,
	cout => \cpu|Add10~57_cout\);

-- Location: LCCOMB_X25_Y19_N10
\cpu|Add10~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[29]~20_combout\,
	datab => \cpu|E_arith_src2[29]~21_combout\,
	datad => VCC,
	cin => \cpu|Add10~57_cout\,
	cout => \cpu|Add10~59_cout\);

-- Location: LCCOMB_X25_Y19_N12
\cpu|Add10~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[30]~19_combout\,
	datab => \cpu|E_src1[30]~19_combout\,
	datad => VCC,
	cin => \cpu|Add10~59_cout\,
	cout => \cpu|Add10~61_cout\);

-- Location: LCCOMB_X25_Y19_N14
\cpu|Add10~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[31]~18_combout\,
	datab => \cpu|E_src2[31]~1_combout\,
	datad => VCC,
	cin => \cpu|Add10~61_cout\,
	cout => \cpu|Add10~63_cout\);

-- Location: LCCOMB_X25_Y19_N16
\cpu|Add10~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cpu|Add10~63_cout\,
	combout => \cpu|Add10~64_combout\);

-- Location: LCCOMB_X27_Y22_N30
\cpu|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|Add8|auto_generated|result_int[33]~66_combout\,
	datac => \cpu|Add10~64_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_br_result~0_combout\);

-- Location: LCCOMB_X28_Y20_N22
\cpu|M_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datab => \cpu|E_iw\(6),
	datac => \cpu|E_iw\(8),
	datad => \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	combout => \cpu|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X28_Y20_N12
\cpu|M_bstatus_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_br_result~0_combout\,
	datac => \cpu|E_ctrl_cmp~q\,
	datad => \cpu|M_bstatus_reg_pie_inst_nxt~1_combout\,
	combout => \cpu|M_bstatus_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X28_Y20_N4
\cpu|M_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(8),
	datab => \cpu|E_ctrl_wrctl_inst~q\,
	datac => \cpu|E_iw\(6),
	datad => \cpu|E_iw\(7),
	combout => \cpu|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y20_N6
\cpu|M_bstatus_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_bstatus_reg_pie_inst_nxt~2_combout\,
	datab => \cpu|M_bstatus_reg_pie~q\,
	datac => \cpu|M_bstatus_reg_pie_inst_nxt~0_combout\,
	combout => \cpu|M_bstatus_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X28_Y20_N20
\cpu|M_bstatus_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_bstatus_reg_pie_inst_nxt~3_combout\,
	datab => \cpu|M_status_reg_pie~q\,
	datad => \cpu|E_ctrl_break~q\,
	combout => \cpu|M_bstatus_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X28_Y21_N0
\cpu|M_status_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~0_combout\,
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|M_st_stall~0_combout\,
	datad => \cpu|E_hbreak_req~combout\,
	combout => \cpu|M_status_reg_pie~0_combout\);

-- Location: FF_X28_Y20_N21
\cpu|M_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_bstatus_reg_pie_inst_nxt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_bstatus_reg_pie~q\);

-- Location: LCCOMB_X28_Y23_N12
\cpu|D_control_reg_rddata_muxed[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(6),
	datab => \cpu|M_bstatus_reg_pie~q\,
	datac => \cpu|M_status_reg_pie~q\,
	datad => \cpu|D_iw\(7),
	combout => \cpu|D_control_reg_rddata_muxed[0]~3_combout\);

-- Location: LCCOMB_X28_Y20_N30
\cpu|M_estatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_wrctl_inst~q\,
	datab => \cpu|E_iw\(6),
	datac => \cpu|E_iw\(8),
	datad => \cpu|E_iw\(7),
	combout => \cpu|M_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y20_N8
\cpu|M_estatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datab => \cpu|E_ctrl_cmp~q\,
	datac => \cpu|E_br_result~0_combout\,
	combout => \cpu|M_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X28_Y20_N2
\cpu|M_estatus_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datab => \cpu|M_estatus_reg_pie_inst_nxt~0_combout\,
	datac => \cpu|M_estatus_reg_pie_inst_nxt~1_combout\,
	datad => \cpu|M_estatus_reg_pie~q\,
	combout => \cpu|M_estatus_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X28_Y20_N10
\cpu|M_estatus_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_exception~q\,
	datab => \cpu|M_status_reg_pie~q\,
	datac => \cpu|E_ctrl_crst~q\,
	datad => \cpu|M_estatus_reg_pie_inst_nxt~2_combout\,
	combout => \cpu|M_estatus_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X28_Y20_N11
\cpu|M_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_estatus_reg_pie_inst_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_estatus_reg_pie~q\);

-- Location: LCCOMB_X28_Y23_N22
\cpu|D_control_reg_rddata_muxed[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_control_reg_rddata_muxed[0]~3_combout\,
	datab => \cpu|M_estatus_reg_pie~q\,
	datac => \cpu|D_iw\(6),
	datad => \cpu|D_iw\(8),
	combout => \cpu|D_control_reg_rddata_muxed[0]~4_combout\);

-- Location: FF_X28_Y23_N23
\cpu|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_control_reg_rddata_muxed[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_control_reg_rddata\(0));

-- Location: LCCOMB_X27_Y23_N10
\cpu|E_wrctl_data_bstatus_reg_pie~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datab => \cpu|E_ctrl_rdctl_inst~q\,
	datac => \cpu|E_control_reg_rddata\(0),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\);

-- Location: LCCOMB_X28_Y20_N24
\cpu|E_wrctl_data_bstatus_reg_pie~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datab => \cpu|E_ctrl_cmp~q\,
	datac => \cpu|E_br_result~0_combout\,
	datad => \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	combout => \cpu|E_wrctl_data_bstatus_reg_pie~3_combout\);

-- Location: FF_X28_Y20_N25
\cpu|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(0));

-- Location: LCCOMB_X28_Y18_N10
\cpu|av_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_iw\(4),
	datac => \cpu|M_alu_result\(0),
	datad => \cpu|M_iw\(3),
	combout => \cpu|av_sign_bit~0_combout\);

-- Location: LCCOMB_X24_Y25_N16
\cpu|av_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~0_combout\,
	datab => \cpu|d_readdata_d1\(7),
	datac => \cpu|M_alu_result\(1),
	datad => \cpu|d_readdata_d1\(23),
	combout => \cpu|av_sign_bit~1_combout\);

-- Location: LCCOMB_X24_Y25_N10
\cpu|av_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~0_combout\,
	datab => \cpu|d_readdata_d1\(15),
	datac => \cpu|d_readdata_d1\(31),
	datad => \cpu|av_sign_bit~1_combout\,
	combout => \cpu|av_sign_bit~2_combout\);

-- Location: LCCOMB_X26_Y25_N0
\cpu|av_ld_byte3_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(24),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte3_data[0]~7_combout\);

-- Location: FF_X26_Y25_N1
\cpu|av_ld_data_aligned_or_div[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte3_data[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(24));

-- Location: LCCOMB_X23_Y25_N22
\cpu|E_st_data[24]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|M_alu_result\(0),
	datad => \cpu|M_alu_result\(8),
	combout => \cpu|E_st_data[24]~57_combout\);

-- Location: LCCOMB_X26_Y28_N10
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\ = (\cpu|M_st_data\(0) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: M9K_X22_Y31_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~29_combout\);

-- Location: LCCOMB_X28_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~29_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X28_Y28_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(0));

-- Location: FF_X25_Y27_N31
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X25_Y27_N30
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X19_Y24_N28
\sys_clk_timer|read_mux_out[0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[0]~43_combout\ = (\sys_clk_timer|period_l_register\(0) & (((\sys_clk_timer|period_h_register\(0) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(0) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(0) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(0),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(0),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[0]~43_combout\);

-- Location: LCCOMB_X19_Y26_N16
\sys_clk_timer|counter_snapshot[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[0]~8_combout\ = !\sys_clk_timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sys_clk_timer|internal_counter\(0),
	combout => \sys_clk_timer|counter_snapshot[0]~8_combout\);

-- Location: FF_X19_Y26_N17
\sys_clk_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[0]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(0));

-- Location: FF_X19_Y26_N31
\sys_clk_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(16));

-- Location: LCCOMB_X19_Y26_N30
\sys_clk_timer|read_mux_out[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[0]~44_combout\ = (\sys_clk_timer|counter_snapshot\(0) & ((\sys_clk_timer|Equal6~4_combout\) # ((\sys_clk_timer|counter_snapshot\(16) & \sys_clk_timer|Equal6~3_combout\)))) # (!\sys_clk_timer|counter_snapshot\(0) & 
-- (((\sys_clk_timer|counter_snapshot\(16) & \sys_clk_timer|Equal6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(0),
	datab => \sys_clk_timer|Equal6~4_combout\,
	datac => \sys_clk_timer|counter_snapshot\(16),
	datad => \sys_clk_timer|Equal6~3_combout\,
	combout => \sys_clk_timer|read_mux_out[0]~44_combout\);

-- Location: FF_X20_Y23_N21
\sys_clk_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|Equal0~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X20_Y23_N0
\sys_clk_timer|status_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|status_wr_strobe~2_combout\ = (!\cpu|M_alu_result\(2) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|period_l_wr_strobe~2_combout\ & !\cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|period_l_wr_strobe~2_combout\,
	datad => \cpu|M_alu_result\(4),
	combout => \sys_clk_timer|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X20_Y23_N24
\sys_clk_timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|timeout_occurred~0_combout\ = (!\sys_clk_timer|status_wr_strobe~2_combout\ & ((\sys_clk_timer|timeout_occurred~q\) # ((!\sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ & \sys_clk_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \sys_clk_timer|status_wr_strobe~2_combout\,
	datac => \sys_clk_timer|timeout_occurred~q\,
	datad => \sys_clk_timer|Equal0~10_combout\,
	combout => \sys_clk_timer|timeout_occurred~0_combout\);

-- Location: FF_X20_Y23_N25
\sys_clk_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|timeout_occurred~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|timeout_occurred~q\);

-- Location: FF_X20_Y23_N3
\sys_clk_timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_st_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|control_register\(0));

-- Location: LCCOMB_X20_Y23_N2
\sys_clk_timer|read_mux_out[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[0]~45_combout\ = (\sys_clk_timer|Equal6~0_combout\ & ((\cpu|M_alu_result\(2) & ((\sys_clk_timer|control_register\(0)))) # (!\cpu|M_alu_result\(2) & (\sys_clk_timer|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~0_combout\,
	datab => \sys_clk_timer|timeout_occurred~q\,
	datac => \sys_clk_timer|control_register\(0),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out[0]~45_combout\);

-- Location: LCCOMB_X19_Y26_N8
\sys_clk_timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out\(0) = (\sys_clk_timer|read_mux_out[0]~43_combout\) # ((\sys_clk_timer|read_mux_out[0]~44_combout\) # (\sys_clk_timer|read_mux_out[0]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out[0]~43_combout\,
	datac => \sys_clk_timer|read_mux_out[0]~44_combout\,
	datad => \sys_clk_timer|read_mux_out[0]~45_combout\,
	combout => \sys_clk_timer|read_mux_out\(0));

-- Location: FF_X19_Y26_N9
\sys_clk_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(0));

-- Location: FF_X34_Y26_N7
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y26_N0
\jtag_uart|av_readdata[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[0]~8_combout\ = (\jtag_uart|read_0~q\ & (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\jtag_uart|read_0~q\ & ((\jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datac => \jtag_uart|read_0~q\,
	datad => \jtag_uart|ien_AF~q\,
	combout => \jtag_uart|av_readdata[0]~8_combout\);

-- Location: FF_X34_Y26_N1
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[0]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X34_Y26_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68_combout\);

-- Location: LCCOMB_X25_Y27_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~69_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(0) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout\,
	datac => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~68_combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~69_combout\);

-- Location: FF_X25_Y27_N25
\cpu|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(0));

-- Location: LCCOMB_X24_Y25_N22
\cpu|av_ld_data_aligned_or_div[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(0),
	datab => \cpu|d_readdata_d1\(16),
	datad => \cpu|M_ld_align_sh16~combout\,
	combout => \cpu|av_ld_data_aligned_or_div[0]~0_combout\);

-- Location: FF_X24_Y25_N23
\cpu|av_ld_data_aligned_or_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[0]~0_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(0));

-- Location: LCCOMB_X23_Y25_N28
\cpu|E_st_data[24]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|av_ld_data_aligned_or_div\(0),
	datac => \cpu|E_iw\(4),
	datad => \cpu|av_ld_data_aligned_or_div\(8),
	combout => \cpu|E_st_data[24]~56_combout\);

-- Location: LCCOMB_X23_Y25_N16
\cpu|E_st_data[24]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[24]~57_combout\,
	datab => \cpu|E_iw\(4),
	datac => \cpu|av_ld_or_div_done~q\,
	datad => \cpu|E_st_data[24]~56_combout\,
	combout => \cpu|E_st_data[24]~58_combout\);

-- Location: LCCOMB_X26_Y22_N14
\cpu|E_st_data[24]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_data_aligned_or_div\(24),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_st_data[24]~58_combout\,
	datad => \cpu|M_alu_result\(24),
	combout => \cpu|E_st_data[24]~59_combout\);

-- Location: LCCOMB_X26_Y22_N24
\cpu|M_st_data[24]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_st_data[24]~61_combout\,
	datab => \cpu|E_st_data[24]~59_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[24]~5_combout\);

-- Location: LCCOMB_X21_Y23_N4
\cpu|E_src2_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|W_wr_data\(8),
	combout => \cpu|E_src2_prelim[8]~9_combout\);

-- Location: FF_X21_Y23_N5
\cpu|E_src2_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[8]~9_combout\,
	asdata => \cpu|M_wr_data_unfiltered[8]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(8));

-- Location: LCCOMB_X25_Y22_N14
\cpu|E_st_data[24]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(0),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_iw\(3),
	datad => \cpu|E_src2_prelim\(8),
	combout => \cpu|E_st_data[24]~62_combout\);

-- Location: LCCOMB_X25_Y22_N4
\cpu|E_st_data[24]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_st_data[24]~62_combout\,
	datac => \cpu|E_iw\(4),
	datad => \cpu|E_src2_prelim\(24),
	combout => \cpu|E_st_data[24]~63_combout\);

-- Location: FF_X26_Y22_N25
\cpu|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[24]~5_combout\,
	asdata => \cpu|E_st_data[24]~63_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_E_src2_hazard_M~q\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(24));

-- Location: LCCOMB_X26_Y28_N4
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(24),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: M9K_X22_Y18_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y25_N30
\mm_interconnect_0|rsp_xbar_mux|src_data[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(24) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(24))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(24),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(24));

-- Location: FF_X30_Y25_N31
\cpu|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(24));

-- Location: FF_X23_Y24_N23
\cpu|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[10]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(10));

-- Location: LCCOMB_X23_Y24_N24
\cpu|E_src2_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \cpu|W_wr_data\(10),
	combout => \cpu|E_src2_prelim[10]~11_combout\);

-- Location: FF_X23_Y24_N25
\cpu|E_src2_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[10]~11_combout\,
	asdata => \cpu|M_wr_data_unfiltered[10]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(10));

-- Location: LCCOMB_X23_Y24_N8
\cpu|M_st_data[10]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(10),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[10]~28_combout\);

-- Location: LCCOMB_X23_Y24_N2
\cpu|M_st_data[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_hazard_M~q\,
	datab => \cpu|E_src2_prelim\(10),
	datac => \cpu|M_st_data[10]~28_combout\,
	datad => \cpu|M_wr_data_unfiltered[10]~12_combout\,
	combout => \cpu|M_st_data[10]~10_combout\);

-- Location: LCCOMB_X26_Y23_N6
\cpu|M_st_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[10]~10_combout\,
	combout => \cpu|M_st_data[10]~feeder_combout\);

-- Location: FF_X26_Y23_N7
\cpu|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[10]~feeder_combout\,
	asdata => \cpu|M_st_data[18]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(10));

-- Location: LCCOMB_X25_Y26_N6
\mm_interconnect_0|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(10),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\);

-- Location: FF_X25_Y26_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X34_Y27_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[10]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(10),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(10),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\);

-- Location: LCCOMB_X34_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[12]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[12]~9_combout\);

-- Location: FF_X34_Y28_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[12]~9_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X34_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(12),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCCOMB_X34_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~81_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(14),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X34_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~82_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X30_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(11),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X30_Y27_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X32_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(11),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X32_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X34_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(11),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(11),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X34_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(13),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~75_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X34_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X34_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(12),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X34_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[12]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X32_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(12),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X32_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X32_Y24_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[9]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(9),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(9),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\);

-- Location: LCCOMB_X29_Y29_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X29_Y29_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(23));

-- Location: LCCOMB_X29_Y29_N14
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(23),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\);

-- Location: FF_X29_Y29_N15
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X27_Y25_N4
\mm_interconnect_0|rsp_xbar_mux|src_data[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(23) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(23) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & (\onchip_mem|the_altsyncram|auto_generated|q_a\(23) & 
-- (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(23),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(23));

-- Location: FF_X27_Y25_N5
\cpu|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(23));

-- Location: LCCOMB_X28_Y23_N16
\cpu|F_iw[7]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[7]~30_combout\);

-- Location: FF_X28_Y23_N17
\cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[7]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(7));

-- Location: LCCOMB_X27_Y19_N20
\cpu|D_src2_imm[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(7),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[1]~15_combout\);

-- Location: FF_X27_Y19_N21
\cpu|E_src2_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[1]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(1));

-- Location: LCCOMB_X26_Y23_N28
\cpu|E_arith_src2[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_imm\(1),
	datad => \cpu|M_st_data[17]~6_combout\,
	combout => \cpu|E_arith_src2[1]~16_combout\);

-- Location: LCCOMB_X25_Y21_N12
\cpu|E_wrctl_data_ienable_reg_irq1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_arith_src2[1]~16_combout\,
	datac => \cpu|E_src1[1]~16_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_wrctl_data_ienable_reg_irq1~1_combout\);

-- Location: FF_X27_Y23_N17
\cpu|M_ienable_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ienable_reg_irq1~q\);

-- Location: LCCOMB_X28_Y23_N0
\cpu|M_ipending_reg_irq1_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|control_register\(0),
	datab => \sys_clk_timer|timeout_occurred~q\,
	datac => \cpu|M_ienable_reg_irq1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \cpu|M_ipending_reg_irq1_nxt~0_combout\);

-- Location: FF_X28_Y23_N1
\cpu|M_ipending_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_ipending_reg_irq1_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ipending_reg_irq1~q\);

-- Location: LCCOMB_X28_Y23_N20
\cpu|D_control_reg_rddata_muxed[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(8),
	datab => \cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datac => \cpu|M_ienable_reg_irq1~q\,
	datad => \cpu|M_ipending_reg_irq1~q\,
	combout => \cpu|D_control_reg_rddata_muxed[1]~2_combout\);

-- Location: FF_X28_Y23_N21
\cpu|E_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_control_reg_rddata_muxed[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_control_reg_rddata\(1));

-- Location: LCCOMB_X27_Y23_N30
\cpu|E_wrctl_data_ienable_reg_irq1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \cpu|E_alu_result~0_combout\,
	datac => \cpu|E_control_reg_rddata\(1),
	datad => \cpu|E_ctrl_rdctl_inst~q\,
	combout => \cpu|E_wrctl_data_ienable_reg_irq1~0_combout\);

-- Location: LCCOMB_X27_Y23_N16
\cpu|E_wrctl_data_ienable_reg_irq1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_wrctl_data_ienable_reg_irq1~1_combout\,
	datac => \cpu|E_wrctl_data_ienable_reg_irq1~0_combout\,
	datad => \cpu|E_ctrl_logic~q\,
	combout => \cpu|E_wrctl_data_ienable_reg_irq1~2_combout\);

-- Location: FF_X25_Y22_N13
\cpu|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(1));

-- Location: LCCOMB_X26_Y22_N28
\cpu|M_wr_data_unfiltered[1]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(1),
	datac => \cpu|av_ld_data_aligned_or_div\(1),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[1]~29_combout\);

-- Location: LCCOMB_X21_Y22_N28
\cpu|M_wr_data_unfiltered[1]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(1),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_wr_data_unfiltered[1]~29_combout\,
	combout => \cpu|M_wr_data_unfiltered[1]~30_combout\);

-- Location: FF_X21_Y22_N29
\cpu|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[1]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(1));

-- Location: LCCOMB_X21_Y22_N14
\cpu|E_src2_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|W_wr_data\(1),
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|E_src2_prelim[1]~2_combout\);

-- Location: FF_X21_Y22_N15
\cpu|E_src2_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[1]~2_combout\,
	asdata => \cpu|M_wr_data_unfiltered[1]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(1));

-- Location: LCCOMB_X21_Y22_N16
\cpu|M_st_data[17]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[17]~37_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(1),
	datad => \cpu|M_wr_data_unfiltered[1]~29_combout\,
	combout => \cpu|M_st_data[17]~6_combout\);

-- Location: FF_X21_Y22_N17
\cpu|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[17]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(1));

-- Location: LCCOMB_X28_Y28_N2
\mm_interconnect_0|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\ = (\cpu|M_st_data\(1) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\);

-- Location: FF_X28_Y28_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X28_Y28_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: FF_X28_Y28_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X28_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(1),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\);

-- Location: LCCOMB_X28_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X28_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(1));

-- Location: FF_X25_Y26_N11
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X25_Y26_N26
\mm_interconnect_0|rsp_xbar_mux|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(1) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(1))))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & (((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & \onchip_mem|the_altsyncram|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(1),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(1));

-- Location: FF_X25_Y26_N27
\cpu|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(1));

-- Location: LCCOMB_X21_Y18_N20
\cpu|E_src1_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(1),
	combout => \cpu|E_src1_prelim[1]~2_combout\);

-- Location: FF_X21_Y18_N21
\cpu|E_src1_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[1]~2_combout\,
	asdata => \cpu|M_wr_data_unfiltered[1]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(1));

-- Location: LCCOMB_X21_Y22_N30
\cpu|E_src1[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(1),
	datac => \cpu|M_wr_data_unfiltered[1]~30_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[1]~16_combout\);

-- Location: LCCOMB_X27_Y24_N16
\cpu|E_mem_byte_en[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	combout => \cpu|E_mem_byte_en[1]~7_combout\);

-- Location: FF_X27_Y24_N17
\cpu|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_mem_byte_en[1]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_mem_byte_en\(1));

-- Location: LCCOMB_X27_Y27_N10
\mm_interconnect_0|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(33) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_mem_byte_en\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(33));

-- Location: FF_X27_Y27_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X34_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X27_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X27_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(22));

-- Location: FF_X29_Y26_N17
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X29_Y26_N10
\mm_interconnect_0|rsp_xbar_mux|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(22) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(22) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(22) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(22),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(22));

-- Location: FF_X29_Y26_N11
\cpu|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(22));

-- Location: LCCOMB_X31_Y19_N16
\cpu|F_iw[26]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	combout => \cpu|F_iw[26]~29_combout\);

-- Location: FF_X31_Y19_N17
\cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[26]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(26));

-- Location: LCCOMB_X30_Y19_N10
\cpu|D_dst_regnum[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(26),
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_dst_regnum[0]~2_combout\,
	combout => \cpu|D_dst_regnum[4]~7_combout\);

-- Location: FF_X30_Y19_N11
\cpu|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_dst_regnum[4]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_dst_regnum\(4));

-- Location: FF_X29_Y19_N27
\cpu|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_dst_regnum\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_dst_regnum\(4));

-- Location: LCCOMB_X21_Y22_N12
\cpu|E_src2_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|W_wr_data\(4),
	combout => \cpu|E_src2_prelim[4]~5_combout\);

-- Location: FF_X21_Y22_N13
\cpu|E_src2_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[4]~5_combout\,
	asdata => \cpu|M_wr_data_unfiltered[4]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(4));

-- Location: LCCOMB_X24_Y21_N22
\cpu|M_st_data[20]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(4),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[20]~34_combout\);

-- Location: LCCOMB_X21_Y24_N0
\cpu|M_st_data[20]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(4),
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|M_st_data[20]~34_combout\,
	datad => \cpu|M_wr_data_unfiltered[4]~23_combout\,
	combout => \cpu|M_st_data[20]~15_combout\);

-- Location: LCCOMB_X26_Y26_N30
\cpu|M_st_data[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[20]~15_combout\,
	combout => \cpu|M_st_data[20]~feeder_combout\);

-- Location: FF_X26_Y26_N31
\cpu|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[20]~feeder_combout\,
	asdata => \cpu|E_stw_data[20]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(20));

-- Location: LCCOMB_X32_Y26_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(20),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: M9K_X33_Y29_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y29_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X29_Y29_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(20));

-- Location: FF_X29_Y25_N21
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X29_Y25_N14
\mm_interconnect_0|rsp_xbar_mux|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(20) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(20)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(20),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(20));

-- Location: FF_X29_Y25_N15
\cpu|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(20));

-- Location: LCCOMB_X28_Y23_N30
\cpu|F_iw[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|F_iw[6]~24_combout\);

-- Location: FF_X28_Y23_N31
\cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[6]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(6));

-- Location: LCCOMB_X27_Y19_N6
\cpu|D_src2_imm[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(6),
	datab => \cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(2),
	combout => \cpu|D_src2_imm[0]~16_combout\);

-- Location: FF_X27_Y19_N7
\cpu|E_src2_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_imm[0]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_imm\(0));

-- Location: LCCOMB_X26_Y21_N6
\cpu|Add8|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datab => \cpu|E_ctrl_alu_subtract~q\,
	datac => \cpu|E_src2_imm\(0),
	datad => \cpu|M_st_data[16]~3_combout\,
	combout => \cpu|Add8|auto_generated|_~16_combout\);

-- Location: LCCOMB_X27_Y24_N14
\cpu|E_mem_byte_en[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \cpu|Add8|auto_generated|result_int[2]~4_combout\,
	combout => \cpu|E_mem_byte_en[0]~6_combout\);

-- Location: FF_X27_Y24_N15
\cpu|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_mem_byte_en[0]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_mem_byte_en\(0));

-- Location: LCCOMB_X32_Y24_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(32) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \cpu|M_mem_byte_en\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(32));

-- Location: FF_X32_Y24_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X32_Y24_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|byteenable\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X32_Y28_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X32_Y28_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X32_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(24),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(24),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X29_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~37_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X29_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(25));

-- Location: LCCOMB_X32_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X32_Y27_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X26_Y24_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(23),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCCOMB_X29_Y27_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(25),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~61_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: FF_X29_Y27_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~62_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X30_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(24),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X30_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X28_Y29_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X28_Y29_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X35_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(34),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X35_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X35_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(33),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X35_Y27_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X31_Y29_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X31_Y29_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(33),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X31_Y29_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X31_Y25_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(9),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X29_Y28_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X29_Y28_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X29_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X29_Y28_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X29_Y28_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(31),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X35_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~48_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(33),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X35_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~49_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X30_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(32),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X30_Y27_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCCOMB_X31_Y29_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(32),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X31_Y29_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X31_Y25_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(6),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X30_Y28_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[29]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[29]~5_combout\);

-- Location: FF_X30_Y28_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[29]~5_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X30_Y28_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X30_Y28_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X30_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X29_Y27_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(31),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~45_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X29_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X30_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(30),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X30_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X32_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(30),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X32_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X30_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(30),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~47_combout\);

-- Location: LCCOMB_X30_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(31),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~47_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X30_Y27_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(32),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X30_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(31),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X30_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X31_Y29_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(31),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X31_Y29_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X31_Y25_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(5),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(7),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X27_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X27_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(8));

-- Location: LCCOMB_X27_Y28_N24
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(8),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: FF_X27_Y28_N25
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X28_Y24_N4
\mm_interconnect_0|rsp_xbar_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(8) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(8) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & (((\onchip_mem|the_altsyncram|auto_generated|q_a\(8) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(8),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(8));

-- Location: FF_X28_Y24_N5
\cpu|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(8));

-- Location: LCCOMB_X29_Y19_N14
\cpu|F_iw[24]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[24]~27_combout\);

-- Location: FF_X29_Y19_N15
\cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[24]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(24));

-- Location: LCCOMB_X30_Y19_N12
\cpu|D_dst_regnum[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(24),
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_iw\(19),
	datad => \cpu|D_dst_regnum[0]~2_combout\,
	combout => \cpu|D_dst_regnum[2]~8_combout\);

-- Location: FF_X30_Y19_N13
\cpu|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_dst_regnum[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_dst_regnum\(2));

-- Location: FF_X29_Y19_N9
\cpu|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_dst_regnum\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_dst_regnum\(2));

-- Location: FF_X23_Y18_N25
\cpu|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[22]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(22));

-- Location: LCCOMB_X21_Y18_N6
\cpu|E_src1_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(22),
	combout => \cpu|E_src1_prelim[22]~22_combout\);

-- Location: FF_X21_Y18_N7
\cpu|E_src1_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[22]~22_combout\,
	asdata => \cpu|M_wr_data_unfiltered[22]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(22));

-- Location: LCCOMB_X23_Y18_N20
\cpu|M_wr_data_unfiltered[22]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_shift_rot_result\(22),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[22]~51_combout\);

-- Location: LCCOMB_X23_Y18_N10
\cpu|E_src1[22]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(22),
	datab => \cpu|M_wr_data_unfiltered[22]~51_combout\,
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[22]~52_combout\,
	combout => \cpu|E_src1[22]~27_combout\);

-- Location: LCCOMB_X24_Y18_N18
\cpu|E_alu_result[22]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_arith_src2[22]~33_combout\,
	datad => \cpu|E_src1[22]~27_combout\,
	combout => \cpu|E_alu_result[22]~61_combout\);

-- Location: LCCOMB_X27_Y18_N10
\cpu|E_alu_result[22]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[22]~61_combout\,
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|Add8|auto_generated|result_int[23]~46_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[22]~62_combout\);

-- Location: FF_X27_Y18_N11
\cpu|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[22]~62_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(22));

-- Location: LCCOMB_X26_Y25_N20
\cpu|av_ld_byte2_data[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_sign_bit~2_combout\,
	datab => \cpu|d_readdata_d1\(22),
	datac => \cpu|M_ctrl_ld_signed~q\,
	datad => \cpu|M_iw\(4),
	combout => \cpu|av_ld_byte2_data[6]~2_combout\);

-- Location: FF_X26_Y25_N21
\cpu|av_ld_data_aligned_or_div[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_byte2_data[6]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(22));

-- Location: LCCOMB_X27_Y18_N4
\cpu|M_wr_data_unfiltered[22]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(22),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(22),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[22]~52_combout\);

-- Location: LCCOMB_X23_Y18_N8
\cpu|E_src2_prelim[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \cpu|W_wr_data\(22),
	combout => \cpu|E_src2_prelim[22]~22_combout\);

-- Location: FF_X23_Y18_N9
\cpu|E_src2_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[22]~22_combout\,
	asdata => \cpu|M_wr_data_unfiltered[22]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(22));

-- Location: LCCOMB_X23_Y18_N6
\cpu|E_stw_data[22]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[22]~52_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(22),
	datad => \cpu|M_wr_data_unfiltered[22]~51_combout\,
	combout => \cpu|E_stw_data[22]~2_combout\);

-- Location: FF_X26_Y26_N3
\cpu|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[22]~feeder_combout\,
	asdata => \cpu|E_stw_data[22]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|E_iw\(4),
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(22));

-- Location: LCCOMB_X26_Y26_N16
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(22),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: M9K_X33_Y12_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y26_N18
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X28_Y26_N19
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X29_Y26_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44_combout\);

-- Location: LCCOMB_X29_Y26_N16
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X29_Y26_N24
\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~45_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(22) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(22),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~44_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~45_combout\);

-- Location: FF_X29_Y26_N25
\cpu|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[22]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(22));

-- Location: LCCOMB_X21_Y25_N28
\sys_clk_timer|counter_snapshot[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[6]~4_combout\ = !\sys_clk_timer|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(6),
	combout => \sys_clk_timer|counter_snapshot[6]~4_combout\);

-- Location: FF_X21_Y25_N29
\sys_clk_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[6]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(6));

-- Location: LCCOMB_X21_Y25_N10
\sys_clk_timer|read_mux_out~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~28_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(2) & (!\cpu|M_alu_result\(3) & \sys_clk_timer|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(2),
	datac => \cpu|M_alu_result\(3),
	datad => \sys_clk_timer|counter_snapshot\(6),
	combout => \sys_clk_timer|read_mux_out~28_combout\);

-- Location: LCCOMB_X19_Y24_N4
\sys_clk_timer|read_mux_out[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[6]~27_combout\ = (\sys_clk_timer|period_l_register\(6) & (((\sys_clk_timer|period_h_register\(6) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|period_l_register\(6) & ((\sys_clk_timer|Equal6~2_combout\) # 
-- ((\sys_clk_timer|period_h_register\(6) & \sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|period_l_register\(6),
	datab => \sys_clk_timer|Equal6~2_combout\,
	datac => \sys_clk_timer|period_h_register\(6),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[6]~27_combout\);

-- Location: LCCOMB_X21_Y25_N20
\sys_clk_timer|counter_snapshot[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[22]~feeder_combout\ = \sys_clk_timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(22),
	combout => \sys_clk_timer|counter_snapshot[22]~feeder_combout\);

-- Location: FF_X21_Y25_N21
\sys_clk_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[22]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(22));

-- Location: LCCOMB_X21_Y25_N26
\sys_clk_timer|read_mux_out[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[6]~29_combout\ = (\sys_clk_timer|read_mux_out~28_combout\) # ((\sys_clk_timer|read_mux_out[6]~27_combout\) # ((\sys_clk_timer|Equal6~3_combout\ & \sys_clk_timer|counter_snapshot\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|read_mux_out~28_combout\,
	datab => \sys_clk_timer|read_mux_out[6]~27_combout\,
	datac => \sys_clk_timer|Equal6~3_combout\,
	datad => \sys_clk_timer|counter_snapshot\(22),
	combout => \sys_clk_timer|read_mux_out[6]~29_combout\);

-- Location: FF_X21_Y25_N27
\sys_clk_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[6]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(6));

-- Location: FF_X21_Y25_N19
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X21_Y25_N6
\jtag_uart|av_readdata[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[6]~2_combout\ = (\jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \jtag_uart|read_0~q\,
	combout => \jtag_uart|av_readdata[6]~2_combout\);

-- Location: FF_X21_Y25_N7
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[6]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X21_Y25_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41_combout\);

-- Location: LCCOMB_X29_Y29_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X29_Y29_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(6));

-- Location: LCCOMB_X25_Y27_N28
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(6),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X25_Y27_N29
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X25_Y27_N2
\mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\onchip_mem|the_altsyncram|auto_generated|q_a\(6) & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & (((\onchip_mem|the_altsyncram|auto_generated|q_a\(6) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(6),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42_combout\);

-- Location: LCCOMB_X25_Y27_N18
\mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~43_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42_combout\) # 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~41_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datac => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~42_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~43_combout\);

-- Location: FF_X25_Y27_N19
\cpu|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[6]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(6));

-- Location: LCCOMB_X24_Y25_N26
\cpu|av_ld_data_aligned_or_div[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(22),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(6),
	combout => \cpu|av_ld_data_aligned_or_div[6]~6_combout\);

-- Location: FF_X24_Y25_N27
\cpu|av_ld_data_aligned_or_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[6]~6_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(6));

-- Location: LCCOMB_X21_Y23_N16
\cpu|M_wr_data_unfiltered[6]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(6),
	datac => \cpu|av_ld_data_aligned_or_div\(6),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[6]~19_combout\);

-- Location: LCCOMB_X21_Y23_N12
\cpu|M_wr_data_unfiltered[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(6),
	datab => \cpu|M_wr_data_unfiltered[6]~19_combout\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[6]~20_combout\);

-- Location: FF_X21_Y23_N13
\cpu|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(6));

-- Location: LCCOMB_X21_Y23_N30
\cpu|E_src2_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(6),
	datab => \cpu|D_src2_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \cpu|E_src2_prelim[6]~7_combout\);

-- Location: FF_X21_Y23_N31
\cpu|E_src2_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[6]~7_combout\,
	asdata => \cpu|M_wr_data_unfiltered[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(6));

-- Location: LCCOMB_X21_Y23_N24
\cpu|M_st_data[22]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[22]~32_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(6),
	datad => \cpu|M_wr_data_unfiltered[6]~19_combout\,
	combout => \cpu|M_st_data[22]~21_combout\);

-- Location: LCCOMB_X26_Y21_N2
\cpu|E_arith_src2[6]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|M_st_data[22]~21_combout\,
	datad => \cpu|E_src2_imm\(6),
	combout => \cpu|E_arith_src2[6]~11_combout\);

-- Location: LCCOMB_X25_Y21_N2
\cpu|E_alu_result[6]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[6]~11_combout\,
	datab => \cpu|E_src1[6]~11_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[6]~29_combout\);

-- Location: FF_X30_Y22_N11
\cpu|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(4));

-- Location: LCCOMB_X32_Y22_N14
\cpu|D_extra_pc[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_pc_plus_one\(4),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_br_taken_waddr_partial\(4),
	combout => \cpu|D_extra_pc[4]~10_combout\);

-- Location: FF_X32_Y22_N15
\cpu|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[4]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(4));

-- Location: LCCOMB_X27_Y21_N6
\cpu|E_alu_result[6]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|Add8|auto_generated|result_int[7]~14_combout\,
	datac => \cpu|E_extra_pc\(4),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[6]~28_combout\);

-- Location: LCCOMB_X27_Y21_N26
\cpu|E_alu_result[6]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_result[6]~29_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[6]~28_combout\,
	combout => \cpu|E_alu_result[6]~30_combout\);

-- Location: FF_X27_Y21_N27
\cpu|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[6]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(6));

-- Location: LCCOMB_X32_Y23_N16
\mm_interconnect_0|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(42) = (\cpu|M_alu_result\(6) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \cpu|ic_fill_line\(1))))) # (!\cpu|M_alu_result\(6) & 
-- (((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \cpu|ic_fill_line\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(6),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \cpu|ic_fill_line\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(42));

-- Location: FF_X32_Y23_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X28_Y27_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(6),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X29_Y29_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X29_Y29_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(17));

-- Location: LCCOMB_X29_Y29_N16
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(17),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\);

-- Location: FF_X29_Y29_N17
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X28_Y25_N4
\mm_interconnect_0|rsp_xbar_mux|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(17) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(17))))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(17),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(17));

-- Location: FF_X28_Y25_N5
\cpu|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(17));

-- Location: LCCOMB_X28_Y23_N24
\cpu|F_iw[18]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|latched_oci_tb_hbreak_req~q\,
	datab => \cpu|D_iw[16]~0_combout\,
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \cpu|hbreak_enabled~q\,
	combout => \cpu|F_iw[18]~37_combout\);

-- Location: FF_X28_Y23_N25
\cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[18]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(18));

-- Location: LCCOMB_X30_Y19_N18
\cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(18),
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_dst_regnum[0]~2_combout\,
	datad => \cpu|D_iw\(23),
	combout => \cpu|D_dst_regnum[1]~3_combout\);

-- Location: LCCOMB_X30_Y19_N2
\cpu|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \cpu|D_iw\(0),
	datad => \cpu|D_dst_regnum[1]~3_combout\,
	combout => \cpu|D_dst_regnum[1]~4_combout\);

-- Location: FF_X30_Y19_N3
\cpu|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_dst_regnum[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_dst_regnum\(1));

-- Location: LCCOMB_X30_Y19_N20
\cpu|D_src2_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_dst_regnum\(0),
	datab => \cpu|D_iw\(23),
	datac => \cpu|E_dst_regnum\(1),
	datad => \cpu|D_iw\(22),
	combout => \cpu|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\cpu|D_src2_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(24),
	datab => \cpu|E_dst_regnum\(2),
	datac => \cpu|E_dst_regnum\(3),
	datad => \cpu|D_iw\(25),
	combout => \cpu|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X30_Y19_N8
\cpu|D_src2_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(26),
	datab => \cpu|E_dst_regnum\(4),
	datad => \cpu|D_src2_hazard_E~1_combout\,
	combout => \cpu|D_src2_hazard_E~2_combout\);

-- Location: LCCOMB_X30_Y19_N26
\cpu|D_src2_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_E~0_combout\,
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_src2_hazard_E~2_combout\,
	datad => \cpu|E_wr_dst_reg~0_combout\,
	combout => \cpu|D_src2_hazard_E~combout\);

-- Location: FF_X30_Y19_N27
\cpu|E_src2_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src2_hazard_E~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_hazard_M~q\);

-- Location: LCCOMB_X24_Y22_N0
\cpu|M_st_data[8]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[8]~30_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[8]~16_combout\,
	datad => \cpu|E_src2_prelim\(8),
	combout => \cpu|M_st_data[8]~4_combout\);

-- Location: LCCOMB_X26_Y23_N24
\cpu|E_arith_src2[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|E_src2_imm\(8),
	datad => \cpu|M_st_data[8]~4_combout\,
	combout => \cpu|E_arith_src2[8]~9_combout\);

-- Location: LCCOMB_X26_Y23_N26
\cpu|E_alu_result[8]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_arith_src2[8]~9_combout\,
	datac => \cpu|E_src1[8]~8_combout\,
	datad => \cpu|E_compare_op\(1),
	combout => \cpu|E_alu_result[8]~23_combout\);

-- Location: FF_X30_Y22_N15
\cpu|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(6));

-- Location: LCCOMB_X31_Y22_N12
\cpu|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[6]~12_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[5]~22\,
	combout => \cpu|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \cpu|D_br_taken_waddr_partial[6]~24\);

-- Location: FF_X31_Y22_N13
\cpu|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(6));

-- Location: LCCOMB_X29_Y22_N30
\cpu|D_extra_pc[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|D_pc_plus_one\(6),
	datad => \cpu|D_br_taken_waddr_partial\(6),
	combout => \cpu|D_extra_pc[6]~8_combout\);

-- Location: FF_X29_Y22_N31
\cpu|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[6]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(6));

-- Location: LCCOMB_X27_Y20_N2
\cpu|E_alu_result[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|E_extra_pc\(6),
	datac => \cpu|Add8|auto_generated|result_int[9]~18_combout\,
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[8]~22_combout\);

-- Location: LCCOMB_X27_Y20_N8
\cpu|E_alu_result[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[8]~23_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[8]~22_combout\,
	combout => \cpu|E_alu_result[8]~24_combout\);

-- Location: FF_X27_Y20_N9
\cpu|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[8]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(8));

-- Location: LCCOMB_X30_Y23_N22
\mm_interconnect_0|addr_router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal3~0_combout\ = (!\cpu|M_alu_result\(8) & (!\cpu|M_alu_result\(7) & (!\cpu|M_alu_result\(9) & \cpu|M_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(8),
	datab => \cpu|M_alu_result\(7),
	datac => \cpu|M_alu_result\(9),
	datad => \cpu|M_alu_result\(10),
	combout => \mm_interconnect_0|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X30_Y23_N28
\mm_interconnect_0|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~2_combout\ = (!\cpu|M_alu_result\(11) & \cpu|M_alu_result\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|M_alu_result\(12),
	combout => \mm_interconnect_0|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y23_N24
\mm_interconnect_0|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\ = (!\cpu|M_alu_result\(15) & (!\cpu|M_alu_result\(13) & (\cpu|M_alu_result\(16) & !\cpu|M_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(15),
	datab => \cpu|M_alu_result\(13),
	datac => \cpu|M_alu_result\(16),
	datad => \cpu|M_alu_result\(14),
	combout => \mm_interconnect_0|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y23_N8
\mm_interconnect_0|addr_router_001|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal3~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal3~0_combout\ & (\mm_interconnect_0|addr_router_001|Equal2~2_combout\ & (!\cpu|M_alu_result\(6) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal3~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal2~2_combout\,
	datac => \cpu|M_alu_result\(6),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal3~1_combout\);

-- Location: LCCOMB_X31_Y24_N26
\mm_interconnect_0|addr_router_001|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~0_combout\ = (\cpu|d_read~q\ & (!\cpu|M_alu_result\(3) & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~q\,
	datac => \cpu|M_alu_result\(3),
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|addr_router_001|always1~0_combout\);

-- Location: LCCOMB_X31_Y23_N30
\mm_interconnect_0|addr_router_001|always1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|always1~1_combout\ = (\mm_interconnect_0|addr_router_001|Equal3~1_combout\ & (!\cpu|M_alu_result\(4) & (\cpu|M_alu_result\(5) & \mm_interconnect_0|addr_router_001|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	datab => \cpu|M_alu_result\(4),
	datac => \cpu|M_alu_result\(5),
	datad => \mm_interconnect_0|addr_router_001|always1~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|always1~1_combout\);

-- Location: LCCOMB_X34_Y22_N10
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X34_Y22_N11
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y22_N6
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\ = (\mm_interconnect_0|addr_router_001|always1~1_combout\ & (\cpu|clr_break_line~q\ & \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	datab => \cpu|clr_break_line~q\,
	datad => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\);

-- Location: LCCOMB_X34_Y22_N30
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\)))) # 
-- (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout\,
	combout => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X34_Y22_N31
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X34_Y22_N8
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \cpu|d_write~q\,
	combout => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X34_Y22_N12
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ = (\cpu|clr_break_line~q\ & (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|addr_router_001|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|clr_break_line~q\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	combout => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X34_Y22_N20
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X34_Y22_N21
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X34_Y22_N26
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\ & (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ 
-- (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X34_Y22_N27
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X34_Y22_N28
\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|addr_router_001|always1~1_combout\ & \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X34_Y22_N24
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\ = (\cpu|clr_break_line~q\ & (\mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|addr_router_001|always1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|clr_break_line~q\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: FF_X34_Y22_N25
\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X28_Y26_N15
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X29_Y25_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54_combout\);

-- Location: LCCOMB_X29_Y25_N20
\mm_interconnect_0|rsp_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X29_Y25_N22
\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~55_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(20) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~54_combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(20),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~55_combout\);

-- Location: FF_X29_Y25_N23
\cpu|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[20]~55_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(20));

-- Location: LCCOMB_X21_Y25_N12
\sys_clk_timer|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|counter_snapshot[20]~feeder_combout\ = \sys_clk_timer|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sys_clk_timer|internal_counter\(20),
	combout => \sys_clk_timer|counter_snapshot[20]~feeder_combout\);

-- Location: FF_X21_Y25_N13
\sys_clk_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|counter_snapshot[20]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(20));

-- Location: LCCOMB_X19_Y25_N22
\sys_clk_timer|read_mux_out[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[4]~33_combout\ = (\sys_clk_timer|Equal6~2_combout\ & ((\sys_clk_timer|period_l_register\(4)) # ((\sys_clk_timer|period_h_register\(4) & \sys_clk_timer|Equal6~1_combout\)))) # (!\sys_clk_timer|Equal6~2_combout\ & 
-- (\sys_clk_timer|period_h_register\(4) & ((\sys_clk_timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|Equal6~2_combout\,
	datab => \sys_clk_timer|period_h_register\(4),
	datac => \sys_clk_timer|period_l_register\(4),
	datad => \sys_clk_timer|Equal6~1_combout\,
	combout => \sys_clk_timer|read_mux_out[4]~33_combout\);

-- Location: FF_X21_Y25_N25
\sys_clk_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|internal_counter\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|counter_snapshot\(4));

-- Location: LCCOMB_X21_Y25_N24
\sys_clk_timer|read_mux_out~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out~34_combout\ = (\cpu|M_alu_result\(4) & (!\cpu|M_alu_result\(3) & (\sys_clk_timer|counter_snapshot\(4) & !\cpu|M_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|M_alu_result\(3),
	datac => \sys_clk_timer|counter_snapshot\(4),
	datad => \cpu|M_alu_result\(2),
	combout => \sys_clk_timer|read_mux_out~34_combout\);

-- Location: LCCOMB_X21_Y25_N8
\sys_clk_timer|read_mux_out[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sys_clk_timer|read_mux_out[4]~35_combout\ = (\sys_clk_timer|read_mux_out[4]~33_combout\) # ((\sys_clk_timer|read_mux_out~34_combout\) # ((\sys_clk_timer|counter_snapshot\(20) & \sys_clk_timer|Equal6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sys_clk_timer|counter_snapshot\(20),
	datab => \sys_clk_timer|read_mux_out[4]~33_combout\,
	datac => \sys_clk_timer|Equal6~3_combout\,
	datad => \sys_clk_timer|read_mux_out~34_combout\,
	combout => \sys_clk_timer|read_mux_out[4]~35_combout\);

-- Location: FF_X21_Y25_N9
\sys_clk_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \sys_clk_timer|read_mux_out[4]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sys_clk_timer|readdata\(4));

-- Location: FF_X21_Y25_N5
\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \sys_clk_timer|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X21_Y25_N2
\jtag_uart|av_readdata[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_readdata[4]~4_combout\ = (\jtag_uart|read_0~q\ & \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart|read_0~q\,
	datad => \jtag_uart|the_Quad_Dec_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	combout => \jtag_uart|av_readdata[4]~4_combout\);

-- Location: FF_X21_Y25_N3
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_readdata[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X21_Y25_N4
\mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51_combout\);

-- Location: LCCOMB_X32_Y24_N18
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(4),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: M9K_X22_Y27_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y27_N10
\mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52_combout\ = (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(4)) # 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(4),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52_combout\);

-- Location: LCCOMB_X25_Y27_N6
\mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~53_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51_combout\) # ((\mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52_combout\) # 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~51_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~52_combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~53_combout\);

-- Location: FF_X25_Y27_N7
\cpu|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux_001|src_data[4]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_readdata_d1\(4));

-- Location: LCCOMB_X24_Y25_N30
\cpu|av_ld_data_aligned_or_div[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_readdata_d1\(20),
	datab => \cpu|M_ld_align_sh16~combout\,
	datad => \cpu|d_readdata_d1\(4),
	combout => \cpu|av_ld_data_aligned_or_div[4]~4_combout\);

-- Location: FF_X24_Y25_N31
\cpu|av_ld_data_aligned_or_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_aligned_or_div[4]~4_combout\,
	asdata => \cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_data_aligned_or_div\(4));

-- Location: LCCOMB_X21_Y24_N6
\cpu|M_wr_data_unfiltered[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(4),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|av_ld_data_aligned_or_div\(4),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[4]~23_combout\);

-- Location: LCCOMB_X21_Y24_N16
\cpu|M_wr_data_unfiltered[4]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[4]~23_combout\,
	datac => \cpu|M_shift_rot_result\(4),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[4]~24_combout\);

-- Location: FF_X21_Y24_N17
\cpu|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_wr_data_unfiltered[4]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_wr_data\(4));

-- Location: LCCOMB_X21_Y20_N18
\cpu|E_src1_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_wr_data\(4),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|E_src1_prelim[4]~5_combout\);

-- Location: FF_X21_Y20_N19
\cpu|E_src1_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[4]~5_combout\,
	asdata => \cpu|M_wr_data_unfiltered[4]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(4));

-- Location: LCCOMB_X21_Y20_N8
\cpu|E_src1[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(4),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[4]~24_combout\,
	combout => \cpu|E_src1[4]~13_combout\);

-- Location: LCCOMB_X25_Y21_N0
\cpu|E_alu_result[4]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[4]~13_combout\,
	datab => \cpu|E_arith_src2[4]~14_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[4]~38_combout\);

-- Location: FF_X30_Y22_N7
\cpu|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(2));

-- Location: LCCOMB_X32_Y22_N6
\cpu|D_extra_pc[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_br_taken_waddr_partial\(2),
	datad => \cpu|D_pc_plus_one\(2),
	combout => \cpu|D_extra_pc[2]~13_combout\);

-- Location: FF_X32_Y22_N7
\cpu|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[2]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(2));

-- Location: LCCOMB_X27_Y21_N2
\cpu|E_alu_result[4]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|Add8|auto_generated|result_int[5]~10_combout\,
	datac => \cpu|E_extra_pc\(2),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[4]~37_combout\);

-- Location: LCCOMB_X27_Y21_N30
\cpu|E_alu_result[4]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_result[4]~38_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[4]~37_combout\,
	combout => \cpu|E_alu_result[4]~39_combout\);

-- Location: FF_X27_Y21_N31
\cpu|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[4]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(4));

-- Location: LCCOMB_X27_Y27_N20
\mm_interconnect_0|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(40) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\cpu|M_alu_result\(4)) # ((\cpu|ic_fill_ap_offset\(2) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\cpu|ic_fill_ap_offset\(2) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \cpu|ic_fill_ap_offset\(2),
	datac => \cpu|M_alu_result\(4),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(40));

-- Location: FF_X27_Y27_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X30_Y29_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(2),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X29_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X29_Y28_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X29_Y28_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(25),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X29_Y28_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X29_Y28_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(25),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(25),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X29_Y27_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(27),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~28_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X29_Y27_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~30_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X30_Y29_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X30_Y29_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X30_Y29_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(26),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X30_Y29_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X30_Y29_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X30_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(29),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X30_Y28_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X30_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X30_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X30_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(26),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(26),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X29_Y27_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~35_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X29_Y27_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X30_Y29_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(27),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X30_Y29_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X30_Y29_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(27),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X30_Y29_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X30_Y29_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(3),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X34_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(3),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X34_Y28_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(0),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(0),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X29_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X29_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X29_Y28_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(28),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X29_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~41_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(30),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X29_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~42_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X32_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X32_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X32_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(27),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X29_Y27_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(29),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~33_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X29_Y27_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X30_Y29_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(28),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X30_Y29_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X30_Y29_N2
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(28),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X30_Y29_N3
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X30_Y29_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(2),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\);

-- Location: LCCOMB_X29_Y29_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|cfgrom_readdata[8]~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: FF_X29_Y29_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[8]~7_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(11),
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[15]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X31_Y28_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & \cpu|M_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|M_st_data\(8),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\);

-- Location: FF_X31_Y28_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X31_Y28_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[8]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(8),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|ociram_wr_data[8]~28_combout\);

-- Location: LCCOMB_X27_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X27_Y28_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(10));

-- Location: LCCOMB_X28_Y24_N30
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ = \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(10),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X28_Y24_N31
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X28_Y24_N22
\mm_interconnect_0|rsp_xbar_mux|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(10) = (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(10) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & (((\onchip_mem|the_altsyncram|auto_generated|q_a\(10) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(10),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(10));

-- Location: FF_X28_Y24_N23
\cpu|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(10));

-- Location: LCCOMB_X28_Y23_N26
\cpu|F_iw[17]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \cpu|hbreak_enabled~q\,
	datac => \cpu|latched_oci_tb_hbreak_req~q\,
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[17]~38_combout\);

-- Location: FF_X28_Y23_N27
\cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[17]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(17));

-- Location: LCCOMB_X30_Y19_N16
\cpu|D_dst_regnum[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[0]~2_combout\,
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_iw\(17),
	datad => \cpu|D_iw\(22),
	combout => \cpu|D_dst_regnum[0]~5_combout\);

-- Location: FF_X30_Y19_N17
\cpu|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_dst_regnum[0]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_dst_regnum\(0));

-- Location: FF_X31_Y19_N9
\cpu|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_dst_regnum\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_dst_regnum\(0));

-- Location: LCCOMB_X21_Y18_N8
\cpu|E_src1_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(7),
	combout => \cpu|E_src1_prelim[7]~8_combout\);

-- Location: FF_X21_Y18_N9
\cpu|E_src1_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[7]~8_combout\,
	asdata => \cpu|M_wr_data_unfiltered[7]~65_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(7));

-- Location: LCCOMB_X21_Y18_N26
\cpu|E_src1[7]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(7),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|E_src1[7]~9_combout\);

-- Location: LCCOMB_X26_Y18_N10
\cpu|E_src1[7]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[7]~18_combout\,
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_shift_rot_result\(7),
	datad => \cpu|E_src1[7]~9_combout\,
	combout => \cpu|E_src1[7]~10_combout\);

-- Location: LCCOMB_X25_Y21_N8
\cpu|E_alu_result[7]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_compare_op\(0),
	datac => \cpu|E_arith_src2[7]~10_combout\,
	datad => \cpu|E_src1[7]~10_combout\,
	combout => \cpu|E_alu_result[7]~26_combout\);

-- Location: LCCOMB_X27_Y21_N12
\cpu|E_alu_result[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|Add8|auto_generated|result_int[8]~16_combout\,
	datac => \cpu|E_extra_pc\(5),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[7]~25_combout\);

-- Location: LCCOMB_X27_Y21_N24
\cpu|E_alu_result[7]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[7]~26_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[7]~25_combout\,
	combout => \cpu|E_alu_result[7]~27_combout\);

-- Location: FF_X27_Y21_N25
\cpu|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[7]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(7));

-- Location: LCCOMB_X25_Y18_N2
\cpu|M_wr_data_unfiltered[7]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(7),
	datab => \cpu|av_ld_or_div_done~q\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(7),
	combout => \cpu|M_wr_data_unfiltered[7]~18_combout\);

-- Location: LCCOMB_X26_Y18_N0
\cpu|M_st_data[15]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_shift_rot_result\(7),
	datad => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_st_data[15]~31_combout\);

-- Location: LCCOMB_X26_Y18_N2
\cpu|M_st_data[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_wr_data_unfiltered[7]~18_combout\,
	datab => \cpu|E_src2_prelim\(7),
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_st_data[15]~31_combout\,
	combout => \cpu|M_st_data[15]~0_combout\);

-- Location: FF_X26_Y18_N3
\cpu|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[15]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(7));

-- Location: LCCOMB_X31_Y24_N20
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \cpu|M_st_data\(7),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: M9K_X33_Y26_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y25_N18
\mm_interconnect_0|rsp_xbar_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(7) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(7)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(7),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(7));

-- Location: FF_X28_Y25_N19
\cpu|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(7));

-- Location: LCCOMB_X31_Y21_N6
\cpu|F_iw[20]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[20]~32_combout\);

-- Location: FF_X31_Y21_N7
\cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[20]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(20));

-- Location: LCCOMB_X30_Y19_N30
\cpu|D_dst_regnum[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(20),
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_iw\(25),
	datad => \cpu|D_dst_regnum[0]~2_combout\,
	combout => \cpu|D_dst_regnum[3]~6_combout\);

-- Location: FF_X30_Y19_N31
\cpu|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_dst_regnum[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_dst_regnum\(3));

-- Location: LCCOMB_X29_Y19_N12
\cpu|D_src1_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_dst_regnum\(3),
	datab => \cpu|D_iw\(30),
	datac => \cpu|E_dst_regnum\(2),
	datad => \cpu|D_iw\(29),
	combout => \cpu|D_src1_hazard_E~1_combout\);

-- Location: LCCOMB_X31_Y19_N6
\cpu|D_src1_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(27),
	datab => \cpu|E_dst_regnum\(1),
	datac => \cpu|E_dst_regnum\(0),
	datad => \cpu|D_iw\(28),
	combout => \cpu|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X30_Y19_N0
\cpu|D_src1_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_E~1_combout\,
	datab => \cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_src1_hazard_E~0_combout\,
	combout => \cpu|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X30_Y19_N24
\cpu|D_src1_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src1_hazard_E~2_combout\,
	datab => \cpu|E_wr_dst_reg~0_combout\,
	datac => \cpu|E_dst_regnum\(4),
	datad => \cpu|D_iw\(31),
	combout => \cpu|D_src1_hazard_E~combout\);

-- Location: FF_X30_Y19_N25
\cpu|E_src1_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_src1_hazard_E~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_hazard_M~q\);

-- Location: LCCOMB_X21_Y20_N10
\cpu|E_src1[31]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_hazard_M~q\,
	datac => \cpu|M_wr_data_unfiltered[31]~34_combout\,
	datad => \cpu|E_src1_prelim\(31),
	combout => \cpu|E_src1[31]~18_combout\);

-- Location: FF_X24_Y21_N15
\cpu|M_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[31]~31_combout\,
	asdata => \cpu|E_src1[31]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(31));

-- Location: LCCOMB_X24_Y21_N8
\cpu|M_shift_rot_result[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(29),
	datab => \cpu|M_shift_rot_result\(31),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[30]~30_combout\);

-- Location: FF_X24_Y21_N9
\cpu|M_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[30]~30_combout\,
	asdata => \cpu|E_src1[30]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(30));

-- Location: LCCOMB_X24_Y21_N26
\cpu|M_shift_rot_result[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(30),
	datad => \cpu|M_shift_rot_result\(28),
	combout => \cpu|M_shift_rot_result[29]~29_combout\);

-- Location: FF_X24_Y21_N27
\cpu|M_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[29]~29_combout\,
	asdata => \cpu|E_src1[29]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(29));

-- Location: LCCOMB_X24_Y21_N28
\cpu|M_shift_rot_result[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(29),
	datab => \cpu|M_shift_rot_result\(27),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[28]~28_combout\);

-- Location: FF_X24_Y21_N29
\cpu|M_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[28]~28_combout\,
	asdata => \cpu|E_src1[28]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(28));

-- Location: LCCOMB_X24_Y21_N30
\cpu|M_shift_rot_result[27]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(26),
	datab => \cpu|M_shift_rot_result\(28),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[27]~27_combout\);

-- Location: FF_X24_Y21_N31
\cpu|M_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[27]~27_combout\,
	asdata => \cpu|E_src1[27]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(27));

-- Location: LCCOMB_X24_Y20_N4
\cpu|M_shift_rot_result[26]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(27),
	datab => \cpu|M_shift_rot_result\(25),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[26]~26_combout\);

-- Location: FF_X24_Y20_N5
\cpu|M_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[26]~26_combout\,
	asdata => \cpu|E_src1[26]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(26));

-- Location: LCCOMB_X24_Y20_N6
\cpu|M_shift_rot_result[25]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(26),
	datab => \cpu|M_shift_rot_result\(24),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[25]~25_combout\);

-- Location: FF_X24_Y20_N7
\cpu|M_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[25]~25_combout\,
	asdata => \cpu|E_src1[25]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(25));

-- Location: LCCOMB_X24_Y20_N24
\cpu|M_shift_rot_result[24]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(23),
	datab => \cpu|M_shift_rot_result\(25),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[24]~24_combout\);

-- Location: FF_X24_Y20_N25
\cpu|M_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[24]~24_combout\,
	asdata => \cpu|E_src1[24]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(24));

-- Location: LCCOMB_X24_Y20_N10
\cpu|M_shift_rot_result[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(24),
	datad => \cpu|M_shift_rot_result\(22),
	combout => \cpu|M_shift_rot_result[23]~23_combout\);

-- Location: FF_X24_Y20_N11
\cpu|M_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[23]~23_combout\,
	asdata => \cpu|E_src1[23]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(23));

-- Location: LCCOMB_X24_Y20_N20
\cpu|M_shift_rot_result[22]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(23),
	datab => \cpu|M_shift_rot_result\(21),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[22]~22_combout\);

-- Location: FF_X24_Y20_N21
\cpu|M_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[22]~22_combout\,
	asdata => \cpu|E_src1[22]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(22));

-- Location: LCCOMB_X24_Y20_N14
\cpu|M_shift_rot_result[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(20),
	datad => \cpu|M_shift_rot_result\(22),
	combout => \cpu|M_shift_rot_result[21]~21_combout\);

-- Location: FF_X24_Y20_N15
\cpu|M_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[21]~21_combout\,
	asdata => \cpu|E_src1[21]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(21));

-- Location: LCCOMB_X24_Y20_N0
\cpu|M_shift_rot_result[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(19),
	datab => \cpu|M_shift_rot_result\(21),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[20]~20_combout\);

-- Location: FF_X24_Y20_N1
\cpu|M_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[20]~20_combout\,
	asdata => \cpu|E_src1[20]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(20));

-- Location: LCCOMB_X24_Y20_N26
\cpu|M_shift_rot_result[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(18),
	datad => \cpu|M_shift_rot_result\(20),
	combout => \cpu|M_shift_rot_result[19]~19_combout\);

-- Location: FF_X24_Y20_N27
\cpu|M_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[19]~19_combout\,
	asdata => \cpu|E_src1[19]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(19));

-- Location: LCCOMB_X24_Y20_N28
\cpu|M_shift_rot_result[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(17),
	datab => \cpu|M_shift_rot_result\(19),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[18]~18_combout\);

-- Location: FF_X24_Y20_N29
\cpu|M_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[18]~18_combout\,
	asdata => \cpu|E_src1[18]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(18));

-- Location: LCCOMB_X24_Y20_N30
\cpu|M_shift_rot_result[17]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(16),
	datad => \cpu|M_shift_rot_result\(18),
	combout => \cpu|M_shift_rot_result[17]~17_combout\);

-- Location: FF_X24_Y20_N31
\cpu|M_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[17]~17_combout\,
	asdata => \cpu|E_src1[17]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(17));

-- Location: LCCOMB_X24_Y20_N8
\cpu|M_shift_rot_result[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(17),
	datab => \cpu|M_shift_rot_result\(15),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[16]~0_combout\);

-- Location: FF_X24_Y20_N9
\cpu|M_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[16]~0_combout\,
	asdata => \cpu|E_src1[16]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(16));

-- Location: LCCOMB_X24_Y20_N18
\cpu|M_shift_rot_result[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(14),
	datab => \cpu|M_shift_rot_result\(16),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[15]~16_combout\);

-- Location: FF_X24_Y20_N19
\cpu|M_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[15]~16_combout\,
	asdata => \cpu|E_src1[15]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(15));

-- Location: LCCOMB_X24_Y20_N12
\cpu|M_shift_rot_result[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(13),
	datab => \cpu|M_shift_rot_result\(15),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[14]~15_combout\);

-- Location: FF_X24_Y20_N13
\cpu|M_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[14]~15_combout\,
	asdata => \cpu|E_src1[14]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(14));

-- Location: LCCOMB_X24_Y20_N22
\cpu|M_shift_rot_result[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(14),
	datab => \cpu|M_shift_rot_result\(12),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[13]~14_combout\);

-- Location: FF_X24_Y20_N23
\cpu|M_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[13]~14_combout\,
	asdata => \cpu|E_src1[13]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(13));

-- Location: LCCOMB_X24_Y20_N16
\cpu|M_shift_rot_result[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(13),
	datab => \cpu|M_shift_rot_result\(11),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[12]~13_combout\);

-- Location: FF_X24_Y20_N17
\cpu|M_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[12]~13_combout\,
	asdata => \cpu|E_src1[12]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(12));

-- Location: LCCOMB_X24_Y20_N2
\cpu|M_shift_rot_result[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(10),
	datab => \cpu|M_shift_rot_result\(12),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[11]~12_combout\);

-- Location: FF_X24_Y20_N3
\cpu|M_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[11]~12_combout\,
	asdata => \cpu|E_src1[11]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(11));

-- Location: LCCOMB_X24_Y22_N24
\cpu|M_shift_rot_result[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(9),
	datab => \cpu|M_shift_rot_result\(11),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[10]~11_combout\);

-- Location: FF_X24_Y22_N25
\cpu|M_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[10]~11_combout\,
	asdata => \cpu|E_src1[10]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(10));

-- Location: LCCOMB_X24_Y22_N2
\cpu|M_shift_rot_result[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(8),
	datab => \cpu|M_shift_rot_result\(10),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[9]~10_combout\);

-- Location: FF_X24_Y22_N3
\cpu|M_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[9]~10_combout\,
	asdata => \cpu|E_src1[9]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(9));

-- Location: LCCOMB_X24_Y22_N30
\cpu|M_shift_rot_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(9),
	datab => \cpu|M_shift_rot_result\(7),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[8]~9_combout\);

-- Location: FF_X24_Y22_N31
\cpu|M_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[8]~9_combout\,
	asdata => \cpu|E_src1[8]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(8));

-- Location: LCCOMB_X24_Y22_N10
\cpu|M_shift_rot_result[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(8),
	datab => \cpu|M_shift_rot_result\(6),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[7]~8_combout\);

-- Location: FF_X24_Y22_N11
\cpu|M_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[7]~8_combout\,
	asdata => \cpu|E_src1[7]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(7));

-- Location: LCCOMB_X24_Y21_N0
\cpu|M_shift_rot_result[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(7),
	datad => \cpu|M_shift_rot_result\(5),
	combout => \cpu|M_shift_rot_result[6]~7_combout\);

-- Location: FF_X24_Y21_N1
\cpu|M_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[6]~7_combout\,
	asdata => \cpu|E_src1[6]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(6));

-- Location: LCCOMB_X24_Y21_N18
\cpu|M_shift_rot_result[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(4),
	datab => \cpu|M_shift_rot_result\(6),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[5]~6_combout\);

-- Location: FF_X24_Y21_N19
\cpu|M_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[5]~6_combout\,
	asdata => \cpu|E_src1[5]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(5));

-- Location: LCCOMB_X24_Y21_N12
\cpu|M_shift_rot_result[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(3),
	datab => \cpu|M_shift_rot_result\(5),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[4]~5_combout\);

-- Location: FF_X24_Y21_N13
\cpu|M_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[4]~5_combout\,
	asdata => \cpu|E_src1[4]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(4));

-- Location: LCCOMB_X24_Y21_N6
\cpu|M_shift_rot_result[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(4),
	datab => \cpu|M_shift_rot_result\(2),
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[3]~4_combout\);

-- Location: FF_X24_Y21_N7
\cpu|M_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[3]~4_combout\,
	asdata => \cpu|E_src1[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(3));

-- Location: LCCOMB_X23_Y23_N6
\cpu|M_st_data[19]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(3),
	combout => \cpu|M_st_data[19]~35_combout\);

-- Location: LCCOMB_X23_Y23_N18
\cpu|M_st_data[19]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[19]~35_combout\,
	datab => \cpu|E_src2_prelim\(3),
	datac => \cpu|E_src2_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[3]~25_combout\,
	combout => \cpu|M_st_data[19]~12_combout\);

-- Location: LCCOMB_X24_Y24_N30
\cpu|E_arith_src2[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_src2_choose_imm~q\,
	datac => \cpu|M_st_data[19]~12_combout\,
	datad => \cpu|E_src2_imm\(3),
	combout => \cpu|E_arith_src2[3]~13_combout\);

-- Location: LCCOMB_X25_Y21_N6
\cpu|E_alu_result[3]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_arith_src2[3]~13_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_src1[3]~14_combout\,
	combout => \cpu|E_alu_result[3]~35_combout\);

-- Location: LCCOMB_X31_Y22_N0
\cpu|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[0]~0_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => VCC,
	combout => \cpu|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \cpu|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X31_Y22_N2
\cpu|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \cpu|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[0]~12\,
	combout => \cpu|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \cpu|D_br_taken_waddr_partial[1]~14\);

-- Location: FF_X31_Y22_N3
\cpu|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(1));

-- Location: FF_X30_Y22_N5
\cpu|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(1));

-- Location: LCCOMB_X29_Y22_N16
\cpu|D_extra_pc[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|D_br_taken_waddr_partial\(1),
	datad => \cpu|D_pc_plus_one\(1),
	combout => \cpu|D_extra_pc[1]~12_combout\);

-- Location: FF_X29_Y22_N17
\cpu|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[1]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(1));

-- Location: LCCOMB_X27_Y21_N8
\cpu|E_alu_result[3]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|Add8|auto_generated|result_int[4]~8_combout\,
	datac => \cpu|E_extra_pc\(1),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[3]~34_combout\);

-- Location: LCCOMB_X27_Y21_N20
\cpu|E_alu_result[3]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result[3]~35_combout\,
	datab => \cpu|E_alu_result[3]~34_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	combout => \cpu|E_alu_result[3]~36_combout\);

-- Location: FF_X27_Y21_N21
\cpu|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[3]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(3));

-- Location: LCCOMB_X27_Y27_N26
\mm_interconnect_0|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(39) = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\cpu|M_alu_result\(3)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & \cpu|ic_fill_ap_offset\(1))))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0) & ((\cpu|ic_fill_ap_offset\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datac => \cpu|M_alu_result\(3),
	datad => \cpu|ic_fill_ap_offset\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(39));

-- Location: FF_X27_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X28_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(1),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(2),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(3),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y27_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y28_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X30_Y29_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X28_Y28_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X28_Y28_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X35_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(35),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X35_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X32_Y29_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X31_Y29_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: FF_X31_Y29_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X31_Y29_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonAReg\(10),
	cin => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X32_Y29_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X32_Y29_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X32_Y29_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X32_Y29_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X28_Y27_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(19),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X28_Y27_N13
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X32_Y27_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X32_Y27_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X28_Y27_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(16),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X29_Y27_N26
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(18),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~43_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X29_Y27_N27
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~44_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(17));

-- Location: FF_X32_Y29_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X32_Y27_N18
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X32_Y27_N19
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X32_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(17),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X29_Y27_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~51_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(19),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X29_Y27_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~52_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X35_Y27_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(18),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X35_Y27_N29
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X32_Y27_N30
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(18),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X32_Y27_N31
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X32_Y26_N28
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_break|break_readreg\(18),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|MonDReg\(18),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X29_Y27_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~29_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~59_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(20),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X29_Y27_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(19));

-- Location: FF_X29_Y27_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X28_Y29_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(19),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X28_Y29_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X28_Y29_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X32_Y29_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|jdo\(21),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X28_Y29_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X28_Y29_N20
\cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|W_stall~combout\,
	datab => \cpu|E_valid~0_combout\,
	datac => \cpu|hbreak_enabled~q\,
	datad => \cpu|wait_for_one_post_bret_inst~q\,
	combout => \cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X28_Y29_N28
\cpu|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \cpu|wait_for_one_post_bret_inst~0_combout\,
	combout => \cpu|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X28_Y29_N29
\cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|wait_for_one_post_bret_inst~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X28_Y29_N22
\cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|jtag_break~q\,
	datab => \cpu|latched_oci_tb_hbreak_req~q\,
	datac => \cpu|hbreak_enabled~q\,
	datad => \cpu|wait_for_one_post_bret_inst~q\,
	combout => \cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X28_Y29_N18
\cpu|latched_oci_tb_hbreak_req_next~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|hbreak_req~0_combout\,
	datab => \cpu|hbreak_enabled~q\,
	datac => \cpu|latched_oci_tb_hbreak_req~q\,
	datad => \cpu|E_valid~0_combout\,
	combout => \cpu|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: FF_X28_Y29_N19
\cpu|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|latched_oci_tb_hbreak_req_next~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X28_Y23_N10
\cpu|F_iw[14]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|latched_oci_tb_hbreak_req~q\,
	datab => \cpu|D_iw[16]~0_combout\,
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => \cpu|hbreak_enabled~q\,
	combout => \cpu|F_iw[14]~36_combout\);

-- Location: FF_X28_Y23_N11
\cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[14]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(14));

-- Location: LCCOMB_X27_Y18_N16
\cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|Equal4~3_combout\,
	datac => \cpu|D_iw\(13),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X27_Y18_N17
\cpu|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X27_Y18_N8
\cpu|M_ctrl_shift_rot_right~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|E_ctrl_shift_rot_right~q\,
	combout => \cpu|M_ctrl_shift_rot_right~feeder_combout\);

-- Location: FF_X27_Y18_N9
\cpu|M_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_ctrl_shift_rot_right~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X24_Y21_N10
\cpu|M_shift_rot_result[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_shift_rot_right~q\,
	datab => \cpu|M_shift_rot_result\(0),
	datad => \cpu|M_shift_rot_result\(2),
	combout => \cpu|M_shift_rot_result[1]~2_combout\);

-- Location: FF_X24_Y21_N11
\cpu|M_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[1]~2_combout\,
	asdata => \cpu|E_src1[1]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(1));

-- Location: LCCOMB_X24_Y21_N4
\cpu|M_shift_rot_result[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(1),
	datab => \cpu|M_shift_rot_fill_bit~0_combout\,
	datad => \cpu|M_ctrl_shift_rot_right~q\,
	combout => \cpu|M_shift_rot_result[0]~1_combout\);

-- Location: FF_X24_Y21_N5
\cpu|M_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_shift_rot_result[0]~1_combout\,
	asdata => \cpu|E_src1[0]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_shift_rot_result\(0));

-- Location: LCCOMB_X23_Y25_N2
\cpu|M_wr_data_unfiltered[0]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_alu_result\(0),
	datac => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|av_ld_data_aligned_or_div\(0),
	combout => \cpu|M_wr_data_unfiltered[0]~31_combout\);

-- Location: LCCOMB_X21_Y22_N18
\cpu|M_wr_data_unfiltered[0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_shift_rot_result\(0),
	datab => \cpu|M_wr_data_unfiltered[0]~31_combout\,
	datac => \cpu|M_ctrl_shift_rot~q\,
	combout => \cpu|M_wr_data_unfiltered[0]~32_combout\);

-- Location: LCCOMB_X21_Y20_N28
\cpu|E_src1_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(2),
	combout => \cpu|E_src1_prelim[2]~3_combout\);

-- Location: FF_X21_Y20_N29
\cpu|E_src1_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[2]~3_combout\,
	asdata => \cpu|M_wr_data_unfiltered[2]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(2));

-- Location: LCCOMB_X26_Y21_N12
\cpu|E_src1[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_src1_prelim\(2),
	datac => \cpu|E_src1_hazard_M~q\,
	datad => \cpu|M_wr_data_unfiltered[2]~28_combout\,
	combout => \cpu|E_src1[2]~15_combout\);

-- Location: LCCOMB_X25_Y21_N10
\cpu|E_alu_result[2]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_src1[2]~15_combout\,
	datac => \cpu|E_arith_src2[2]~17_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[2]~41_combout\);

-- Location: FF_X30_Y22_N3
\cpu|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(0));

-- Location: LCCOMB_X29_Y22_N2
\cpu|D_extra_pc[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_iw\(21),
	datac => \cpu|D_br_taken_waddr_partial\(0),
	datad => \cpu|D_pc_plus_one\(0),
	combout => \cpu|D_extra_pc[0]~14_combout\);

-- Location: FF_X29_Y22_N3
\cpu|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[0]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(0));

-- Location: LCCOMB_X27_Y21_N28
\cpu|E_alu_result[2]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_retaddr~q\,
	datab => \cpu|Add8|auto_generated|result_int[3]~6_combout\,
	datac => \cpu|E_extra_pc\(0),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[2]~40_combout\);

-- Location: LCCOMB_X27_Y21_N16
\cpu|E_alu_result[2]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_alu_result[2]~41_combout\,
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_alu_result[2]~40_combout\,
	combout => \cpu|E_alu_result[2]~42_combout\);

-- Location: FF_X27_Y21_N17
\cpu|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[2]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(2));

-- Location: LCCOMB_X27_Y27_N24
\mm_interconnect_0|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_data\(38) = (\cpu|M_alu_result\(2) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\cpu|ic_fill_ap_offset\(0) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\cpu|M_alu_result\(2) & 
-- (\cpu|ic_fill_ap_offset\(0) & ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(2),
	datab => \cpu|ic_fill_ap_offset\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_data\(38));

-- Location: FF_X27_Y27_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X28_Y27_N16
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y28_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|debugaccess~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X28_Y28_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X27_Y28_N20
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X27_Y28_N21
\cpu|the_Quad_Dec_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(4));

-- Location: FF_X25_Y27_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X25_Y27_N26
\mm_interconnect_0|rsp_xbar_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(4) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(4)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(4),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(4));

-- Location: FF_X25_Y27_N27
\cpu|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(4));

-- Location: LCCOMB_X25_Y27_N16
\mm_interconnect_0|rsp_xbar_mux|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(5) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(5)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(5),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(5));

-- Location: FF_X25_Y27_N17
\cpu|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(5));

-- Location: LCCOMB_X29_Y25_N18
\mm_interconnect_0|rsp_xbar_mux|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(11) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(11)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(11),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(11));

-- Location: FF_X29_Y25_N19
\cpu|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(11));

-- Location: LCCOMB_X28_Y25_N8
\mm_interconnect_0|rsp_xbar_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(12) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(12) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12))))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(12) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(12),
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(12));

-- Location: FF_X28_Y25_N9
\cpu|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(12));

-- Location: LCCOMB_X28_Y25_N30
\mm_interconnect_0|rsp_xbar_mux|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(13) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(13)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(13),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(13));

-- Location: FF_X28_Y25_N31
\cpu|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(13));

-- Location: LCCOMB_X27_Y26_N20
\mm_interconnect_0|rsp_xbar_mux|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(14) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(14)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(14),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(14));

-- Location: FF_X27_Y26_N21
\cpu|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(14));

-- Location: LCCOMB_X28_Y24_N26
\mm_interconnect_0|rsp_xbar_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(15) = (\onchip_mem|the_altsyncram|auto_generated|q_a\(15) & ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\onchip_mem|the_altsyncram|auto_generated|q_a\(15) & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_mem|the_altsyncram|auto_generated|q_a\(15),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(15));

-- Location: FF_X28_Y24_N27
\cpu|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(15));

-- Location: LCCOMB_X29_Y25_N24
\mm_interconnect_0|rsp_xbar_mux|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(16) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(16)) # ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(16),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(16));

-- Location: FF_X29_Y25_N25
\cpu|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(16));

-- Location: M9K_X33_Y24_N0
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|i_readdatavalid_d1~q\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \cpu|i_readdatavalid_d1~q\,
	ena1 => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y22_N14
\cpu|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[7]~14_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[6]~24\,
	combout => \cpu|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \cpu|D_br_taken_waddr_partial[7]~26\);

-- Location: FF_X31_Y22_N17
\cpu|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(8));

-- Location: FF_X27_Y22_N21
\cpu|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(8));

-- Location: FF_X30_Y22_N19
\cpu|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(8));

-- Location: LCCOMB_X27_Y22_N22
\cpu|D_extra_pc[8]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_pc_plus_one\(8),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_br_taken_waddr_partial\(8),
	combout => \cpu|D_extra_pc[8]~6_combout\);

-- Location: FF_X27_Y22_N23
\cpu|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[8]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(8));

-- Location: LCCOMB_X29_Y20_N22
\cpu|M_pipe_flush_waddr_nxt[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(8),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[8]~21_combout\);

-- Location: LCCOMB_X27_Y22_N28
\cpu|M_pipe_flush_waddr_nxt[8]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \cpu|E_iw\(14),
	datad => \cpu|M_pipe_flush_waddr_nxt[8]~21_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[8]~22_combout\);

-- Location: LCCOMB_X27_Y22_N2
\cpu|M_pipe_flush_waddr_nxt[8]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|E_pc\(8),
	datac => \cpu|E_src1[10]~6_combout\,
	datad => \cpu|M_pipe_flush_waddr_nxt[8]~22_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[8]~23_combout\);

-- Location: FF_X27_Y22_N3
\cpu|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[8]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X27_Y22_N0
\cpu|F_ic_tag_rd_addr_nxt[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(8),
	datac => \cpu|F_pc[10]~0_combout\,
	datad => \cpu|M_pipe_flush_waddr\(8),
	combout => \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: FF_X27_Y22_N1
\cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(8));

-- Location: FF_X27_Y22_N15
\cpu|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(8));

-- Location: LCCOMB_X27_Y22_N8
\cpu|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_pc\(8),
	datac => \cpu|ic_fill_line\(5),
	datad => \cpu|D_ic_fill_starting~1_combout\,
	combout => \cpu|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X27_Y22_N9
\cpu|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[5]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(5));

-- Location: FF_X31_Y22_N15
\cpu|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X29_Y20_N12
\cpu|M_pipe_flush_waddr_nxt[7]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(7),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[7]~18_combout\);

-- Location: LCCOMB_X28_Y22_N24
\cpu|M_pipe_flush_waddr_nxt[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|E_src1[9]~7_combout\,
	datac => \cpu|M_pipe_flush_waddr_nxt[7]~18_combout\,
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[7]~19_combout\);

-- Location: LCCOMB_X28_Y22_N10
\cpu|E_pc[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(7),
	combout => \cpu|E_pc[7]~feeder_combout\);

-- Location: FF_X28_Y22_N11
\cpu|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[7]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(7));

-- Location: LCCOMB_X28_Y22_N18
\cpu|M_pipe_flush_waddr_nxt[7]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[7]~19_combout\,
	datac => \cpu|E_iw\(13),
	datad => \cpu|E_pc\(7),
	combout => \cpu|M_pipe_flush_waddr_nxt[7]~20_combout\);

-- Location: FF_X28_Y22_N19
\cpu|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[7]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X28_Y22_N6
\cpu|F_ic_tag_rd_addr_nxt[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr\(7),
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|D_pc\(7),
	datad => \cpu|F_kill~2_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\);

-- Location: LCCOMB_X31_Y22_N24
\cpu|F_ic_tag_rd_addr_nxt[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(7),
	datac => \cpu|F_pc_plus_one[7]~14_combout\,
	datad => \cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: FF_X31_Y22_N25
\cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(7));

-- Location: FF_X28_Y22_N7
\cpu|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(7));

-- Location: LCCOMB_X29_Y21_N30
\cpu|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting~1_combout\,
	datab => \cpu|D_pc\(7),
	datac => \cpu|ic_fill_line\(4),
	combout => \cpu|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X29_Y21_N31
\cpu|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[4]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(4));

-- Location: LCCOMB_X32_Y19_N24
\cpu|F_iw[21]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \cpu|F_iw[21]~23_combout\);

-- Location: FF_X32_Y19_N25
\cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[21]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(21));

-- Location: LCCOMB_X27_Y21_N10
\cpu|D_extra_pc[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \cpu|D_pc_plus_one\(5),
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_br_taken_waddr_partial\(5),
	combout => \cpu|D_extra_pc[5]~9_combout\);

-- Location: FF_X27_Y21_N11
\cpu|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[5]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(5));

-- Location: LCCOMB_X29_Y20_N8
\cpu|M_pipe_flush_waddr_nxt[5]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(5),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[5]~12_combout\);

-- Location: LCCOMB_X27_Y18_N18
\cpu|M_pipe_flush_waddr_nxt[5]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[5]~12_combout\,
	datac => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \cpu|E_src1[7]~10_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[5]~13_combout\);

-- Location: FF_X27_Y18_N15
\cpu|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(5));

-- Location: LCCOMB_X27_Y18_N24
\cpu|M_pipe_flush_waddr_nxt[5]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[5]~13_combout\,
	datac => \cpu|E_pc\(5),
	datad => \cpu|E_iw\(11),
	combout => \cpu|M_pipe_flush_waddr_nxt[5]~14_combout\);

-- Location: FF_X27_Y18_N25
\cpu|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[5]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X27_Y21_N14
\cpu|F_ic_tag_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr\(5),
	datac => \cpu|D_pc\(5),
	datad => \cpu|F_kill~2_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X27_Y21_N0
\cpu|F_ic_tag_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(5),
	datac => \cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\,
	datad => \cpu|F_pc_plus_one[5]~10_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X27_Y21_N1
\cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(5));

-- Location: FF_X27_Y21_N15
\cpu|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(5));

-- Location: LCCOMB_X29_Y21_N2
\cpu|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting~1_combout\,
	datac => \cpu|ic_fill_line\(2),
	datad => \cpu|D_pc\(5),
	combout => \cpu|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X29_Y21_N3
\cpu|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(2));

-- Location: LCCOMB_X31_Y19_N0
\cpu|F_iw[13]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \cpu|F_iw[13]~9_combout\);

-- Location: FF_X31_Y19_N1
\cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[13]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(13));

-- Location: LCCOMB_X31_Y18_N26
\cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|Equal4~0_combout\,
	datac => \cpu|D_iw\(13),
	datad => \cpu|D_iw\(5),
	combout => \cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X29_Y18_N24
\cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(16),
	datab => \cpu|D_iw\(14),
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_iw\(15),
	combout => \cpu|D_ctrl_break~1_combout\);

-- Location: LCCOMB_X29_Y18_N2
\cpu|D_ctrl_break~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ctrl_break~0_combout\,
	datad => \cpu|D_ctrl_break~1_combout\,
	combout => \cpu|D_ctrl_break~2_combout\);

-- Location: FF_X29_Y18_N3
\cpu|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_break~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_break~q\);

-- Location: LCCOMB_X29_Y20_N14
\cpu|M_pipe_flush_waddr_nxt[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(4),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[4]~9_combout\);

-- Location: LCCOMB_X32_Y23_N6
\cpu|M_pipe_flush_waddr_nxt[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \cpu|E_iw\(10),
	datad => \cpu|M_pipe_flush_waddr_nxt[4]~9_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[4]~10_combout\);

-- Location: LCCOMB_X32_Y23_N0
\cpu|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(4),
	combout => \cpu|E_pc[4]~feeder_combout\);

-- Location: FF_X32_Y23_N1
\cpu|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[4]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(4));

-- Location: LCCOMB_X32_Y23_N28
\cpu|M_pipe_flush_waddr_nxt[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr_nxt[4]~10_combout\,
	datab => \cpu|E_src1[6]~11_combout\,
	datac => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \cpu|E_pc\(4),
	combout => \cpu|M_pipe_flush_waddr_nxt[4]~11_combout\);

-- Location: FF_X32_Y23_N29
\cpu|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[4]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X32_Y22_N22
\cpu|F_ic_tag_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_br_taken_waddr_partial\(4),
	datab => \cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\,
	datac => \cpu|F_pc[10]~0_combout\,
	datad => \cpu|M_pipe_flush_waddr\(4),
	combout => \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X32_Y22_N23
\cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(4));

-- Location: FF_X32_Y22_N17
\cpu|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(4));

-- Location: LCCOMB_X29_Y21_N24
\cpu|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting~1_combout\,
	datab => \cpu|D_pc\(4),
	datac => \cpu|ic_fill_line\(1),
	combout => \cpu|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X29_Y21_N25
\cpu|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(1));

-- Location: LCCOMB_X31_Y22_N4
\cpu|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \cpu|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \cpu|D_br_taken_waddr_partial[1]~14\,
	combout => \cpu|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \cpu|D_br_taken_waddr_partial[2]~16\);

-- Location: FF_X31_Y22_N7
\cpu|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X32_Y22_N10
\cpu|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(3),
	combout => \cpu|E_pc[3]~feeder_combout\);

-- Location: FF_X32_Y22_N11
\cpu|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[3]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(3));

-- Location: LCCOMB_X24_Y24_N22
\cpu|E_iw[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw\(9),
	combout => \cpu|E_iw[9]~feeder_combout\);

-- Location: FF_X24_Y24_N23
\cpu|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_iw[9]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(9));

-- Location: FF_X30_Y22_N9
\cpu|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc_plus_one\(3));

-- Location: LCCOMB_X32_Y22_N24
\cpu|D_extra_pc[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(21),
	datab => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \cpu|D_br_taken_waddr_partial\(3),
	datad => \cpu|D_pc_plus_one\(3),
	combout => \cpu|D_extra_pc[3]~11_combout\);

-- Location: FF_X32_Y22_N25
\cpu|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_extra_pc[3]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_extra_pc\(3));

-- Location: LCCOMB_X32_Y22_N4
\cpu|M_pipe_flush_waddr_nxt[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_crst~q\,
	datab => \cpu|E_ctrl_exception~q\,
	datac => \cpu|E_ctrl_break~q\,
	datad => \cpu|E_extra_pc\(3),
	combout => \cpu|M_pipe_flush_waddr_nxt[3]~6_combout\);

-- Location: LCCOMB_X32_Y22_N0
\cpu|M_pipe_flush_waddr_nxt[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1[5]~12_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \cpu|M_pipe_flush_waddr_nxt[3]~6_combout\,
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[3]~7_combout\);

-- Location: LCCOMB_X32_Y22_N12
\cpu|M_pipe_flush_waddr_nxt[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_pc\(3),
	datab => \cpu|E_iw\(9),
	datac => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \cpu|M_pipe_flush_waddr_nxt[3]~7_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[3]~8_combout\);

-- Location: FF_X32_Y22_N13
\cpu|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[3]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X32_Y22_N28
\cpu|F_ic_tag_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(3),
	datad => \cpu|M_pipe_flush_waddr\(3),
	combout => \cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X32_Y22_N30
\cpu|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc_plus_one[3]~6_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_br_taken_waddr_partial\(3),
	datad => \cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X32_Y22_N31
\cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(3));

-- Location: FF_X32_Y22_N29
\cpu|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(3));

-- Location: LCCOMB_X29_Y21_N26
\cpu|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting~1_combout\,
	datac => \cpu|ic_fill_line\(0),
	datad => \cpu|D_pc\(3),
	combout => \cpu|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X29_Y21_N27
\cpu|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(0));

-- Location: LCCOMB_X31_Y19_N2
\cpu|F_iw[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|F_iw[12]~13_combout\);

-- Location: FF_X31_Y19_N3
\cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[12]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(12));

-- Location: LCCOMB_X27_Y18_N22
\cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|Equal4~3_combout\,
	datac => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_shift_logical~0_combout\);

-- Location: FF_X27_Y18_N23
\cpu|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_shift_rot~q\);

-- Location: FF_X27_Y18_N21
\cpu|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_shift_rot~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X24_Y22_N6
\cpu|M_st_data[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_ctrl_shift_rot~q\,
	datad => \cpu|M_shift_rot_result\(9),
	combout => \cpu|M_st_data[9]~29_combout\);

-- Location: LCCOMB_X24_Y22_N20
\cpu|M_st_data[9]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data[9]~29_combout\,
	datab => \cpu|E_src2_hazard_M~q\,
	datac => \cpu|E_src2_prelim\(9),
	datad => \cpu|M_wr_data_unfiltered[9]~14_combout\,
	combout => \cpu|M_st_data[9]~7_combout\);

-- Location: LCCOMB_X26_Y23_N0
\cpu|M_st_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|M_st_data[9]~7_combout\,
	combout => \cpu|M_st_data[9]~feeder_combout\);

-- Location: FF_X26_Y23_N1
\cpu|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[9]~feeder_combout\,
	asdata => \cpu|M_st_data[17]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|Equal181~0_combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(9));

-- Location: LCCOMB_X26_Y27_N30
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\ = (\cpu|M_st_data\(9) & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_st_data\(9),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: M9K_X22_Y15_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y26_N14
\mm_interconnect_0|rsp_xbar_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(9) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) # ((\onchip_mem|the_altsyncram|auto_generated|q_a\(9) & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(9) & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(9),
	datac => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(9));

-- Location: FF_X25_Y26_N15
\cpu|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(9));

-- Location: FF_X31_Y22_N5
\cpu|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X32_Y22_N18
\cpu|M_pipe_flush_waddr_nxt[2]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_crst~q\,
	datab => \cpu|E_ctrl_exception~q\,
	datac => \cpu|E_ctrl_break~q\,
	datad => \cpu|E_extra_pc\(2),
	combout => \cpu|M_pipe_flush_waddr_nxt[2]~39_combout\);

-- Location: LCCOMB_X32_Y22_N2
\cpu|M_pipe_flush_waddr_nxt[2]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|E_src1[4]~13_combout\,
	datac => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \cpu|M_pipe_flush_waddr_nxt[2]~39_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[2]~40_combout\);

-- Location: FF_X31_Y20_N15
\cpu|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(2));

-- Location: LCCOMB_X32_Y22_N8
\cpu|M_pipe_flush_waddr_nxt[2]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(8),
	datab => \cpu|M_pipe_flush_waddr_nxt[2]~40_combout\,
	datac => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \cpu|E_pc\(2),
	combout => \cpu|M_pipe_flush_waddr_nxt[2]~41_combout\);

-- Location: FF_X32_Y22_N9
\cpu|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[2]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X32_Y22_N20
\cpu|F_ic_data_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|F_pc_plus_one[2]~4_combout\,
	datac => \cpu|D_pc\(2),
	datad => \cpu|F_pc[10]~0_combout\,
	combout => \cpu|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X32_Y22_N26
\cpu|F_ic_data_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(2),
	datac => \cpu|M_pipe_flush_waddr\(2),
	datad => \cpu|F_ic_data_rd_addr_nxt[2]~4_combout\,
	combout => \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X32_Y22_N27
\cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_data_rd_addr_nxt[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(2));

-- Location: FF_X32_Y22_N21
\cpu|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(2));

-- Location: FF_X34_Y21_N15
\cpu|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X34_Y21_N16
\cpu|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~1_combout\,
	datac => \cpu|ic_fill_initial_offset\(2),
	datad => \cpu|D_ic_fill_starting_d1~q\,
	combout => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X34_Y21_N22
\cpu|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|i_readdatavalid_d1~q\,
	datad => \cpu|D_ic_fill_starting_d1~q\,
	combout => \cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X34_Y21_N17
\cpu|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X27_Y23_N20
\cpu|F_iw[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	combout => \cpu|F_iw[4]~12_combout\);

-- Location: FF_X27_Y23_N21
\cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[4]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(4));

-- Location: LCCOMB_X32_Y18_N30
\cpu|Equal4~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(3),
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(4),
	combout => \cpu|Equal4~8_combout\);

-- Location: LCCOMB_X32_Y18_N2
\cpu|D_wr_dst_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal4~5_combout\,
	datad => \cpu|Equal4~4_combout\,
	combout => \cpu|D_wr_dst_reg~25_combout\);

-- Location: LCCOMB_X32_Y18_N26
\cpu|D_wr_dst_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal4~8_combout\,
	datab => \cpu|D_wr_dst_reg~25_combout\,
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~7_combout\,
	combout => \cpu|D_wr_dst_reg~26_combout\);

-- Location: LCCOMB_X32_Y18_N28
\cpu|D_wr_dst_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_wr_dst_reg~26_combout\,
	datab => \cpu|D_iw\(2),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_iw\(0),
	combout => \cpu|D_wr_dst_reg~27_combout\);

-- Location: LCCOMB_X31_Y18_N24
\cpu|D_wr_dst_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_wr_dst_reg~10_combout\);

-- Location: LCCOMB_X31_Y18_N10
\cpu|D_wr_dst_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(0),
	datab => \cpu|D_iw\(4),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_wr_dst_reg~10_combout\,
	combout => \cpu|D_wr_dst_reg~7_combout\);

-- Location: LCCOMB_X30_Y19_N14
\cpu|D_wr_dst_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_wr_dst_reg~7_combout\,
	datac => \cpu|M_pipe_flush~q\,
	datad => \cpu|D_issue~q\,
	combout => \cpu|D_wr_dst_reg~30_combout\);

-- Location: LCCOMB_X30_Y19_N4
\cpu|D_wr_dst_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_dst_regnum[4]~7_combout\,
	datab => \cpu|D_dst_regnum[0]~5_combout\,
	datac => \cpu|D_dst_regnum[3]~6_combout\,
	datad => \cpu|D_dst_regnum[2]~8_combout\,
	combout => \cpu|D_wr_dst_reg~28_combout\);

-- Location: LCCOMB_X30_Y19_N22
\cpu|D_wr_dst_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_wr_dst_reg~27_combout\,
	datab => \cpu|D_wr_dst_reg~30_combout\,
	datac => \cpu|D_wr_dst_reg~28_combout\,
	datad => \cpu|D_dst_regnum[1]~4_combout\,
	combout => \cpu|D_wr_dst_reg~29_combout\);

-- Location: FF_X30_Y19_N23
\cpu|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_wr_dst_reg~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X30_Y19_N28
\cpu|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wr_dst_reg_from_D~q\,
	datac => \cpu|M_pipe_flush~q\,
	datad => \cpu|E_hbreak_req~combout\,
	combout => \cpu|E_wr_dst_reg~0_combout\);

-- Location: FF_X30_Y19_N29
\cpu|M_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_wr_dst_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_wr_dst_reg~q\);

-- Location: LCCOMB_X21_Y20_N22
\cpu|E_src1_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \cpu|D_src1_hazard_W~combout\,
	datad => \cpu|W_wr_data\(10),
	combout => \cpu|E_src1_prelim[10]~11_combout\);

-- Location: FF_X21_Y20_N23
\cpu|E_src1_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src1_prelim[10]~11_combout\,
	asdata => \cpu|M_wr_data_unfiltered[10]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src1_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src1_prelim\(10));

-- Location: LCCOMB_X21_Y20_N20
\cpu|E_src1[10]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src1_prelim\(10),
	datac => \cpu|M_wr_data_unfiltered[10]~13_combout\,
	datad => \cpu|E_src1_hazard_M~q\,
	combout => \cpu|E_src1[10]~6_combout\);

-- Location: LCCOMB_X27_Y22_N24
\cpu|E_alu_result[10]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Add8|auto_generated|result_int[11]~22_combout\,
	datab => \cpu|E_ctrl_retaddr~q\,
	datac => \cpu|E_extra_pc\(8),
	datad => \cpu|E_alu_result~0_combout\,
	combout => \cpu|E_alu_result[10]~16_combout\);

-- Location: LCCOMB_X27_Y22_N10
\cpu|E_alu_result[10]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|E_src1[10]~6_combout\,
	datac => \cpu|E_arith_src2[10]~7_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_alu_result[10]~17_combout\);

-- Location: LCCOMB_X27_Y22_N18
\cpu|E_alu_result[10]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_logic~q\,
	datab => \cpu|E_alu_result[10]~16_combout\,
	datad => \cpu|E_alu_result[10]~17_combout\,
	combout => \cpu|E_alu_result[10]~18_combout\);

-- Location: FF_X27_Y22_N19
\cpu|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[10]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(10));

-- Location: LCCOMB_X30_Y23_N2
\mm_interconnect_0|addr_router_001|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ = ((\cpu|M_alu_result\(11) & ((\cpu|M_alu_result\(12)))) # (!\cpu|M_alu_result\(11) & ((\cpu|M_alu_result\(10)) # (!\cpu|M_alu_result\(12))))) # 
-- (!\mm_interconnect_0|addr_router_001|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(10),
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|M_alu_result\(12),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X31_Y23_N26
\mm_interconnect_0|addr_router_001|src_channel[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ = (\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\ & (!\mm_interconnect_0|addr_router_001|Equal3~2_combout\ & (!\mm_interconnect_0|addr_router_001|always1~1_combout\ & 
-- !\mm_interconnect_0|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|Equal3~2_combout\,
	datac => \mm_interconnect_0|addr_router_001|always1~1_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\);

-- Location: LCCOMB_X31_Y24_N24
\mm_interconnect_0|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\) # ((\mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout\,
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X30_Y24_N14
\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X31_Y24_N28
\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ & ((\cpu|d_write~q\) # ((\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~q\,
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datac => \cpu|d_write~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X31_Y24_N2
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X31_Y24_N17
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X31_Y24_N31
\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X31_Y24_N0
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: FF_X31_Y24_N1
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X30_Y24_N22
\onchip_mem|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \onchip_mem|wren~0_combout\ = (\cpu|d_write~q\ & (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datab => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	combout => \onchip_mem|wren~0_combout\);

-- Location: LCCOMB_X26_Y28_N14
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & \cpu|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datac => \cpu|M_st_data\(6),
	combout => \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: M9K_X33_Y20_N0
\onchip_mem|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y27_N14
\mm_interconnect_0|rsp_xbar_mux|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(6) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(6)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \onchip_mem|the_altsyncram|auto_generated|q_a\(6),
	datac => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(6));

-- Location: FF_X25_Y27_N15
\cpu|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(6));

-- Location: FF_X31_Y22_N1
\cpu|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X29_Y20_N4
\cpu|M_pipe_flush_waddr_nxt[0]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_ctrl_crst~q\,
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_extra_pc\(0),
	combout => \cpu|M_pipe_flush_waddr_nxt[0]~33_combout\);

-- Location: LCCOMB_X28_Y22_N28
\cpu|M_pipe_flush_waddr_nxt[0]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[0]~33_combout\,
	datac => \cpu|E_src1[2]~15_combout\,
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[0]~34_combout\);

-- Location: LCCOMB_X28_Y22_N4
\cpu|E_pc[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(0),
	combout => \cpu|E_pc[0]~feeder_combout\);

-- Location: FF_X28_Y22_N5
\cpu|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(0));

-- Location: LCCOMB_X28_Y22_N12
\cpu|M_pipe_flush_waddr_nxt[0]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[0]~34_combout\,
	datac => \cpu|E_iw\(6),
	datad => \cpu|E_pc\(0),
	combout => \cpu|M_pipe_flush_waddr_nxt[0]~35_combout\);

-- Location: FF_X28_Y22_N13
\cpu|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[0]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X31_Y22_N28
\cpu|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(0),
	datad => \cpu|F_pc_plus_one[0]~0_combout\,
	combout => \cpu|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X31_Y22_N26
\cpu|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(0),
	datac => \cpu|M_pipe_flush_waddr\(0),
	datad => \cpu|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X31_Y22_N27
\cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_data_rd_addr_nxt[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(0));

-- Location: LCCOMB_X31_Y20_N12
\cpu|E_pc[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(1),
	combout => \cpu|E_pc[1]~feeder_combout\);

-- Location: FF_X31_Y20_N13
\cpu|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(1));

-- Location: LCCOMB_X29_Y20_N6
\cpu|M_pipe_flush_waddr_nxt[1]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_extra_pc\(1),
	datab => \cpu|E_ctrl_exception~q\,
	datac => \cpu|E_ctrl_break~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[1]~36_combout\);

-- Location: LCCOMB_X31_Y20_N18
\cpu|M_pipe_flush_waddr_nxt[1]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \cpu|E_iw\(7),
	datad => \cpu|M_pipe_flush_waddr_nxt[1]~36_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[1]~37_combout\);

-- Location: LCCOMB_X31_Y20_N16
\cpu|M_pipe_flush_waddr_nxt[1]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_pc\(1),
	datab => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \cpu|E_src1[3]~14_combout\,
	datad => \cpu|M_pipe_flush_waddr_nxt[1]~37_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[1]~38_combout\);

-- Location: FF_X31_Y20_N17
\cpu|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[1]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X31_Y20_N2
\cpu|F_ic_data_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|D_pc\(1),
	datad => \cpu|M_pipe_flush_waddr\(1),
	combout => \cpu|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X31_Y20_N22
\cpu|F_ic_data_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_kill~2_combout\,
	datab => \cpu|F_pc_plus_one[1]~2_combout\,
	datac => \cpu|F_ic_data_rd_addr_nxt[1]~2_combout\,
	datad => \cpu|D_br_taken_waddr_partial\(1),
	combout => \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X31_Y20_N23
\cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_data_rd_addr_nxt[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(1));

-- Location: FF_X31_Y20_N3
\cpu|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(1));

-- Location: LCCOMB_X34_Y21_N24
\cpu|ic_fill_initial_offset[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(1),
	combout => \cpu|ic_fill_initial_offset[1]~feeder_combout\);

-- Location: FF_X34_Y21_N25
\cpu|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_initial_offset[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X34_Y21_N12
\cpu|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset\(0),
	datab => \cpu|D_ic_fill_starting_d1~q\,
	datac => \cpu|ic_fill_dp_offset\(1),
	datad => \cpu|ic_fill_initial_offset\(1),
	combout => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: FF_X34_Y21_N13
\cpu|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X31_Y21_N10
\cpu|F_iw[1]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \cpu|F_iw[1]~15_combout\);

-- Location: FF_X31_Y21_N11
\cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[1]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(1));

-- Location: LCCOMB_X31_Y21_N2
\cpu|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(4),
	datab => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(21),
	datad => \cpu|D_iw\(3),
	combout => \cpu|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X31_Y21_N20
\cpu|D_br_pred_taken~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(1),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(2),
	datad => \cpu|D_br_pred_taken~0_combout\,
	combout => \cpu|D_br_pred_taken~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\cpu|F_pc[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_issue~q\,
	datab => \cpu|M_pipe_flush~q\,
	datac => \cpu|F_kill~2_combout\,
	datad => \cpu|D_br_pred_taken~1_combout\,
	combout => \cpu|F_pc[10]~0_combout\);

-- Location: LCCOMB_X29_Y20_N18
\cpu|M_pipe_flush_waddr_nxt[6]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(6),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[6]~15_combout\);

-- Location: LCCOMB_X27_Y18_N28
\cpu|M_pipe_flush_waddr_nxt[6]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \cpu|E_iw\(12),
	datad => \cpu|M_pipe_flush_waddr_nxt[6]~15_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[6]~16_combout\);

-- Location: LCCOMB_X27_Y18_N30
\cpu|E_pc[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(6),
	combout => \cpu|E_pc[6]~feeder_combout\);

-- Location: FF_X27_Y18_N31
\cpu|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[6]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(6));

-- Location: LCCOMB_X27_Y18_N12
\cpu|M_pipe_flush_waddr_nxt[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[6]~16_combout\,
	datac => \cpu|E_pc\(6),
	datad => \cpu|E_src1[8]~8_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[6]~17_combout\);

-- Location: FF_X27_Y18_N13
\cpu|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[6]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X31_Y22_N30
\cpu|F_ic_tag_rd_addr_nxt[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|D_pc\(6),
	datad => \cpu|F_pc_plus_one[6]~12_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\);

-- Location: LCCOMB_X31_Y22_N22
\cpu|F_ic_tag_rd_addr_nxt[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc[10]~0_combout\,
	datab => \cpu|M_pipe_flush_waddr\(6),
	datac => \cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\,
	datad => \cpu|D_br_taken_waddr_partial\(6),
	combout => \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: FF_X31_Y22_N23
\cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(6));

-- Location: FF_X31_Y22_N31
\cpu|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(6));

-- Location: LCCOMB_X29_Y21_N20
\cpu|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting~1_combout\,
	datac => \cpu|ic_fill_line\(3),
	datad => \cpu|D_pc\(6),
	combout => \cpu|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X29_Y21_N21
\cpu|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[3]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(3));

-- Location: LCCOMB_X30_Y21_N6
\cpu|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(3),
	datab => \cpu|ic_fill_line\(4),
	datac => \cpu|F_pc\(7),
	datad => \cpu|F_pc\(6),
	combout => \cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X26_Y22_N8
\cpu|F_ic_fill_same_tag_line~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(6),
	datab => \cpu|F_pc\(8),
	datac => \cpu|ic_fill_line\(5),
	datad => \cpu|F_pc\(9),
	combout => \cpu|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X27_Y21_N18
\cpu|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(1),
	datab => \cpu|F_pc\(5),
	datac => \cpu|ic_fill_line\(2),
	datad => \cpu|F_pc\(4),
	combout => \cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: FF_X30_Y21_N29
\cpu|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_tag\(3));

-- Location: LCCOMB_X30_Y21_N28
\cpu|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(12),
	datab => \cpu|ic_fill_tag\(2),
	datac => \cpu|ic_fill_tag\(3),
	datad => \cpu|F_pc\(13),
	combout => \cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X25_Y25_N26
\cpu|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_tag\(0),
	datab => \cpu|F_pc\(10),
	datac => \cpu|ic_fill_tag\(1),
	datad => \cpu|F_pc\(11),
	combout => \cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: FF_X30_Y21_N3
\cpu|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_tag\(4));

-- Location: LCCOMB_X30_Y21_N2
\cpu|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(3),
	datab => \cpu|ic_fill_line\(0),
	datac => \cpu|ic_fill_tag\(4),
	datad => \cpu|F_pc\(14),
	combout => \cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X30_Y21_N20
\cpu|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_fill_same_tag_line~3_combout\,
	datab => \cpu|F_ic_fill_same_tag_line~1_combout\,
	datac => \cpu|F_ic_fill_same_tag_line~0_combout\,
	datad => \cpu|F_ic_fill_same_tag_line~2_combout\,
	combout => \cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X30_Y21_N16
\cpu|F_ic_fill_same_tag_line\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_fill_same_tag_line~5_combout\,
	datac => \cpu|F_ic_fill_same_tag_line~6_combout\,
	datad => \cpu|F_ic_fill_same_tag_line~4_combout\,
	combout => \cpu|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X30_Y21_N17
\cpu|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_fill_same_tag_line~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X30_Y20_N24
\cpu|F_kill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_issue~q\,
	datab => \cpu|M_pipe_flush~q\,
	datac => \cpu|F_kill~2_combout\,
	datad => \cpu|D_br_pred_taken~1_combout\,
	combout => \cpu|F_kill~combout\);

-- Location: FF_X30_Y20_N25
\cpu|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_kill~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_kill~q\);

-- Location: LCCOMB_X28_Y19_N22
\cpu|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(16),
	datab => \cpu|E_iw\(12),
	datac => \cpu|E_iw\(11),
	datad => \cpu|E_iw\(13),
	combout => \cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X28_Y19_N14
\cpu|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(15),
	datab => \cpu|E_iw\(12),
	datac => \cpu|E_iw\(14),
	combout => \cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X28_Y19_N20
\cpu|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_invalidate_i~1_combout\,
	datac => \cpu|E_ctrl_invalidate_i~0_combout\,
	datad => \cpu|Equal130~1_combout\,
	combout => \cpu|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X28_Y19_N21
\cpu|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_ctrl_invalidate_i~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X32_Y21_N2
\cpu|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_ctrl_invalidate_i~q\,
	datab => \cpu|D_ic_fill_starting~1_combout\,
	datac => \cpu|ic_fill_prevent_refill~q\,
	datad => \cpu|M_valid_from_E~q\,
	combout => \cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X32_Y21_N3
\cpu|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_prevent_refill_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_prevent_refill~q\);

-- Location: LCCOMB_X32_Y21_N28
\cpu|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw_valid~q\,
	datab => \cpu|D_ic_fill_same_tag_line~q\,
	datac => \cpu|D_kill~q\,
	datad => \cpu|ic_fill_prevent_refill~q\,
	combout => \cpu|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X32_Y21_N24
\cpu|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush~q\,
	datac => \cpu|ic_fill_active~q\,
	datad => \cpu|D_ic_fill_starting~0_combout\,
	combout => \cpu|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X26_Y22_N18
\cpu|D_ic_fill_starting_d1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_ic_fill_starting~1_combout\,
	combout => \cpu|D_ic_fill_starting_d1~0_combout\);

-- Location: FF_X26_Y22_N19
\cpu|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ic_fill_starting_d1~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_ic_fill_starting_d1~q\);

-- Location: FF_X34_Y21_N21
\cpu|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_pc\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X34_Y21_N18
\cpu|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_ic_fill_starting_d1~q\,
	datac => \cpu|ic_fill_dp_offset\(0),
	datad => \cpu|ic_fill_initial_offset\(0),
	combout => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X34_Y21_N19
\cpu|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X31_Y19_N12
\cpu|F_iw[16]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	combout => \cpu|F_iw[16]~7_combout\);

-- Location: FF_X31_Y19_N13
\cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[16]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(16));

-- Location: FF_X30_Y20_N9
\cpu|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(16));

-- Location: LCCOMB_X28_Y19_N26
\cpu|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(16),
	datab => \cpu|E_iw\(13),
	datac => \cpu|E_iw\(14),
	datad => \cpu|E_iw\(15),
	combout => \cpu|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X28_Y21_N24
\cpu|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_op_eret~0_combout\,
	datab => \cpu|E_hbreak_req~0_combout\,
	datac => \cpu|E_valid~0_combout\,
	datad => \cpu|hbreak_req~0_combout\,
	combout => \cpu|E_valid~1_combout\);

-- Location: FF_X28_Y21_N25
\cpu|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_valid~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_valid_from_E~q\);

-- Location: LCCOMB_X29_Y21_N14
\cpu|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_valid_from_E~q\,
	datab => \cpu|M_ctrl_invalidate_i~q\,
	datac => \cpu|D_ic_fill_starting~1_combout\,
	datad => \cpu|clr_break_line~q\,
	combout => \cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: FF_X29_Y21_N15
\cpu|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X32_Y20_N0
\cpu|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_readdatavalid_d1~q\,
	datad => \cpu|ic_tag_clr_valid_bits~q\,
	combout => \cpu|ic_tag_wren~combout\);

-- Location: FF_X28_Y21_N3
\cpu|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_crst~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_crst~q\);

-- Location: LCCOMB_X28_Y21_N2
\cpu|ic_tag_wraddress[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|clr_break_line~q\,
	datac => \cpu|M_ctrl_crst~q\,
	datad => \cpu|M_valid_from_E~q\,
	combout => \cpu|ic_tag_wraddress[4]~5_combout\);

-- Location: LCCOMB_X29_Y21_N12
\cpu|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|M_ctrl_invalidate_i~q\,
	datad => \cpu|M_valid_from_E~q\,
	combout => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X29_Y21_N10
\cpu|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_tag_wraddress[4]~5_combout\,
	datab => \cpu|M_alu_result\(5),
	datac => \cpu|ic_tag_wraddress_nxt~1_combout\,
	datad => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \cpu|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X34_Y22_N16
\cpu|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|clr_break_line~q\,
	datad => \cpu|ic_tag_wraddress_nxt[0]~2_combout\,
	combout => \cpu|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X34_Y22_N17
\cpu|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(0));

-- Location: LCCOMB_X29_Y21_N8
\cpu|ic_tag_wraddress[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ic_tag_wraddress[1]~0_combout\,
	combout => \cpu|ic_tag_wraddress[1]~feeder_combout\);

-- Location: FF_X29_Y21_N9
\cpu|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[1]~feeder_combout\,
	asdata => \cpu|M_alu_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\,
	sload => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(1));

-- Location: LCCOMB_X29_Y21_N18
\cpu|ic_tag_wraddress[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ic_tag_wraddress[2]~1_combout\,
	combout => \cpu|ic_tag_wraddress[2]~feeder_combout\);

-- Location: FF_X29_Y21_N19
\cpu|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[2]~feeder_combout\,
	asdata => \cpu|M_alu_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\,
	sload => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(2));

-- Location: LCCOMB_X29_Y21_N28
\cpu|ic_tag_wraddress[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ic_tag_wraddress[3]~2_combout\,
	combout => \cpu|ic_tag_wraddress[3]~feeder_combout\);

-- Location: FF_X29_Y21_N29
\cpu|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[3]~feeder_combout\,
	asdata => \cpu|M_alu_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\,
	sload => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(3));

-- Location: LCCOMB_X29_Y21_N22
\cpu|ic_tag_wraddress[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_tag_wraddress[4]~3_combout\,
	combout => \cpu|ic_tag_wraddress[4]~feeder_combout\);

-- Location: FF_X29_Y21_N23
\cpu|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[4]~feeder_combout\,
	asdata => \cpu|M_alu_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\,
	sload => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(4));

-- Location: LCCOMB_X29_Y21_N16
\cpu|ic_tag_wraddress[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|ic_tag_wraddress[5]~4_combout\,
	combout => \cpu|ic_tag_wraddress[5]~feeder_combout\);

-- Location: FF_X29_Y21_N17
\cpu|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress[5]~feeder_combout\,
	asdata => \cpu|M_alu_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \cpu|ALT_INV_ic_tag_wraddress[4]~5_combout\,
	sload => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(5));

-- Location: LCCOMB_X29_Y21_N4
\cpu|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_tag_wraddress[4]~5_combout\,
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|ic_tag_wraddress_nxt~0_combout\,
	datad => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \cpu|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X29_Y21_N0
\cpu|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ic_tag_wraddress_nxt[6]~4_combout\,
	datad => \cpu|clr_break_line~q\,
	combout => \cpu|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X29_Y21_N1
\cpu|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_tag_wraddress\(6));

-- Location: LCCOMB_X21_Y21_N4
\cpu|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X21_Y21_N28
\cpu|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(0),
	datad => \cpu|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X29_Y21_N6
\cpu|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \cpu|ic_fill_dp_offset_en~0_combout\,
	datac => \cpu|D_ic_fill_starting~1_combout\,
	datad => \cpu|clr_break_line~q\,
	combout => \cpu|ic_fill_valid_bits_en~combout\);

-- Location: FF_X21_Y21_N29
\cpu|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X21_Y21_N18
\cpu|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X21_Y21_N10
\cpu|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(1),
	datad => \cpu|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X21_Y21_N11
\cpu|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X21_Y21_N0
\cpu|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X21_Y21_N8
\cpu|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(2),
	datad => \cpu|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X21_Y21_N9
\cpu|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X21_Y21_N22
\cpu|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X21_Y21_N6
\cpu|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(3),
	datad => \cpu|ic_fill_valid_bits_nxt[3]~13_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X21_Y21_N7
\cpu|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X21_Y21_N20
\cpu|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X21_Y21_N12
\cpu|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(4),
	datad => \cpu|ic_fill_valid_bits_nxt[4]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X21_Y21_N13
\cpu|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X21_Y21_N16
\cpu|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X21_Y21_N24
\cpu|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(5),
	datad => \cpu|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X21_Y21_N25
\cpu|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X21_Y21_N26
\cpu|Equal157~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|Equal157~0_combout\);

-- Location: LCCOMB_X21_Y21_N2
\cpu|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(6),
	datad => \cpu|Equal157~0_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X21_Y21_N3
\cpu|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X21_Y21_N30
\cpu|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X21_Y21_N14
\cpu|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ic_fill_starting_d1~q\,
	datab => \cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \cpu|ic_fill_valid_bits\(7),
	datad => \cpu|ic_fill_valid_bits_nxt[7]~5_combout\,
	combout => \cpu|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X21_Y21_N15
\cpu|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_valid_bits\(7));

-- Location: M9K_X22_Y21_N0
\cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0000010550000010F1000001343000001049000001BA00000013E70000015050000001E7000001CE00000002A2000000C88000001FDF0000008B10000013A400",
	mem_init1 => X"0000D79000001C150000000D10000007400000016280000003810000009520000000D90000018DF0000000BD000001ABF00000121C000000A6A000000597000001A01000001336000001EF7000000A3F000001FDF000001368000001958000001E6C000001F4500000001C0000008F50000012A000000197B000001CD90000006790000017130000002C3000001604000000D2500000098D0000003240000015410000013EE0000019F7000001A5C000000BF00000015E600000125A000000B66000000E47000000C640000014F80000019C9000000D2C000001B3E00000174500000040B00000018500000081100000069D00000094F0000011CE00000188B0",
	mem_init0 => X"000014B70000013A0000000A1E000001D2B0000016030000001C3000001A530000019CB000001156000000AE5000001500000000C450000019980000014C30000018600000011E9000000C4600000025E000000641000000043000000C7A000001C44000001E610000004F00000001D3000001AC8000001A1B0000008C9000000FE30000011C2000000ED600000120900000028C000001559000000CB0000000A530000011310000010530000009440000005F00000011A20000006DC00000180F00000060B000001708000001F30000001F160000014730000003C00000008190000000BB0000018FD000000F82000000B0D0000017A3000001850000000870",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Quad_Dec_cpu_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 13,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 13,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cpu|ic_tag_wren~combout\,
	portbre => \cpu|ALT_INV_W_stall~combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y25_N8
\cpu|F_inst_ram_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datab => \cpu|F_pc\(12),
	datac => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datad => \cpu|F_pc\(11),
	combout => \cpu|F_inst_ram_hit~1_combout\);

-- Location: FF_X28_Y21_N15
\cpu|W_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|M_ctrl_crst~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_ctrl_crst~q\);

-- Location: FF_X28_Y21_N19
\cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|W_valid~q\);

-- Location: LCCOMB_X28_Y21_N14
\cpu|F_inst_ram_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \cpu|F_pc\(10),
	datac => \cpu|W_ctrl_crst~q\,
	datad => \cpu|W_valid~q\,
	combout => \cpu|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X20_Y21_N0
\cpu|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datab => \cpu|F_pc\(1),
	datac => \cpu|F_pc\(0),
	datad => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu|F_ic_valid~0_combout\);

-- Location: LCCOMB_X20_Y21_N2
\cpu|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_valid~0_combout\,
	datab => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	datac => \cpu|F_pc\(0),
	datad => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \cpu|F_ic_valid~1_combout\);

-- Location: LCCOMB_X20_Y21_N12
\cpu|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(0),
	datab => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datac => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \cpu|F_pc\(1),
	combout => \cpu|F_ic_valid~2_combout\);

-- Location: LCCOMB_X20_Y21_N6
\cpu|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_valid~2_combout\,
	datab => \cpu|F_pc\(1),
	datac => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datad => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	combout => \cpu|F_ic_valid~3_combout\);

-- Location: LCCOMB_X20_Y21_N8
\cpu|F_inst_ram_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_pc\(2),
	datab => \cpu|F_ic_valid~1_combout\,
	datad => \cpu|F_ic_valid~3_combout\,
	combout => \cpu|F_inst_ram_hit~2_combout\);

-- Location: LCCOMB_X30_Y21_N10
\cpu|F_inst_ram_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	datab => \cpu|F_pc\(13),
	datac => \cpu|F_pc\(14),
	datad => \cpu|Quad_Dec_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu|F_inst_ram_hit~3_combout\);

-- Location: LCCOMB_X28_Y21_N20
\cpu|F_inst_ram_hit~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_inst_ram_hit~1_combout\,
	datab => \cpu|F_inst_ram_hit~0_combout\,
	datac => \cpu|F_inst_ram_hit~2_combout\,
	datad => \cpu|F_inst_ram_hit~3_combout\,
	combout => \cpu|F_inst_ram_hit~4_combout\);

-- Location: FF_X28_Y21_N21
\cpu|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_inst_ram_hit~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw_valid~q\);

-- Location: LCCOMB_X32_Y21_N8
\cpu|F_kill~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw_valid~q\,
	datac => \cpu|D_kill~q\,
	datad => \cpu|M_pipe_flush~q\,
	combout => \cpu|F_kill~2_combout\);

-- Location: LCCOMB_X30_Y20_N30
\cpu|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_valid~combout\,
	datab => \cpu|F_kill~2_combout\,
	datac => \cpu|F_inst_ram_hit~4_combout\,
	datad => \cpu|D_br_pred_taken~1_combout\,
	combout => \cpu|F_issue~combout\);

-- Location: FF_X30_Y20_N31
\cpu|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_issue~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_issue~q\);

-- Location: LCCOMB_X30_Y20_N2
\cpu|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_pipe_flush~q\,
	datac => \cpu|D_issue~q\,
	combout => \cpu|D_valid~combout\);

-- Location: FF_X30_Y20_N3
\cpu|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_valid~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_valid_from_D~q\);

-- Location: LCCOMB_X30_Y20_N22
\cpu|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_pipe_flush~q\,
	datad => \cpu|E_valid_from_D~q\,
	combout => \cpu|E_valid~0_combout\);

-- Location: LCCOMB_X27_Y22_N4
\cpu|M_pipe_flush_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(1),
	datab => \cpu|Add8|auto_generated|result_int[33]~66_combout\,
	datac => \cpu|Add10~64_combout\,
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|M_pipe_flush_nxt~0_combout\);

-- Location: FF_X27_Y22_N27
\cpu|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(21));

-- Location: FF_X27_Y22_N17
\cpu|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_br_cond~q\);

-- Location: LCCOMB_X27_Y22_N26
\cpu|M_pipe_flush_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_pipe_flush_nxt~0_combout\,
	datac => \cpu|E_iw\(21),
	datad => \cpu|E_ctrl_br_cond~q\,
	combout => \cpu|M_pipe_flush_nxt~1_combout\);

-- Location: LCCOMB_X30_Y18_N4
\cpu|D_ctrl_flush_pipe_always~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(15),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X30_Y18_N6
\cpu|D_ctrl_flush_pipe_always~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datab => \cpu|D_iw\(15),
	datac => \cpu|D_iw\(14),
	datad => \cpu|D_iw\(13),
	combout => \cpu|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X30_Y18_N16
\cpu|D_ctrl_flush_pipe_always~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(16),
	datac => \cpu|D_ctrl_flush_pipe_always~2_combout\,
	datad => \cpu|D_ctrl_flush_pipe_always~3_combout\,
	combout => \cpu|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X30_Y18_N18
\cpu|D_ctrl_flush_pipe_always~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(12),
	datab => \cpu|D_ctrl_flush_pipe_always~0_combout\,
	datac => \cpu|D_ctrl_flush_pipe_always~2_combout\,
	datad => \cpu|D_ctrl_flush_pipe_always~4_combout\,
	combout => \cpu|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X30_Y18_N26
\cpu|D_ctrl_flush_pipe_always~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal4~6_combout\,
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(5),
	datad => \cpu|Equal4~7_combout\,
	combout => \cpu|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X30_Y18_N2
\cpu|D_ctrl_flush_pipe_always~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_ctrl_exception~0_combout\,
	datab => \cpu|D_ctrl_flush_pipe_always~5_combout\,
	datac => \cpu|Equal4~3_combout\,
	datad => \cpu|D_ctrl_flush_pipe_always~1_combout\,
	combout => \cpu|D_ctrl_flush_pipe_always~6_combout\);

-- Location: FF_X30_Y18_N3
\cpu|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_flush_pipe_always~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_flush_pipe_always~q\);

-- Location: LCCOMB_X30_Y20_N20
\cpu|M_pipe_flush_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_valid~0_combout\,
	datab => \cpu|M_pipe_flush_nxt~1_combout\,
	datac => \cpu|E_hbreak_req~combout\,
	datad => \cpu|E_ctrl_flush_pipe_always~q\,
	combout => \cpu|M_pipe_flush_nxt~2_combout\);

-- Location: FF_X30_Y20_N21
\cpu|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush~q\);

-- Location: LCCOMB_X34_Y21_N14
\cpu|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \cpu|ic_fill_initial_offset\(2),
	datad => \cpu|ic_fill_initial_offset\(1),
	combout => \cpu|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X34_Y21_N20
\cpu|ic_fill_active_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_active_nxt~2_combout\,
	datab => \cpu|i_readdatavalid_d1~q\,
	datac => \cpu|ic_fill_initial_offset\(0),
	datad => \cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \cpu|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X32_Y21_N22
\cpu|ic_fill_active_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush~q\,
	datab => \cpu|ic_fill_active_nxt~3_combout\,
	datac => \cpu|ic_fill_active~q\,
	datad => \cpu|D_ic_fill_starting~0_combout\,
	combout => \cpu|ic_fill_active_nxt~4_combout\);

-- Location: FF_X32_Y21_N23
\cpu|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_active_nxt~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_active~q\);

-- Location: LCCOMB_X31_Y20_N28
\cpu|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|ic_fill_ap_cnt\(0),
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X31_Y20_N29
\cpu|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X31_Y20_N8
\cpu|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|ic_fill_ap_cnt\(0),
	datac => \cpu|ic_fill_ap_cnt\(1),
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X31_Y20_N9
\cpu|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X31_Y20_N6
\cpu|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_req_accepted~0_combout\,
	datab => \cpu|ic_fill_ap_cnt\(1),
	datac => \cpu|ic_fill_ap_cnt\(2),
	datad => \cpu|ic_fill_ap_cnt\(0),
	combout => \cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X31_Y20_N7
\cpu|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X31_Y20_N30
\cpu|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_ap_cnt\(2),
	datab => \cpu|ic_fill_ap_cnt\(0),
	datac => \cpu|ic_fill_ap_cnt\(1),
	datad => \cpu|ic_fill_ap_cnt\(3),
	combout => \cpu|Add6~0_combout\);

-- Location: LCCOMB_X31_Y20_N0
\cpu|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|Add6~0_combout\,
	datad => \cpu|ic_fill_req_accepted~0_combout\,
	combout => \cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X31_Y20_N1
\cpu|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ic_fill_ap_offset[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X32_Y21_N26
\cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_active~q\,
	datab => \cpu|ic_fill_ap_cnt\(3),
	datac => \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	datad => \cpu|clr_break_line~q\,
	combout => \cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X32_Y21_N0
\cpu|i_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|i_read_nxt~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\,
	datac => \cpu|i_read~q\,
	datad => \cpu|D_ic_fill_starting~1_combout\,
	combout => \cpu|i_read_nxt~1_combout\);

-- Location: FF_X32_Y21_N1
\cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|i_read_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_read~q\);

-- Location: LCCOMB_X30_Y26_N20
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\cpu|i_read~q\ & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datab => \cpu|i_read~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X30_Y26_N18
\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~2_combout\ = (\cpu|clr_break_line~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|clr_break_line~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X30_Y26_N19
\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X28_Y25_N0
\mm_interconnect_0|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X24_Y26_N28
\mm_interconnect_0|rsp_xbar_mux|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(3) = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & ((\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3)) # ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & 
-- \onchip_mem|the_altsyncram|auto_generated|q_a\(3))))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\onchip_mem|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \onchip_mem|the_altsyncram|auto_generated|q_a\(3),
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(3));

-- Location: FF_X24_Y26_N29
\cpu|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(3));

-- Location: LCCOMB_X32_Y19_N16
\cpu|F_iw[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \cpu|F_iw[5]~11_combout\);

-- Location: FF_X32_Y19_N17
\cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[5]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(5));

-- Location: LCCOMB_X31_Y18_N20
\cpu|Equal4~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(5),
	datac => \cpu|D_iw\(0),
	datad => \cpu|Equal4~0_combout\,
	combout => \cpu|Equal4~3_combout\);

-- Location: LCCOMB_X27_Y18_N2
\cpu|D_compare_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal4~3_combout\,
	datac => \cpu|D_iw\(3),
	datad => \cpu|D_iw\(14),
	combout => \cpu|D_compare_op[0]~1_combout\);

-- Location: FF_X27_Y18_N3
\cpu|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_compare_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_compare_op\(0));

-- Location: LCCOMB_X25_Y21_N4
\cpu|E_alu_result[5]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_compare_op\(0),
	datab => \cpu|E_src1[5]~12_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_arith_src2[5]~12_combout\,
	combout => \cpu|E_alu_result[5]~32_combout\);

-- Location: LCCOMB_X27_Y20_N12
\cpu|E_alu_result[5]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_alu_result~0_combout\,
	datab => \cpu|E_extra_pc\(3),
	datac => \cpu|E_ctrl_retaddr~q\,
	datad => \cpu|Add8|auto_generated|result_int[6]~12_combout\,
	combout => \cpu|E_alu_result[5]~31_combout\);

-- Location: LCCOMB_X27_Y20_N26
\cpu|E_alu_result[5]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|E_ctrl_logic~q\,
	datac => \cpu|E_alu_result[5]~32_combout\,
	datad => \cpu|E_alu_result[5]~31_combout\,
	combout => \cpu|E_alu_result[5]~33_combout\);

-- Location: FF_X27_Y20_N27
\cpu|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_alu_result[5]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_alu_result\(5));

-- Location: LCCOMB_X31_Y23_N20
\mm_interconnect_0|addr_router_001|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal5~0_combout\ = (\cpu|M_alu_result\(5) & (!\cpu|M_alu_result\(4) & (\cpu|M_alu_result\(3) & \mm_interconnect_0|addr_router_001|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(5),
	datab => \cpu|M_alu_result\(4),
	datac => \cpu|M_alu_result\(3),
	datad => \mm_interconnect_0|addr_router_001|Equal3~1_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal5~0_combout\);

-- Location: LCCOMB_X31_Y26_N14
\jtag_uart|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \jtag_uart|av_waitrequest~0_combout\ = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|addr_router_001|Equal5~0_combout\ & (!\jtag_uart|av_waitrequest~q\ & 
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \jtag_uart|av_waitrequest~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \jtag_uart|av_waitrequest~0_combout\);

-- Location: FF_X31_Y26_N15
\jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart|av_waitrequest~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X31_Y26_N8
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & (\cpu|d_read~q\ & (\jtag_uart|av_waitrequest~q\ & 
-- \mm_interconnect_0|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datab => \cpu|d_read~q\,
	datac => \jtag_uart|av_waitrequest~q\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X31_Y26_N24
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (!\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & (\cpu|d_read~q\ & (\jtag_uart|av_waitrequest~q\ & 
-- \mm_interconnect_0|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datab => \cpu|d_read~q\,
	datac => \jtag_uart|av_waitrequest~q\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X29_Y24_N18
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\) # ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X29_Y24_N19
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X29_Y24_N12
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X29_Y24_N13
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X31_Y26_N22
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\jtag_uart|av_waitrequest~q\ & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & \mm_interconnect_0|addr_router_001|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \jtag_uart|av_waitrequest~q\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X31_Y26_N23
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X29_Y24_N1
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X29_Y24_N0
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_write~q\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X29_Y24_N22
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)) # 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X29_Y24_N23
\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X31_Y23_N5
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X31_Y23_N4
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\))) # (!\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_write~q\,
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X31_Y23_N8
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))) # 
-- (!\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\);

-- Location: FF_X31_Y23_N9
\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X29_Y24_N8
\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\) # ((\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X34_Y23_N6
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\ = (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\) # 
-- ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\);

-- Location: FF_X34_Y23_N7
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y23_N10
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\cpu|d_write~q\ & !\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|d_write~q\,
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X30_Y23_N18
\mm_interconnect_0|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\ = (!\cpu|M_alu_result\(10) & (!\cpu|M_alu_result\(11) & (\cpu|M_alu_result\(12) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_alu_result\(10),
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|M_alu_result\(12),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X34_Y23_N0
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X34_Y23_N22
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~2_combout\ = (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~2_combout\);

-- Location: FF_X34_Y23_N23
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X34_Y23_N20
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~3_combout\);

-- Location: FF_X34_Y23_N21
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X34_Y23_N14
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(1) & 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0) $ (((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X34_Y23_N2
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & \mm_interconnect_0|addr_router_001|Equal2~1_combout\))) # 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X34_Y23_N8
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X34_Y23_N9
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X34_Y23_N16
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & 
-- \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X34_Y23_N17
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X29_Y24_N2
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & !\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X29_Y24_N28
\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\ = (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\ & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\) # (!\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X29_Y24_N26
\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # 
-- ((\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\) # ((\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\ & \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~1_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: FF_X30_Y24_N17
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X30_Y24_N16
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & (\cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \cpu|d_write~q\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X28_Y24_N9
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X34_Y22_N1
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X34_Y22_N0
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\))) # (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X34_Y22_N2
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\ = (\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))) # 
-- (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X34_Y22_N3
\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X34_Y23_N13
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X34_Y23_N12
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)) # (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \cpu|d_write~q\,
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X34_Y23_N18
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\ = (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\)) # (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))) # 
-- (!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\);

-- Location: FF_X34_Y23_N19
\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X34_Y23_N28
\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\ = (\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & 
-- ((\mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & 
-- (((\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	combout => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\);

-- Location: LCCOMB_X28_Y24_N8
\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ = (\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\) # 
-- ((\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\);

-- Location: LCCOMB_X34_Y23_N24
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\ = (\mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\) # ((!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\ & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X34_Y23_N26
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\) # ((!\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|addr_router_001|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout\,
	datab => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]~0_combout\,
	datad => \mm_interconnect_0|addr_router_001|Equal2~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X30_Y23_N30
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & 
-- !\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X30_Y23_N16
\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\ & (\cpu|M_alu_result\(11) & (!\cpu|M_alu_result\(12) & \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|M_alu_result\(12),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X31_Y26_N0
\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\) # ((!\mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|addr_router_001|Equal5~0_combout\ & \jtag_uart|av_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|addr_router_001|Equal5~0_combout\,
	datac => \jtag_uart|av_waitrequest~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\);

-- Location: LCCOMB_X34_Y22_N22
\mm_interconnect_0|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ = (\cpu|clr_break_line~q\ & ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\) # ((\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\) # 
-- (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~2_combout\,
	datac => \cpu|clr_break_line~q\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X31_Y26_N4
\mm_interconnect_0|cpu_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\ & ((\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) # 
-- ((\cpu|d_read~q\ & \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	datab => \cpu|d_read~q\,
	datac => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\,
	combout => \mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X31_Y26_N5
\mm_interconnect_0|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X31_Y26_N2
\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\cpu|d_write~q\) # ((\cpu|d_read~q\ & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datac => \cpu|d_read~q\,
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X30_Y23_N20
\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\cpu|M_alu_result\(11) & (!\cpu|M_alu_result\(12) & 
-- \mm_interconnect_0|addr_router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \cpu|M_alu_result\(11),
	datac => \cpu|M_alu_result\(12),
	datad => \mm_interconnect_0|addr_router_001|Equal2~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: FF_X30_Y23_N1
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X30_Y23_N0
\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (((!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X30_Y26_N26
\mm_interconnect_0|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\ = (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (!\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X30_Y26_N28
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X30_Y26_N29
\mm_interconnect_0|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X30_Y26_N14
\mm_interconnect_0|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & (\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q\,
	combout => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X30_Y23_N27
\mm_interconnect_0|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X30_Y26_N22
\mm_interconnect_0|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & ((\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))) # (!\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ & (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X30_Y26_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \cpu|d_write~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X30_Y26_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|write~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|write~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X30_Y26_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X30_Y26_N8
\cpu|the_Quad_Dec_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|read~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X30_Y26_N9
\cpu|the_Quad_Dec_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X31_Y25_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|read~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X31_Y25_N14
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X31_Y25_N15
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X31_Y25_N12
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|address\(8),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y25_N10
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|write~q\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|read~q\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X31_Y25_N11
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X30_Y26_N2
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: LCCOMB_X30_Y26_N4
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\) # 
-- ((!\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3_combout\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\);

-- Location: FF_X30_Y26_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X29_Y24_N25
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X29_Y24_N24
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X29_Y24_N30
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ = \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\);

-- Location: FF_X29_Y24_N31
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: FF_X30_Y24_N13
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LCCOMB_X30_Y24_N12
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\)))) # (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]~q\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X28_Y24_N7
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LCCOMB_X28_Y24_N6
\mm_interconnect_0|limiter|response_sink_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|response_sink_accepted~0_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & (((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\ & 
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~q\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|limiter|response_sink_accepted~0_combout\);

-- Location: LCCOMB_X32_Y21_N12
\mm_interconnect_0|limiter|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ = (!\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ & (\mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\ & \cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \cpu|i_read~q\,
	combout => \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X28_Y24_N20
\mm_interconnect_0|limiter|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|pending_response_count[0]~0_combout\ = \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ $ (\mm_interconnect_0|limiter|pending_response_count\(0) $ (\mm_interconnect_0|limiter|response_sink_accepted~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\,
	datac => \mm_interconnect_0|limiter|pending_response_count\(0),
	datad => \mm_interconnect_0|limiter|response_sink_accepted~0_combout\,
	combout => \mm_interconnect_0|limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X28_Y24_N21
\mm_interconnect_0|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|limiter|pending_response_count[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|limiter|pending_response_count\(0));

-- Location: LCCOMB_X28_Y24_N18
\mm_interconnect_0|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|has_pending_responses~0_combout\ = (\mm_interconnect_0|limiter|response_sink_accepted~0_combout\ & (\mm_interconnect_0|limiter|has_pending_responses~q\ & ((\mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\) # 
-- (!\mm_interconnect_0|limiter|pending_response_count\(0))))) # (!\mm_interconnect_0|limiter|response_sink_accepted~0_combout\ & ((\mm_interconnect_0|limiter|has_pending_responses~q\) # ((\mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\ & 
-- !\mm_interconnect_0|limiter|pending_response_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|response_sink_accepted~0_combout\,
	datab => \mm_interconnect_0|limiter|nonposted_cmd_accepted~combout\,
	datac => \mm_interconnect_0|limiter|has_pending_responses~q\,
	datad => \mm_interconnect_0|limiter|pending_response_count\(0),
	combout => \mm_interconnect_0|limiter|has_pending_responses~0_combout\);

-- Location: FF_X28_Y24_N19
\mm_interconnect_0|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|limiter|has_pending_responses~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X29_Y23_N24
\mm_interconnect_0|limiter|last_dest_id[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|last_dest_id[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|limiter|last_dest_id[0]~feeder_combout\);

-- Location: FF_X29_Y23_N25
\mm_interconnect_0|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|limiter|last_dest_id[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|limiter|last_dest_id\(0));

-- Location: LCCOMB_X29_Y23_N2
\mm_interconnect_0|limiter|suppress_change_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ = (\mm_interconnect_0|limiter|has_pending_responses~q\ & ((\mm_interconnect_0|limiter|last_dest_id\(1) $ (!\mm_interconnect_0|addr_router|Equal1~1_combout\)) # 
-- (!\mm_interconnect_0|limiter|last_dest_id\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|last_dest_id\(1),
	datab => \mm_interconnect_0|limiter|has_pending_responses~q\,
	datac => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datad => \mm_interconnect_0|limiter|last_dest_id\(0),
	combout => \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\);

-- Location: LCCOMB_X29_Y23_N28
\mm_interconnect_0|limiter|save_dest_id~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|limiter|save_dest_id~0_combout\ = (!\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\ & \cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout\,
	datad => \cpu|i_read~q\,
	combout => \mm_interconnect_0|limiter|save_dest_id~0_combout\);

-- Location: FF_X29_Y23_N13
\mm_interconnect_0|limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|limiter|last_dest_id[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|limiter|last_dest_id\(1));

-- Location: LCCOMB_X29_Y23_N30
\mm_interconnect_0|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ = (!\mm_interconnect_0|addr_router|Equal1~1_combout\ & (\cpu|i_read~q\ & ((\mm_interconnect_0|limiter|last_dest_id\(1)) # (!\mm_interconnect_0|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|last_dest_id\(1),
	datab => \mm_interconnect_0|limiter|has_pending_responses~q\,
	datac => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datad => \cpu|i_read~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X31_Y24_N30
\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\ & (((\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1) & !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\)) # 
-- (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X31_Y24_N13
\mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X31_Y24_N18
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\cpu|d_read~q\ & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1) & !\mm_interconnect_0|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~q\,
	datac => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cpu_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0) & \cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \cpu|i_read~q\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X30_Y24_N2
\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ = (\cpu|clr_break_line~q\ & (\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- !\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|clr_break_line~q\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X30_Y24_N3
\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X30_Y24_N24
\mm_interconnect_0|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ = (\mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~q\,
	combout => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X25_Y27_N20
\mm_interconnect_0|rsp_xbar_mux|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_xbar_mux|src_data\(0) = (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & ((\onchip_mem|the_altsyncram|auto_generated|q_a\(0)) # ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))) # (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\ & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (\mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \onchip_mem|the_altsyncram|auto_generated|q_a\(0),
	combout => \mm_interconnect_0|rsp_xbar_mux|src_data\(0));

-- Location: FF_X25_Y27_N21
\cpu|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|rsp_xbar_mux|src_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdata_d1\(0));

-- Location: LCCOMB_X32_Y19_N2
\cpu|F_iw[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|F_iw[0]~17_combout\);

-- Location: FF_X32_Y19_N3
\cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[0]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(0));

-- Location: LCCOMB_X31_Y21_N24
\cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_st~0_combout\);

-- Location: FF_X31_Y21_N25
\cpu|E_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_st~q\);

-- Location: LCCOMB_X28_Y21_N10
\cpu|d_write_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_st~q\,
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|M_st_stall~0_combout\,
	datad => \cpu|E_valid~1_combout\,
	combout => \cpu|d_write_nxt~combout\);

-- Location: FF_X28_Y21_N11
\cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|d_write_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_write~q\);

-- Location: LCCOMB_X28_Y21_N22
\cpu|M_st_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_write~q\,
	datab => \mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	datad => \cpu|d_read~q\,
	combout => \cpu|M_st_stall~0_combout\);

-- Location: LCCOMB_X23_Y22_N30
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|W_stall~combout\,
	combout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\);

-- Location: FF_X23_Y22_N31
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X28_Y21_N28
\cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_stall~0_combout\,
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	combout => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: LCCOMB_X31_Y21_N12
\cpu|F_iw[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \cpu|D_iw[16]~0_combout\,
	combout => \cpu|F_iw[2]~16_combout\);

-- Location: FF_X31_Y21_N13
\cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[2]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(2));

-- Location: LCCOMB_X31_Y21_N26
\cpu|D_ctrl_ld~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(4),
	datad => \cpu|D_iw\(1),
	combout => \cpu|D_ctrl_ld~8_combout\);

-- Location: FF_X31_Y21_N27
\cpu|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_ld~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_ld~q\);

-- Location: LCCOMB_X28_Y21_N12
\cpu|d_read_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_ld~q\,
	datab => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	datac => \cpu|d_read~q\,
	datad => \cpu|M_status_reg_pie~0_combout\,
	combout => \cpu|d_read_nxt~combout\);

-- Location: FF_X28_Y21_N13
\cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|d_read~q\);

-- Location: LCCOMB_X28_Y21_N26
\cpu|av_ld_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|d_read~q\,
	datac => \mm_interconnect_0|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout\,
	combout => \cpu|av_ld_data_transfer~0_combout\);

-- Location: FF_X28_Y21_N27
\cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|av_ld_data_transfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_aligning_data~q\);

-- Location: FF_X23_Y25_N17
\cpu|av_ld_or_div_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|av_ld_aligning_data~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|av_ld_or_div_done~q\);

-- Location: FF_X28_Y21_N17
\cpu|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|E_ctrl_ld~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_ctrl_ld~q\);

-- Location: LCCOMB_X28_Y21_N16
\cpu|W_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|av_ld_or_div_done~q\,
	datab => \cpu|M_shift_rot_stall~q\,
	datac => \cpu|M_ctrl_ld~q\,
	datad => \cpu|M_valid_from_E~q\,
	combout => \cpu|W_stall~0_combout\);

-- Location: LCCOMB_X28_Y21_N4
\cpu|W_stall\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|W_stall~0_combout\,
	datac => \cpu|M_st_stall~0_combout\,
	combout => \cpu|W_stall~combout\);

-- Location: LCCOMB_X31_Y21_N8
\cpu|F_iw[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \cpu|F_iw[3]~14_combout\);

-- Location: FF_X31_Y21_N9
\cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(3));

-- Location: FF_X25_Y22_N15
\cpu|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|D_iw\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_iw\(3));

-- Location: LCCOMB_X28_Y18_N30
\cpu|Equal130~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(3),
	datab => \cpu|E_iw\(4),
	datac => \cpu|E_iw\(2),
	datad => \cpu|E_iw\(5),
	combout => \cpu|Equal130~0_combout\);

-- Location: LCCOMB_X28_Y18_N0
\cpu|Equal130~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal130~0_combout\,
	datac => \cpu|E_iw\(0),
	datad => \cpu|E_iw\(1),
	combout => \cpu|Equal130~1_combout\);

-- Location: LCCOMB_X28_Y19_N16
\cpu|E_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|Equal130~1_combout\,
	datac => \cpu|E_iw\(12),
	datad => \cpu|E_iw\(11),
	combout => \cpu|E_op_eret~0_combout\);

-- Location: LCCOMB_X28_Y21_N30
\cpu|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_op_eret~0_combout\,
	datab => \cpu|E_hbreak_req~0_combout\,
	datac => \cpu|E_valid~0_combout\,
	datad => \cpu|hbreak_req~0_combout\,
	combout => \cpu|E_hbreak_req~combout\);

-- Location: LCCOMB_X31_Y20_N10
\cpu|M_pipe_flush_waddr[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_hbreak_req~combout\,
	datac => \cpu|E_ctrl_jmp_indirect~q\,
	datad => \cpu|E_ctrl_jmp_direct~q\,
	combout => \cpu|M_pipe_flush_waddr[1]~1_combout\);

-- Location: LCCOMB_X29_Y20_N16
\cpu|M_pipe_flush_waddr_nxt[9]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_break~q\,
	datab => \cpu|E_extra_pc\(9),
	datac => \cpu|E_ctrl_exception~q\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_pipe_flush_waddr_nxt[9]~24_combout\);

-- Location: LCCOMB_X28_Y22_N26
\cpu|M_pipe_flush_waddr_nxt[9]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|E_src1[11]~5_combout\,
	datac => \cpu|M_pipe_flush_waddr_nxt[9]~24_combout\,
	datad => \cpu|M_pipe_flush_waddr[1]~0_combout\,
	combout => \cpu|M_pipe_flush_waddr_nxt[9]~25_combout\);

-- Location: LCCOMB_X28_Y22_N20
\cpu|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|D_pc\(9),
	combout => \cpu|E_pc[9]~feeder_combout\);

-- Location: FF_X28_Y22_N21
\cpu|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_pc[9]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_pc\(9));

-- Location: LCCOMB_X28_Y22_N8
\cpu|M_pipe_flush_waddr_nxt[9]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \cpu|M_pipe_flush_waddr_nxt[9]~25_combout\,
	datac => \cpu|E_pc\(9),
	datad => \cpu|E_iw\(15),
	combout => \cpu|M_pipe_flush_waddr_nxt[9]~26_combout\);

-- Location: FF_X28_Y22_N9
\cpu|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_pipe_flush_waddr_nxt[9]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X28_Y22_N16
\cpu|F_ic_tag_rd_addr_nxt[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_pipe_flush_waddr\(9),
	datab => \cpu|F_pc[10]~0_combout\,
	datac => \cpu|D_pc\(9),
	datad => \cpu|F_kill~2_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\);

-- Location: LCCOMB_X30_Y22_N0
\cpu|F_ic_tag_rd_addr_nxt[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\,
	datab => \cpu|D_br_taken_waddr_partial\(9),
	datac => \cpu|F_kill~2_combout\,
	datad => \cpu|F_pc_plus_one[9]~18_combout\,
	combout => \cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\);

-- Location: FF_X30_Y22_N1
\cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|F_pc\(9));

-- Location: FF_X28_Y22_N17
\cpu|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \cpu|F_pc\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_pc\(9));

-- Location: LCCOMB_X26_Y22_N10
\cpu|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_pc\(9),
	datab => \cpu|D_ic_fill_starting~1_combout\,
	datac => \cpu|ic_fill_line\(6),
	combout => \cpu|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X26_Y22_N11
\cpu|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|ic_tag_wraddress_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|ic_fill_line\(6));

-- Location: LCCOMB_X29_Y23_N20
\mm_interconnect_0|addr_router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~0_combout\ = (!\cpu|ic_fill_tag\(3) & (!\cpu|ic_fill_tag\(2) & (!\cpu|ic_fill_tag\(1) & \cpu|ic_fill_tag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_tag\(3),
	datab => \cpu|ic_fill_tag\(2),
	datac => \cpu|ic_fill_tag\(1),
	datad => \cpu|ic_fill_tag\(4),
	combout => \mm_interconnect_0|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y23_N8
\mm_interconnect_0|addr_router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|addr_router|Equal1~1_combout\ = (\cpu|ic_fill_line\(6) & (!\cpu|ic_fill_tag\(0) & \mm_interconnect_0|addr_router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|ic_fill_line\(6),
	datac => \cpu|ic_fill_tag\(0),
	datad => \mm_interconnect_0|addr_router|Equal1~0_combout\,
	combout => \mm_interconnect_0|addr_router|Equal1~1_combout\);

-- Location: FF_X29_Y23_N9
\mm_interconnect_0|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|limiter|last_channel\(0));

-- Location: LCCOMB_X29_Y23_N18
\mm_interconnect_0|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\ = (\mm_interconnect_0|addr_router|Equal1~1_combout\ & (\cpu|i_read~q\ & ((\mm_interconnect_0|limiter|last_channel\(0)) # (!\mm_interconnect_0|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|limiter|last_channel\(0),
	datab => \mm_interconnect_0|limiter|has_pending_responses~q\,
	datac => \mm_interconnect_0|addr_router|Equal1~1_combout\,
	datad => \cpu|i_read~q\,
	combout => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X30_Y26_N6
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\) # (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X30_Y23_N11
\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X30_Y23_N12
\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(0),
	datab => \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: FF_X30_Y23_N13
\mm_interconnect_0|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1));

-- Location: FF_X29_Y24_N5
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LCCOMB_X29_Y24_N4
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\)))) # (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_xbar_mux|saved_grant\(1) & (\cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	datab => \cpu|d_write~q\,
	datac => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~q\,
	datad => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X29_Y24_N27
\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|ALT_INV_mem_used[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LCCOMB_X28_Y24_N14
\mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (!\mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & ((!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\) # 
-- (!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\)))) # (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\ & 
-- (((!\mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\ & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datab => \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout\,
	datac => \mm_interconnect_0|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~q\,
	datad => \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: FF_X28_Y24_N15
\cpu|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X27_Y23_N18
\cpu|F_iw[11]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	combout => \cpu|F_iw[11]~10_combout\);

-- Location: FF_X27_Y23_N19
\cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[11]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(11));

-- Location: LCCOMB_X29_Y18_N6
\cpu|Equal4~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(11),
	datac => \cpu|D_iw\(16),
	combout => \cpu|Equal4~2_combout\);

-- Location: LCCOMB_X32_Y18_N20
\cpu|D_ctrl_logic~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(2),
	datab => \cpu|D_iw\(0),
	datac => \cpu|D_iw\(1),
	datad => \cpu|D_ctrl_logic~3_combout\,
	combout => \cpu|D_ctrl_logic~10_combout\);

-- Location: LCCOMB_X29_Y18_N4
\cpu|D_ctrl_logic~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|Equal4~2_combout\,
	datab => \cpu|D_ctrl_break~0_combout\,
	datac => \cpu|D_iw\(12),
	datad => \cpu|D_ctrl_logic~10_combout\,
	combout => \cpu|D_ctrl_logic~9_combout\);

-- Location: FF_X29_Y18_N5
\cpu|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|D_ctrl_logic~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_ctrl_logic~q\);

-- Location: LCCOMB_X25_Y21_N14
\cpu|E_wrctl_data_bstatus_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_arith_src2[0]~15_combout\,
	datab => \cpu|E_src1[0]~17_combout\,
	datac => \cpu|E_compare_op\(1),
	datad => \cpu|E_compare_op\(0),
	combout => \cpu|E_wrctl_data_bstatus_reg_pie~0_combout\);

-- Location: LCCOMB_X24_Y22_N26
\cpu|E_wrctl_data_bstatus_reg_pie~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|E_ctrl_logic~q\,
	datad => \cpu|E_wrctl_data_bstatus_reg_pie~0_combout\,
	combout => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\);

-- Location: LCCOMB_X28_Y19_N10
\cpu|M_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(16),
	datab => \cpu|E_op_eret~0_combout\,
	datac => \cpu|E_iw\(15),
	datad => \cpu|E_iw\(13),
	combout => \cpu|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X28_Y20_N14
\cpu|E_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_wrctl_inst~q\,
	datab => \cpu|E_iw\(6),
	datac => \cpu|E_iw\(8),
	datad => \cpu|E_iw\(7),
	combout => \cpu|E_wrctl_status~combout\);

-- Location: LCCOMB_X28_Y20_N16
\cpu|M_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datab => \cpu|M_status_reg_pie~q\,
	datac => \cpu|M_status_reg_pie_inst_nxt~0_combout\,
	datad => \cpu|E_wrctl_status~combout\,
	combout => \cpu|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X28_Y19_N28
\cpu|M_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_iw\(16),
	datab => \cpu|E_op_eret~0_combout\,
	datac => \cpu|E_iw\(13),
	datad => \cpu|E_iw\(15),
	combout => \cpu|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X28_Y19_N24
\cpu|M_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_bstatus_reg_pie~q\,
	datab => \cpu|M_estatus_reg_pie~q\,
	datac => \cpu|E_iw\(14),
	combout => \cpu|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X28_Y19_N2
\cpu|M_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_status_reg_pie_inst_nxt~2_combout\,
	datab => \cpu|M_status_reg_pie~q\,
	datac => \cpu|E_wrctl_status~combout\,
	datad => \cpu|M_status_reg_pie_inst_nxt~3_combout\,
	combout => \cpu|M_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X28_Y20_N26
\cpu|M_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datab => \cpu|E_ctrl_cmp~q\,
	datac => \cpu|M_status_reg_pie_inst_nxt~4_combout\,
	datad => \cpu|M_status_reg_pie_inst_nxt~1_combout\,
	combout => \cpu|M_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X28_Y20_N28
\cpu|M_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_ctrl_exception~q\,
	datab => \cpu|E_ctrl_break~q\,
	datac => \cpu|M_status_reg_pie_inst_nxt~5_combout\,
	datad => \cpu|E_ctrl_crst~q\,
	combout => \cpu|M_status_reg_pie_inst_nxt~6_combout\);

-- Location: LCCOMB_X28_Y20_N18
\cpu|M_status_reg_pie_inst_nxt~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datab => \cpu|M_status_reg_pie_inst_nxt~1_combout\,
	datac => \cpu|E_br_result~0_combout\,
	datad => \cpu|M_status_reg_pie_inst_nxt~6_combout\,
	combout => \cpu|M_status_reg_pie_inst_nxt~7_combout\);

-- Location: FF_X28_Y20_N19
\cpu|M_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_status_reg_pie_inst_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_status_reg_pie~q\);

-- Location: LCCOMB_X28_Y23_N4
\cpu|F_iw~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|latched_oci_tb_hbreak_req~q\,
	datad => \cpu|hbreak_enabled~q\,
	combout => \cpu|F_iw~6_combout\);

-- Location: LCCOMB_X28_Y23_N2
\cpu|D_iw[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_status_reg_pie~q\,
	datab => \cpu|F_iw~6_combout\,
	datac => \cpu|M_ipending_reg_irq16~q\,
	datad => \cpu|M_ipending_reg_irq1~q\,
	combout => \cpu|D_iw[16]~0_combout\);

-- Location: LCCOMB_X31_Y19_N22
\cpu|F_iw[23]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw[16]~0_combout\,
	datad => \cpu|Quad_Dec_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \cpu|F_iw[23]~26_combout\);

-- Location: FF_X31_Y19_N23
\cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|F_iw[23]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|D_iw\(23));

-- Location: LCCOMB_X31_Y19_N10
\cpu|D_src2_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(23),
	datab => \cpu|W_dst_regnum\(0),
	datac => \cpu|W_dst_regnum\(1),
	datad => \cpu|D_iw\(22),
	combout => \cpu|D_src2_hazard_W~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\cpu|D_src2_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_iw\(25),
	datab => \cpu|W_dst_regnum\(2),
	datac => \cpu|W_dst_regnum\(3),
	datad => \cpu|D_iw\(24),
	combout => \cpu|D_src2_hazard_W~1_combout\);

-- Location: LCCOMB_X29_Y19_N30
\cpu|D_src2_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|D_iw\(26),
	datac => \cpu|W_dst_regnum\(4),
	datad => \cpu|W_wr_dst_reg~q\,
	combout => \cpu|D_src2_hazard_W~2_combout\);

-- Location: LCCOMB_X29_Y19_N6
\cpu|D_src2_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~0_combout\,
	datab => \cpu|D_ctrl_b_not_src~3_combout\,
	datac => \cpu|D_src2_hazard_W~1_combout\,
	datad => \cpu|D_src2_hazard_W~2_combout\,
	combout => \cpu|D_src2_hazard_W~combout\);

-- Location: LCCOMB_X21_Y22_N10
\cpu|E_src2_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|D_src2_hazard_W~combout\,
	datab => \cpu|W_wr_data\(0),
	datad => \cpu|Quad_Dec_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \cpu|E_src2_prelim[0]~1_combout\);

-- Location: FF_X21_Y22_N11
\cpu|E_src2_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|E_src2_prelim[0]~1_combout\,
	asdata => \cpu|M_wr_data_unfiltered[0]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \cpu|D_src2_hazard_M~combout\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|E_src2_prelim\(0));

-- Location: LCCOMB_X21_Y22_N8
\cpu|M_st_data[16]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu|M_ctrl_shift_rot~q\,
	datac => \cpu|M_shift_rot_result\(0),
	combout => \cpu|M_st_data[16]~38_combout\);

-- Location: LCCOMB_X21_Y22_N20
\cpu|M_st_data[16]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|E_src2_prelim\(0),
	datab => \cpu|M_wr_data_unfiltered[0]~31_combout\,
	datac => \cpu|M_st_data[16]~38_combout\,
	datad => \cpu|E_src2_hazard_M~q\,
	combout => \cpu|M_st_data[16]~3_combout\);

-- Location: FF_X21_Y22_N21
\cpu|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|M_st_data[16]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \cpu|ALT_INV_W_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|M_st_data\(0));

-- Location: LCCOMB_X26_Y28_N24
\mm_interconnect_0|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\ = (\cpu|M_st_data\(0) & \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|M_st_data\(0),
	datad => \mm_interconnect_0|cmd_xbar_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X26_Y28_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X28_Y28_N6
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|writedata\(0),
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X28_Y28_N7
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X36_Y24_N22
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X36_Y24_N23
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X36_Y24_N4
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X36_Y24_N5
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X36_Y24_N1
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X36_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\);

-- Location: FF_X36_Y23_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X35_Y23_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: FF_X37_Y23_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X37_Y23_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X37_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X37_Y23_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X37_Y23_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X39_Y23_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X36_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\);

-- Location: FF_X36_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X36_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X36_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X36_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: FF_X36_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X38_Y24_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X36_Y27_N17
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X35_Y24_N24
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000~q\,
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(1),
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X36_Y24_N0
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(0),
	datac => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X35_Y24_N25
\cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(0));

-- Location: FF_X37_Y26_N1
\jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: LCCOMB_X39_Y23_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu|the_Quad_Dec_cpu_nios2_oci|the_Quad_Dec_cpu_jtag_debug_module_wrapper|the_Quad_Dec_cpu_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \jtag_uart|Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X36_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X36_Y22_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X39_Y23_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X38_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X39_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X39_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X39_Y24_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: LCCOMB_X38_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X38_Y24_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X39_Y24_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X39_Y24_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\);

-- Location: FF_X39_Y24_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~19_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X39_Y24_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\);

-- Location: LCCOMB_X39_Y24_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: FF_X39_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X39_Y24_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X39_Y24_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: FF_X39_Y24_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X39_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X39_Y24_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X39_Y24_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X39_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X38_Y24_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X38_Y24_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\);

-- Location: FF_X38_Y24_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X39_Y24_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X39_Y24_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X39_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X39_Y24_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X38_Y24_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: FF_X38_Y24_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X38_Y24_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: FF_X38_Y24_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X38_Y24_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X38_Y24_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X39_Y23_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X39_Y23_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X39_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: FF_X39_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X39_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X39_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X39_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X39_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X39_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X39_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X38_Y22_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X38_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\);

-- Location: LCCOMB_X38_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\);

-- Location: LCCOMB_X39_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\);

-- Location: FF_X38_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X38_Y22_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\);

-- Location: FF_X38_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X38_Y22_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\);

-- Location: LCCOMB_X37_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~17_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: FF_X38_Y22_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCCOMB_X38_Y22_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: FF_X38_Y22_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X38_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X38_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X38_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X38_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\);

-- Location: LCCOMB_X38_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LCCOMB_X39_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X40_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X39_Y23_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X39_Y23_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X40_Y22_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X40_Y22_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X40_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X40_Y22_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X40_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X40_Y22_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X40_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X39_Y23_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X39_Y23_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X40_Y22_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X39_Y22_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X40_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X40_Y22_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X38_Y22_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X38_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X39_Y22_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X38_Y22_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X38_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X40_Y22_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X40_Y22_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X39_Y22_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X40_Y22_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X38_Y22_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X38_Y22_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X39_Y22_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X39_Y22_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X39_Y22_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X39_Y22_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X39_Y22_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X39_Y22_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X39_Y22_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X39_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X39_Y23_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X39_Y23_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X39_Y23_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X39_Y23_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X39_Y23_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X36_Y19_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X38_Y26_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X36_Y22_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X7_Y0_N8
\quadraturedecoder_inputs_export[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_quadraturedecoder_inputs_export(0),
	o => \quadraturedecoder_inputs_export[0]~input_o\);

-- Location: IOIBUF_X40_Y34_N8
\quadraturedecoder_inputs_export[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_quadraturedecoder_inputs_export(1),
	o => \quadraturedecoder_inputs_export[1]~input_o\);
END structure;


