// Seed: 1999004757
module module_0 (
    input  wor id_0,
    output wor id_1,
    input  tri id_2,
    output tri id_3
);
  supply1 id_5;
  wire id_6;
  id_7(
      1, id_5, 1
  );
  wire id_8;
  wire id_9 = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output tri0 id_2,
    input logic id_3
    , id_15,
    input logic id_4,
    input tri1 id_5,
    output logic id_6,
    input wand id_7,
    output tri1 id_8,
    output tri0 id_9,
    output wor id_10,
    output supply0 id_11,
    input logic id_12,
    input wire id_13
);
  always id_6 = #(id_3  : id_12  : id_4) ~id_7;
  module_0(
      id_5, id_11, id_7, id_11
  );
endmodule
