/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [10:0] _07_;
  wire [7:0] _08_;
  reg [16:0] _09_;
  wire [10:0] _10_;
  wire [14:0] _11_;
  wire [2:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_5z[1] ? celloutsig_0_10z[5] : celloutsig_0_10z[4]);
  assign celloutsig_0_19z = !(celloutsig_0_3z[1] ? celloutsig_0_11z : celloutsig_0_8z);
  assign celloutsig_0_66z = ~((_00_ | celloutsig_0_52z[2]) & celloutsig_0_7z[1]);
  assign celloutsig_0_32z = ~((_01_ | celloutsig_0_11z) & (_02_ | celloutsig_0_14z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[0] | celloutsig_0_2z[4]) & (celloutsig_0_3z[3] | celloutsig_0_1z[2]));
  assign celloutsig_0_50z = celloutsig_0_17z[7] | celloutsig_0_38z[3];
  assign celloutsig_1_0z = in_data[148] | in_data[168];
  assign celloutsig_0_22z = celloutsig_0_11z | celloutsig_0_7z[2];
  assign celloutsig_1_9z = _04_ ^ celloutsig_1_2z[0];
  assign celloutsig_1_17z = celloutsig_1_2z[2] ^ _05_;
  assign celloutsig_0_8z = ~(celloutsig_0_2z[5] ^ celloutsig_0_6z);
  assign celloutsig_1_4z = celloutsig_1_2z + celloutsig_1_2z;
  reg [7:0] _24_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _24_ <= 8'h00;
    else _24_ <= { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z };
  assign { _04_, _08_[6], _05_, _08_[4:0] } = _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 17'h00000;
    else _09_ <= in_data[152:136];
  reg [10:0] _26_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _26_ <= 11'h000;
    else _26_ <= { celloutsig_0_2z[4:2], celloutsig_0_1z };
  assign { _10_[10:4], _00_, _10_[2:0] } = _26_;
  reg [14:0] _27_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 15'h0000;
    else _27_ <= { celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_16z };
  assign { _02_, _11_[13:1], _01_ } = _27_;
  reg [3:0] _28_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _28_ <= 4'h0;
    else _28_ <= { celloutsig_0_10z[3:1], celloutsig_0_23z };
  assign { _07_[7], _07_[10], _03_, _06_ } = _28_;
  assign celloutsig_1_6z = { _08_[6], _05_, _08_[4] } / { 1'h1, in_data[98:97] };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_17z } / { 1'h1, celloutsig_1_14z[2:1] };
  assign celloutsig_0_17z = { celloutsig_0_3z[2:0], celloutsig_0_6z, celloutsig_0_5z } / { 1'h1, celloutsig_0_9z[5:0], celloutsig_0_11z };
  assign celloutsig_0_30z = { in_data[51:30], celloutsig_0_12z } === { in_data[95:84], _10_[10:4], _00_, _10_[2:0] };
  assign celloutsig_0_31z = { _10_[9:7], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z } >= { celloutsig_0_9z[6:4], celloutsig_0_12z, celloutsig_0_30z, _07_[7], _07_[10], _03_, _06_, celloutsig_0_9z };
  assign celloutsig_1_12z = { celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z } && in_data[161:156];
  assign celloutsig_1_18z = { _04_, _08_[6], _05_, _08_[4:2] } && { _09_[10:6], celloutsig_1_9z };
  assign celloutsig_0_20z = celloutsig_0_5z && { celloutsig_0_2z[12:10], celloutsig_0_4z };
  assign celloutsig_0_33z = ! { celloutsig_0_16z[8:0], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_67z = ! { celloutsig_0_9z[5:2], celloutsig_0_30z, celloutsig_0_8z };
  assign celloutsig_1_1z = ! { in_data[144:130], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_7z[1] & ~(celloutsig_1_3z);
  assign celloutsig_0_23z = celloutsig_0_2z[7] & ~(celloutsig_0_15z);
  assign celloutsig_0_3z = { celloutsig_0_1z[7], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[10:8] };
  assign celloutsig_0_9z = celloutsig_0_2z[12:5] % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_1z[4:0], celloutsig_0_1z } % { 1'h1, in_data[62], celloutsig_0_0z, celloutsig_0_1z[7:1], in_data[0] };
  assign celloutsig_0_5z = celloutsig_0_0z[0] ? celloutsig_0_3z : in_data[25:22];
  assign celloutsig_1_7z = celloutsig_1_1z ? { _08_[6], _05_, _08_[4] } : celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_1z[3] ? in_data[82:79] : celloutsig_0_3z;
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? { in_data[60:56], 1'h1, celloutsig_0_0z[1:0] } : in_data[40:33];
  assign celloutsig_0_6z = celloutsig_0_1z[7:2] != celloutsig_0_2z[12:7];
  assign celloutsig_1_3z = in_data[167:165] != celloutsig_1_2z;
  assign celloutsig_0_14z = celloutsig_0_1z[5:2] != { celloutsig_0_5z[1:0], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_9z[7:5], celloutsig_0_11z, celloutsig_0_11z } != { celloutsig_0_1z[3:0], celloutsig_0_12z };
  assign celloutsig_0_52z = { celloutsig_0_6z, celloutsig_0_31z, celloutsig_0_3z } | { celloutsig_0_31z, celloutsig_0_50z, celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_13z = { celloutsig_0_5z[3:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z } | { celloutsig_0_3z[3:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_11z = & celloutsig_0_1z[5:1];
  assign celloutsig_0_0z = in_data[79:77] >> in_data[67:65];
  assign celloutsig_1_14z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z } >> { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_9z[7:2], celloutsig_0_8z } >> { celloutsig_0_7z[3:1], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_9z[7:1], celloutsig_0_7z } >> celloutsig_0_2z[10:0];
  assign celloutsig_0_36z = celloutsig_0_1z[6:0] >>> { celloutsig_0_13z[13:10], celloutsig_0_14z, celloutsig_0_33z, celloutsig_0_15z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[126:125], celloutsig_1_0z };
  assign celloutsig_0_38z = { celloutsig_0_36z[4], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_32z } ^ { celloutsig_0_3z[1:0], celloutsig_0_12z, celloutsig_0_14z };
  assign { _07_[9:8], _07_[6:0] } = { _03_, _06_, _07_[10], _03_, _06_, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_20z };
  assign { _08_[7], _08_[5] } = { _04_, _05_ };
  assign _10_[3] = _00_;
  assign { _11_[14], _11_[0] } = { _02_, _01_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
