"/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/data_flow_ops.cc.\n\n#define EIGEN_USE_THREADS\n\n#include <limits>\n#include <vector>\n// TODO(b/31496047): Fix non-standard include order.\n#include <numeric>  // clang-format off\n\n#include \"third_party/eigen3/unsupported/Eigen/CXX11/Tensor\"\n#include \"tensorflow/core/framework/bounds_check.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/resource_mgr.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_shape.h\"\n#include \"tensorflow/core/framework/tensor_util.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/kernels/concat_lib.h\"\n#include \"tensorflow/core/kernels/split_lib.h\"\n#include \"tensorflow/core/kernels/tensor_array.h\"\n#include \"tensorflow/core/lib/core/errors.h\"\n#include \"tensorflow/core/lib/core/refcount.h\"\n#include \"tensorflow/core/lib/strings/strcat.h\"\n#include \"tensorflow/core/platform/dynamic_annotations.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/platform/thread_annotations.h\"\n#include \"tensorflow/core/platform/types.h\"\n#include \"tensorflow/core/util/ptr_util.h\"\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\ntypedef Eigen::GpuDevice GPUDevice;\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// clang-format on\n\nnamespace tensorflow {\n\nStatus GetHandle(OpKernelContext* ctx, string* container, string* ta_handle) {\n  {\n    Tensor tensor;\n    // Assuming that handle is the input at index 0.\n    if (IsRefType(ctx->input_dtype(0))) {\n      tensor = ctx->mutable_input(0, false);\n    } else {\n      tensor = ctx->input(0);\n    }\n    if (tensor.NumElements() != 2) {\n      return errors::InvalidArgument(\n          \"Tensor array handle must be 2-element vector, but had shape: \",\n          tensor.shape().DebugString());\n    }\n    auto h = tensor.flat<tstring>();\n    *container = h(0);\n    *ta_handle = h(1);\n  }\n  return OkStatus();\n}\n\nStatus GetTensorArray(OpKernelContext* ctx, TensorArray** tensor_array) {\n  string container;\n  string ta_handle;\n  if (ctx->input_dtype(0) != DT_RESOURCE) {\n    TF_RETURN_IF_ERROR(GetHandle(ctx, &container, &ta_handle));\n    ResourceMgr* rm = ctx->resource_manager();\n    if (rm == nullptr) return errors::Internal(\"No resource manager.\");\n    TF_RETURN_IF_ERROR(\n        ctx->step_container()->Lookup(rm, container + ta_handle, tensor_array));\n    return OkStatus();\n  } else {\n    return LookupResource(ctx, HandleFromInput(ctx, 0), tensor_array);\n  }\n}\n\nStatus SetupFlowControlInputs(OpKernelContext* ctx, bool set_output) {\n  const Tensor* flow_control;\n  TF_RETURN_IF_ERROR(ctx->input(\"flow_in\", &flow_control));\n  if (set_output) {\n    TF_RETURN_IF_ERROR(ctx->set_output(\"flow_out\", *flow_control));\n  }\n  return OkStatus();\n}\n\n// CREATION *******************************************************************\n\n// Virtual class for shared behavior between TensorArrayOp and\n// TensorArrayGradOp.\nclass TensorArrayCreationOp : public OpKernel {\n public:\n  explicit TensorArrayCreationOp(OpKernelConstruction* context)\n      : OpKernel(context), device_type_(context->device_type()) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    Tensor tensor_array_output_handle;\n\n    AllocatorAttributes alloc_attr;\n    alloc_attr.set_on_host(true);\n    OP_REQUIRES_OK(ctx, ctx->allocate_temp(\n                            tensorflow::DT_STRING, tensorflow::TensorShape({2}),\n                            &tensor_array_output_handle, alloc_attr));\n    // Store the handle in a per-step container of the RM.\n    ResourceMgr* rm = ctx->resource_manager();\n    OP_REQUIRES(ctx, rm != nullptr, errors::Internal(\"No resource manager.\"));\n\n    TensorArray* output_tensor_array;\n    OP_REQUIRES_OK(ctx, CreateTensorArray(ctx, rm, &tensor_array_output_handle,\n                                          &output_tensor_array));\n    if (IsRefType(ctx->expected_output_dtype(0))) {\n      ctx->set_output_ref(0, output_tensor_array->mu(),\n                          output_tensor_array->handle());\n    } else if (ctx->expected_output_dtype(0) == DT_STRING) {\n      ctx->set_output(0, *output_tensor_array->handle());\n    } else {\n      Tensor* handle;\n      OP_REQUIRES_OK(ctx, ctx->allocate_output(0, TensorShape({}), &handle));\n      handle->flat<ResourceHandle>()(0) =\n          output_tensor_array->resource_handle(ctx);\n    }\n    if (ctx->num_outputs() == 2) {\n      // Create the flow output.\n      Tensor* flow;\n      OP_REQUIRES_OK(ctx, ctx->allocate_output(1, TensorShape({}), &flow));\n      if (device_type_ == DEVICE_CPU) {\n        // Value doesn't matter, but this makes msan not complaint about\n        // copying an uninitialized value. To do this on GPU would require\n        // a kernel launch or a host->device memcpy, so we avoid that.\n        flow->flat<float>()(0) = 0;\n      }\n    }\n  }\n\n protected:\n  virtual Status CreateTensorArray(OpKernelContext* ctx, ResourceMgr* rm,\n                                   Tensor* tensor_array_output_handle,\n                                   TensorArray** output_tensor_array) = 0;\n\n private:\n  const DeviceType device_type_;\n};\n\n// A per-run local tensor array. The tensor array uses a \"per-step\" resource\n// manager which ensures that correct garbage collection on error or\n// successful completion.\nclass TensorArrayOp : public TensorArrayCreationOp {\n public:\n  explicit TensorArrayOp(OpKernelConstruction* context)\n      : TensorArrayCreationOp(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"dtype\", &dtype_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"element_shape\", &element_shape_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"dynamic_size\", &dynamic_size_));\n    // The HasAttr check is for backwards compatibility with older op\n    // versions which do not have this attribute.\n    if (context->HasAttr(\"identical_element_shapes\")) {\n      OP_REQUIRES_OK(context, context->GetAttr(\"identical_element_shapes\",\n                                               &identical_element_shapes_));\n    } else {\n      identical_element_shapes_ = false;\n    }\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"clear_after_read\", &clear_after_read_));\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"tensor_array_name\", &tensor_array_name_));\n    if (tensor_array_name_.empty()) tensor_array_name_ = name();\n  }\n\n  Status CreateTensorArray(OpKernelContext* ctx, ResourceMgr* rm,\n                           Tensor* tensor_array_output_handle,\n                           TensorArray** output_tensor_array) override {\n    const Tensor* tensor_size;\n    TF_RETURN_IF_ERROR(ctx->input(\"size\", &tensor_size));\n\n    if (!TensorShapeUtils::IsScalar(tensor_size->shape())) {\n      return errors::InvalidArgument(\n          \"TensorArray size must be scalar, but had shape: \",\n          tensor_size->shape().DebugString());\n    }\n    const int32_t size = tensor_size->scalar<int32>()();\n    if (size < 0) {\n      return errors::InvalidArgument(\"Size should be >= 0.\");\n    }\n\n    auto handle = tensor_array_output_handle->flat<tstring>();\n    string unique_tensor_array_name =\n        strings::StrCat(tensor_array_name_, \"_\",\n                        TensorArray::tensor_array_counter.fetch_add(1));\n    handle(0) = \"_tensor_arrays\";\n    handle(1) = unique_tensor_array_name;\n\n    auto key = strings::StrCat(handle(0), unique_tensor_array_name);\n\n    TensorArray* tensor_array = new TensorArray(\n        key, dtype_, *tensor_array_output_handle, size, element_shape_,\n        identical_element_shapes_, dynamic_size_,\n        false /* multiple_writes_aggregate */, false /* is_grad */,\n        -1 /* marked_size */, clear_after_read_);\n\n    TF_RETURN_IF_ERROR(ctx->step_container()->Create(rm, key, tensor_array));\n\n    *output_tensor_array = tensor_array;\n\n    return OkStatus();\n  }\n\n private:\n  DataType dtype_;\n  PartialTensorShape element_shape_;\n  bool identical_element_shapes_;\n  bool dynamic_size_;\n  bool clear_after_read_;\n  string tensor_array_name_;  // The name used to create the TensorArray.\n\n  TF_DISALLOW_COPY_AND_ASSIGN(TensorArrayOp);\n};\n\nREGISTER_KERNEL_BUILDER(Name(\"TensorArray\").Device(DEVICE_CPU), TensorArrayOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayV2\").Device(DEVICE_CPU),\n                        TensorArrayOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayV3\").Device(DEVICE_CPU),\n                        TensorArrayOp);\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                   \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArray\")                \\\n                              .Device(DEVICE_GPU)            \\\n                              .TypeConstraint<type>(\"dtype\") \\\n                              .HostMemory(\"size\")            \\\n                              .HostMemory(\"handle\"),         \\\n                          TensorArrayOp);                    \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayV2\")              \\\n                              .Device(DEVICE_GPU)            \\\n                              .TypeConstraint<type>(\"dtype\") \\\n                              .HostMemory(\"size\")            \\\n                              .HostMemory(\"handle\"),         \\\n                          TensorArrayOp);                    \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayV3\")              \\\n                              .Device(DEVICE_GPU)            \\\n                              .TypeConstraint<type>(\"dtype\") \\\n                              .HostMemory(\"size\")            \\\n                              .HostMemory(\"handle\"),         \\\n                          TensorArrayOp);\n\nTF_CALL_int64(REGISTER_GPU);\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// GRADIENT *******************************************************************\n// Note that this op may have an optional third input. If present, it represents\n// a shape value. It indicates that element shape of this gradient array is that\n// shape value concatenated with the element shape of the original tensor array.\n// See TensorArrayGradWithShape.\nclass TensorArrayGradOp : public TensorArrayCreationOp {\n public:\n  explicit TensorArrayGradOp(OpKernelConstruction* context)\n      : TensorArrayCreationOp(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"source\", &source_));\n  }\n\n  Status CreateTensorArray(OpKernelContext* ctx, ResourceMgr* rm,\n                           Tensor* tensor_array_output_handle,\n                           TensorArray** output_tensor_array) override {\n    string container;\n    string tensor_array_name;\n    if (ctx->input_dtype(0) != DT_RESOURCE) {\n      TF_RETURN_IF_ERROR(GetHandle(ctx, &container, &tensor_array_name));\n      if (container != \"_tensor_arrays\") {\n        return errors::InvalidArgument(\n            \"Input container should be '_tensor_arrays',  but received '\",\n            container, \"'\");\n      }\n    } else {\n      container = \"_tensor_arrays\";\n      const auto& resource = ctx->input(0).flat<ResourceHandle>()(0);\n      if (StringPiece(resource.name()).substr(0, container.size()) !=\n          container) {\n        return errors::InvalidArgument(\"Wrong input container. \",\n                                       resource.name());\n      }\n      tensor_array_name =\n          string(StringPiece(resource.name()).substr(container.size()));\n    }\n\n    auto output_handle = tensor_array_output_handle->flat<tstring>();\n    output_handle(0) = \"_tensor_array_grads\";\n    output_handle(1) = strings::StrCat(tensor_array_name, \"@\", source_);\n\n    TensorArray* tensor_array;\n    TF_RETURN_IF_ERROR(ctx->step_container()->Lookup(\n        rm, strings::StrCat(container, tensor_array_name), &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n\n    // Once gradients are being calculated, the forward TensorArray\n    // may no longer be resized by new Writes.\n    tensor_array->DisableDynamicSize();\n\n    int32_t array_size = 0;\n    int32_t marked_size = 0;\n    TF_RETURN_IF_ERROR(tensor_array->Size(&array_size));\n    TF_RETURN_IF_ERROR(tensor_array->MarkedSize(&marked_size));\n\n    if (array_size < 0) {\n      return errors::InvalidArgument(\"ArraySize should be >= 0.\");\n    }\n    if (!tensor_array->GradientsAllowed()) {\n      return errors::InvalidArgument(\n          \"Unable to create a gradients TensorArray for \", tensor_array_name,\n          \".  Perhaps you used the multiple_writes_aggregate flag on a \"\n          \"previous write?  Gradient calculation is impossible when multiple \"\n          \"writes are performed to the same index.\");\n    }\n    TensorShape shape_to_prepend;\n    auto element_shape = PartialTensorShape();\n    if (ctx->num_inputs() > 2) {\n      TF_RETURN_IF_ERROR(tensor::MakeShape(ctx->input(2), &shape_to_prepend));\n      auto ta_element_shape = tensor_array->ElemShape();\n      if (!ta_element_shape.unknown_rank()) {\n        std::vector<int64_t> dims;\n        for (auto dim : shape_to_prepend) {\n          dims.push_back(dim.size);\n        }\n        for (auto dim : ta_element_shape) {\n          dims.push_back(dim.size);\n        }\n        TF_RETURN_IF_ERROR(TensorShapeUtils::MakeShape(\n            gtl::ArraySlice<int64_t>(dims), &element_shape));\n      }\n    } else {\n      element_shape = tensor_array->ElemShape();\n    }\n\n    const auto key = strings::StrCat(output_handle(0), output_handle(1));\n    auto creator = [key, tensor_array, array_size, marked_size, element_shape,\n                    shape_to_prepend,\n                    tensor_array_output_handle](TensorArray** ret) -> Status {\n      *ret = new TensorArray(\n          key, tensor_array->ElemType(), *tensor_array_output_handle,\n          array_size, element_shape, tensor_array->HasIdenticalElementShapes(),\n          false /* dynamic_size */, true /* multiple_writes_aggregate */,\n          true /* is_grad */, marked_size /* marked_size */,\n          true /* close_after_read */);\n      return (*ret)->CopyShapesFrom(tensor_array, &shape_to_prepend);\n    };\n\n    Status s = ctx->step_container()->LookupOrCreate<TensorArray>(\n        rm, key, output_tensor_array, creator);\n    (*output_tensor_array)->Unref();\n\n    return s;\n  }\n\n private:\n  // The gradient source for creating the given\n  // gradient TensorArray.  This should be unique to each gradients\n  // call.  Typical values look like \"gradients\", \"gradients_1\", ...\n  string source_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(TensorArrayGradOp);\n};\n\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGrad\").Device(DEVICE_CPU),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradV2\").Device(DEVICE_CPU),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradV3\").Device(DEVICE_CPU),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradWithShape\").Device(DEVICE_CPU),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGrad\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"grad_handle\"),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradV2\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"grad_handle\"),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradV3\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"grad_handle\"),\n                        TensorArrayGradOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayGradWithShape\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"shape_to_prepend\")\n                            .HostMemory(\"grad_handle\"),\n                        TensorArrayGradOp);\n\n// WRITE **********************************************************************\n\ntemplate <typename Device, typename T>\nclass TensorArrayWriteOp : public OpKernel {\n public:\n  explicit TensorArrayWriteOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, true));\n\n    const Tensor* tensor_index;\n    const Tensor* tensor_value;\n    OP_REQUIRES_OK(ctx, ctx->input(\"index\", &tensor_index));\n    OP_REQUIRES_OK(ctx, ctx->input(\"value\", &tensor_value));\n\n    OP_REQUIRES(ctx, TensorShapeUtils::IsScalar(tensor_index->shape()),\n                errors::InvalidArgument(\n                    \"TensorArray index must be scalar, but had shape: \",\n                    tensor_index->shape().DebugString()));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    const int32_t index = tensor_index->scalar<int32>()();\n    OP_REQUIRES(\n        ctx, tensor_value->dtype() == tensor_array->ElemType(),\n        errors::InvalidArgument(\"TensorArray dtype is \",\n                                DataTypeString(tensor_array->ElemType()),\n                                \" but Op is trying to write dtype \",\n                                DataTypeString(tensor_value->dtype()), \".\"));\n    Status s =\n        tensor_array->WriteOrAggregate<Device, T>(ctx, index, tensor_value);\n    OP_REQUIRES_OK(ctx, s);\n  }\n};\n\n#define REGISTER_WRITE(type)                                                   \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayWrite\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"),   \\\n      TensorArrayWriteOp<CPUDevice, type>);                                    \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayWriteV2\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"), \\\n      TensorArrayWriteOp<CPUDevice, type>);                                    \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayWriteV3\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"), \\\n      TensorArrayWriteOp<CPUDevice, type>);\n\nTF_CALL_ALL_TYPES(REGISTER_WRITE);\n\n#undef REGISTER_WRITE\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                      \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayWrite\")              \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"handle\")             \\\n                              .HostMemory(\"index\"),             \\\n                          TensorArrayWriteOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayWriteV2\")            \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"handle\")             \\\n                              .HostMemory(\"index\"),             \\\n                          TensorArrayWriteOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayWriteV3\")            \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"handle\")             \\\n                              .HostMemory(\"index\"),             \\\n                          TensorArrayWriteOp<GPUDevice, type>);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// READ ***********************************************************************\n\ntemplate <typename Device, typename T>\nclass TensorArrayReadOp : public OpKernel {\n public:\n  explicit TensorArrayReadOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"dtype\", &dtype_));\n  }\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, false));\n\n    const Tensor* tensor_index;\n    OP_REQUIRES_OK(ctx, ctx->input(\"index\", &tensor_index));\n\n    OP_REQUIRES(ctx, TensorShapeUtils::IsScalar(tensor_index->shape()),\n                errors::InvalidArgument(\n                    \"TensorArray index must be scalar, but had shape: \",\n                    tensor_index->shape().DebugString()));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n\n    const int32_t index = tensor_index->scalar<int32>()();\n    OP_REQUIRES(\n        ctx, dtype_ == tensor_array->ElemType(),\n        errors::InvalidArgument(\n            \"TensorArray dtype is \", DataTypeString(tensor_array->ElemType()),\n            \" but Op requested dtype \", DataTypeString(dtype_), \".\"));\n    Tensor value;\n    Status s = tensor_array->Read<Device, T>(ctx, index, &value);\n    OP_REQUIRES_OK(ctx, s);\n    ctx->set_output(0, value);\n  }\n\n private:\n  DataType dtype_;\n};\n\n#define REGISTER_READ(type)                                    \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayRead\")              \\\n                              .Device(DEVICE_CPU)              \\\n                              .TypeConstraint<type>(\"dtype\"),  \\\n                          TensorArrayReadOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayReadV2\")            \\\n                              .Device(DEVICE_CPU)              \\\n                              .TypeConstraint<type>(\"dtype\"),  \\\n                          TensorArrayReadOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayReadV3\")            \\\n                              .Device(DEVICE_CPU)              \\\n                              .TypeConstraint<type>(\"dtype\"),  \\\n                          TensorArrayReadOp<CPUDevice, type>);\n\nTF_CALL_ALL_TYPES(REGISTER_READ)\n\n#undef REGISTER_READ\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                     \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayRead\")              \\\n                              .Device(DEVICE_GPU)              \\\n                              .TypeConstraint<type>(\"dtype\")   \\\n                              .HostMemory(\"handle\")            \\\n                              .HostMemory(\"index\"),            \\\n                          TensorArrayReadOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayReadV2\")            \\\n                              .Device(DEVICE_GPU)              \\\n                              .TypeConstraint<type>(\"dtype\")   \\\n                              .HostMemory(\"handle\")            \\\n                              .HostMemory(\"index\"),            \\\n                          TensorArrayReadOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayReadV3\")            \\\n                              .Device(DEVICE_GPU)              \\\n                              .TypeConstraint<type>(\"dtype\")   \\\n                              .HostMemory(\"handle\")            \\\n                              .HostMemory(\"index\"),            \\\n                          TensorArrayReadOp<GPUDevice, type>);\n\nTF_CALL_int64(REGISTER_GPU);\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// PACK and GATHER ************************************************************\n\n// Concatenate the elements in a TensorArray.  All elements must be\n// defined and have the same shape.\ntemplate <typename Device, typename T, bool LEGACY_PACK>\nclass TensorArrayPackOrGatherOp : public OpKernel {\n public:\n  typedef typename TTypes<T, 2>::ConstMatrix ConstMatrix;\n  typedef std::vector<std::unique_ptr<ConstMatrix> > ConstMatrixVector;\n\n  explicit TensorArrayPackOrGatherOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"dtype\", &dtype_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"element_shape\", &element_shape_));\n  }\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, false));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n\n    core::ScopedUnref unref(tensor_array);\n    OP_REQUIRES(\n        ctx, dtype_ == tensor_array->ElemType(),\n        errors::InvalidArgument(\n            \"TensorArray dtype is \", DataTypeString(tensor_array->ElemType()),\n            \" but Op requested dtype \", DataTypeString(dtype_), \".\"));\n\n    // Ensure new element shape is compatible with the one stored in the\n    // TensorArray.\n    OP_REQUIRES_OK(ctx, tensor_array->SetElemShape(element_shape_));\n\n    int32_t num_indices;\n    std::vector<Tensor> values;\n    std::vector<int32> indices;\n    if (LEGACY_PACK) {\n      OP_REQUIRES_OK(ctx, tensor_array->PackOrConcatSize(&num_indices));\n      indices.resize(num_indices);\n      std::iota(indices.begin(), indices.end(), 0);\n    } else {\n      const Tensor* tensor_indices;\n      OP_REQUIRES_OK(ctx, ctx->input(\"indices\", &tensor_indices));\n      OP_REQUIRES(ctx, TensorShapeUtils::IsVector(tensor_indices->shape()),\n                  errors::InvalidArgument(\n                      \"Expected indices to be a vector, but received shape: \",\n                      tensor_indices->shape().DebugString()));\n      const auto indices_t = tensor_indices->vec<int32>();\n      num_indices = tensor_indices->NumElements();\n      indices.resize(num_indices);\n      std::copy(indices_t.data(), indices_t.data() + num_indices,\n                indices.begin());\n    }\n\n    // If there are no elements to return, return a zero-element Tensor with\n    // shape [0] + element_shape_\n    if (num_indices == 0) {\n      OP_REQUIRES(ctx, element_shape_.IsFullyDefined(),\n                  errors::Unimplemented(\n                      \"TensorArray has size zero, but element shape \",\n                      element_shape_.DebugString(),\n                      \" is not fully defined. \"\n                      \"Currently only static shapes are supported when packing \"\n                      \"zero-size TensorArrays.\"));\n      TensorShape empty_shape;\n      element_shape_.AsTensorShape(&empty_shape);\n      empty_shape.InsertDim(0, 0);\n      Tensor* empty_unused;\n      OP_REQUIRES_OK(ctx, ctx->allocate_output(0, empty_shape, &empty_unused));\n      return;\n    }\n\n    // Read all the Tensors into a vector to keep track of their memory.\n    Status s = tensor_array->ReadMany<Device, T>(ctx, indices, &values);\n    OP_REQUIRES_OK(ctx, s);\n\n    const Tensor* value_0_t = &values[0];\n\n    OP_REQUIRES(\n        ctx, element_shape_.IsCompatibleWith(value_0_t->shape()),\n        errors::InvalidArgument(\"TensorArray was passed element_shape \",\n                                element_shape_.DebugString(),\n                                \" which does not match the Tensor at index 0: \",\n                                value_0_t->shape().DebugString()));\n\n    TensorShape output_shape(value_0_t->shape());\n    output_shape.InsertDim(0, num_indices);\n\n    Tensor* output_tensor = nullptr;\n    OP_REQUIRES_OK(ctx, ctx->allocate_output(0, output_shape, &output_tensor));\n\n    // If output_tensor is empty, there is nothing to concatenate so return it.\n    if (output_shape.num_elements() == 0) {\n      return;\n    }\n\n    ConstMatrixVector input_tensors_flat;\n    input_tensors_flat.reserve(num_indices);\n    auto output_flat =\n        output_tensor->shaped<T, 2>({1, output_shape.num_elements()});\n\n    // Insert the first value\n    input_tensors_flat.push_back(MakeUnique<ConstMatrix>(\n        value_0_t->shaped<T, 2>({1, value_0_t->NumElements()})));\n\n    for (int i = 1; i < num_indices; ++i) {\n      const Tensor* value_t = &values[i];\n      OP_REQUIRES(\n          ctx, value_0_t->shape() == value_t->shape(),\n          errors::InvalidArgument(\n              \"TensorArray has inconsistent shapes.  Index 0 has shape: \",\n              value_0_t->shape().DebugString(), \" but index \", i,\n              \" has shape: \", value_t->shape().DebugString()));\n      input_tensors_flat.push_back(MakeUnique<ConstMatrix>(\n          value_t->shaped<T, 2>({1, value_t->NumElements()})));\n    }\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n    if (std::is_same<Device, GPUDevice>::value) {\n      ConcatGPU<T>(ctx, input_tensors_flat, output_tensor, &output_flat);\n      return;\n    }\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n    ConcatCPU<T>(ctx->device(), input_tensors_flat, &output_flat);\n  }\n\n private:\n  DataType dtype_;\n  PartialTensorShape element_shape_;\n};\n\n#define REGISTER_GATHER_AND_PACK(type)                                      \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayPack\")                                               \\\n          .Device(DEVICE_CPU)                                               \\\n          .TypeConstraint<type>(\"dtype\"),                                   \\\n      TensorArrayPackOrGatherOp<CPUDevice, type, true /* LEGACY_PACK */>);  \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGather\")                                             \\\n          .Device(DEVICE_CPU)                                               \\\n          .TypeConstraint<type>(\"dtype\"),                                   \\\n      TensorArrayPackOrGatherOp<CPUDevice, type, false /* LEGACY_PACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGatherV2\")                                           \\\n          .Device(DEVICE_CPU)                                               \\\n          .TypeConstraint<type>(\"dtype\"),                                   \\\n      TensorArrayPackOrGatherOp<CPUDevice, type, false /* LEGACY_PACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGatherV3\")                                           \\\n          .Device(DEVICE_CPU)                                               \\\n          .TypeConstraint<type>(\"dtype\"),                                   \\\n      TensorArrayPackOrGatherOp<CPUDevice, type, false /* LEGACY_PACK */>);\n\nTF_CALL_POD_STRING_TYPES(REGISTER_GATHER_AND_PACK);\nTF_CALL_variant(REGISTER_GATHER_AND_PACK);\nREGISTER_GATHER_AND_PACK(quint8);\nREGISTER_GATHER_AND_PACK(qint8);\nREGISTER_GATHER_AND_PACK(qint32);\n\n#undef REGISTER_GATHER_AND_PACK\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                                  \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayPack\")                                               \\\n          .Device(DEVICE_GPU)                                               \\\n          .TypeConstraint<type>(\"dtype\")                                    \\\n          .HostMemory(\"handle\"),                                            \\\n      TensorArrayPackOrGatherOp<GPUDevice, type, true /* LEGACY_PACK */>);  \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGather\")                                             \\\n          .Device(DEVICE_GPU)                                               \\\n          .TypeConstraint<type>(\"dtype\")                                    \\\n          .HostMemory(\"indices\")                                            \\\n          .HostMemory(\"handle\"),                                            \\\n      TensorArrayPackOrGatherOp<GPUDevice, type, false /* LEGACY_PACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGatherV2\")                                           \\\n          .Device(DEVICE_GPU)                                               \\\n          .TypeConstraint<type>(\"dtype\")                                    \\\n          .HostMemory(\"indices\")                                            \\\n          .HostMemory(\"handle\"),                                            \\\n      TensorArrayPackOrGatherOp<GPUDevice, type, false /* LEGACY_PACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                                  \\\n      Name(\"TensorArrayGatherV3\")                                           \\\n          .Device(DEVICE_GPU)                                               \\\n          .TypeConstraint<type>(\"dtype\")                                    \\\n          .HostMemory(\"indices\")                                            \\\n          .HostMemory(\"handle\"),                                            \\\n      TensorArrayPackOrGatherOp<GPUDevice, type, false /* LEGACY_PACK */>);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n// A special GPU kernel for int32.\n// TODO(b/25387198): Also enable int32 in device memory. This kernel\n// registration requires all int32 inputs and outputs to be in host memory.\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayGather\")\n        .Device(DEVICE_GPU)\n        .TypeConstraint<int32>(\"dtype\")\n        .HostMemory(\"indices\")\n        .HostMemory(\"handle\"),\n    TensorArrayPackOrGatherOp<CPUDevice, int32, false /* LEGACY_PACK */>);\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayGatherV2\")\n        .Device(DEVICE_GPU)\n        .TypeConstraint<int32>(\"dtype\")\n        .HostMemory(\"indices\")\n        .HostMemory(\"handle\"),\n    TensorArrayPackOrGatherOp<CPUDevice, int32, false /* LEGACY_PACK */>);\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayGatherV3\")\n        .Device(DEVICE_GPU)\n        .TypeConstraint<int32>(\"dtype\")\n        .HostMemory(\"indices\")\n        .HostMemory(\"handle\"),\n    TensorArrayPackOrGatherOp<CPUDevice, int32, false /* LEGACY_PACK */>);\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// CONCAT *********************************************************************\n\n// Concatenate the elements in a TensorArray.  All elements must be\n// defined and (excepting the first dimension) have the same shape.\ntemplate <typename Device, typename T>\nclass TensorArrayConcatOp : public OpKernel {\n public:\n  typedef typename TTypes<T, 2>::ConstMatrix ConstMatrix;\n  typedef std::vector<std::unique_ptr<ConstMatrix> > ConstMatrixVector;\n\n  explicit TensorArrayConcatOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"dtype\", &dtype_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"element_shape_except0\",\n                                             &element_shape_except0_));\n  }\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, false));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    OP_REQUIRES(\n        ctx, dtype_ == tensor_array->ElemType(),\n        errors::InvalidArgument(\n            \"TensorArray dtype is \", DataTypeString(tensor_array->ElemType()),\n            \" but Op requested dtype \", DataTypeString(dtype_), \".\"));\n\n    int32_t array_size;\n    OP_REQUIRES_OK(ctx, tensor_array->PackOrConcatSize(&array_size));\n\n    // If there are no elements, return a zero-element Tensor with\n    // shape [0] + element_shape_except0_\n    if (array_size == 0) {\n      OP_REQUIRES(\n          ctx, element_shape_except0_.IsFullyDefined(),\n          errors::Unimplemented(\n              \"TensorArray has size zero, but element_shape_except0 \",\n              element_shape_except0_.DebugString(),\n              \" is not fully defined. \"\n              \"Currently only static shapes are supported when concatenating \"\n              \"zero-size TensorArrays.\"));\n      TensorShape empty_shape;\n      element_shape_except0_.AsTensorShape(&empty_shape);\n      empty_shape.InsertDim(0, 0);\n      Tensor* empty_unused;\n      OP_REQUIRES_OK(ctx, ctx->allocate_output(0, empty_shape, &empty_unused));\n      OP_REQUIRES_OK(ctx, ctx->allocate_output(1, {0}, &empty_unused));\n      return;\n    }\n\n    // Read all the Tensors into a vector to keep track of their memory.\n    std::vector<Tensor> values;\n    std::vector<int32> indices(array_size);\n    std::iota(indices.begin(), indices.end(), 0);\n    Status s = tensor_array->ReadMany<Device, T>(ctx, indices, &values);\n    OP_REQUIRES_OK(ctx, s);\n\n    Tensor* lengths_tensor = nullptr;\n    OP_REQUIRES_OK(ctx,\n                   ctx->allocate_output(\n                       1, TensorShape({static_cast<int64_t>(values.size())}),\n                       &lengths_tensor));\n    auto lengths_tensor_t = lengths_tensor->vec<int64_t>();\n\n    TensorShape output_shape;\n    TensorShape output_shape_except0;\n    for (std::size_t i = 0; i < values.size(); ++i) {\n      TensorShape value_shape_t = values[i].shape();\n\n      OP_REQUIRES(\n          ctx, TensorShapeUtils::IsVectorOrHigher(value_shape_t),\n          errors::InvalidArgument(\n              \"Concat saw a scalar shape at index \", i,\n              \" but requires at least vectors.  Did you mean to call pack?\"));\n\n      lengths_tensor_t(i) = value_shape_t.dim_size(0);\n\n      TensorShape value_shape_t_except0 = value_shape_t;\n      value_shape_t_except0.RemoveDim(0);\n      if (i == 0) {\n        output_shape = value_shape_t;\n        output_shape_except0 = value_shape_t_except0;\n        OP_REQUIRES(\n            ctx, element_shape_except0_.IsCompatibleWith(output_shape_except0),\n            errors::InvalidArgument(\n                \"TensorArray was passed element_shape_except0 \",\n                element_shape_except0_.DebugString(),\n                \" but index 0 has (excepting dimension 0) shape: \",\n                value_shape_t_except0.DebugString(), \" which does not match.\"));\n      } else {\n        OP_REQUIRES(ctx, output_shape_except0 == value_shape_t_except0,\n                    errors::InvalidArgument(\n                        \"TensorArray has inconsistent shapes.  Index 0 has \"\n                        \"(excepting dimension 0) shape: \",\n                        output_shape_except0.DebugString(), \" but index \", i,\n                        \" has (excepting dimension 0) shape: \",\n                        value_shape_t_except0.DebugString()));\n        // Store the previous maximum length as the offset for this tensor.\n        output_shape.set_dim(\n            0, output_shape.dim_size(0) + value_shape_t.dim_size(0));\n      }\n    }\n\n    Tensor* output_tensor = nullptr;\n    OP_REQUIRES_OK(ctx, ctx->allocate_output(0, output_shape, &output_tensor));\n    ConstMatrixVector input_tensors_flat;\n    input_tensors_flat.reserve(values.size());\n    for (size_t i = 0; i < values.size(); ++i) {\n      const Tensor* value_t = &values[i];\n      if (value_t->NumElements() > 0) {\n        input_tensors_flat.push_back(MakeUnique<ConstMatrix>(\n            value_t->shaped<T, 2>({1, value_t->NumElements()})));\n      }\n    }\n\n    if (output_shape.num_elements() > 0) {\n      auto output_flat =\n          output_tensor->shaped<T, 2>({1, output_shape.num_elements()});\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n      if (std::is_same<Device, GPUDevice>::value) {\n        ConcatGPU<T>(ctx, input_tensors_flat, output_tensor, &output_flat);\n        return;\n      }\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n      ConcatCPU<T>(ctx->device(), input_tensors_flat, &output_flat);\n    }\n  }\n\n private:\n  DataType dtype_;\n  PartialTensorShape element_shape_except0_;\n};\n\n#define REGISTER_CONCAT(type)                                    \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcat\")              \\\n                              .Device(DEVICE_CPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<CPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV2\")            \\\n                              .Device(DEVICE_CPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<CPUDevice, type>)  \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV3\")            \\\n                              .Device(DEVICE_CPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<CPUDevice, type>)\n\nTF_CALL_POD_STRING_TYPES(REGISTER_CONCAT);\nREGISTER_CONCAT(quint8);\nREGISTER_CONCAT(qint8);\nREGISTER_CONCAT(qint32);\n\n#undef REGISTER_CONCAT\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                       \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcat\")              \\\n                              .Device(DEVICE_GPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV2\")            \\\n                              .Device(DEVICE_GPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<GPUDevice, type>)  \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV3\")            \\\n                              .Device(DEVICE_GPU)                \\\n                              .TypeConstraint<type>(\"dtype\")     \\\n                              .HostMemory(\"lengths\")             \\\n                              .HostMemory(\"handle\"),             \\\n                          TensorArrayConcatOp<GPUDevice, type>)\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n// A special GPU kernel for int32.\n// TODO(b/25387198): Also enable int32 in device memory. This kernel\n// registration requires all int32 inputs and outputs to be in host memory.\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcat\")\n                            .Device(DEVICE_GPU)\n                            .TypeConstraint<int32>(\"dtype\")\n                            .HostMemory(\"lengths\")\n                            .HostMemory(\"handle\"),\n                        TensorArrayConcatOp<CPUDevice, int32>);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV2\")\n                            .Device(DEVICE_GPU)\n                            .TypeConstraint<int32>(\"dtype\")\n                            .HostMemory(\"lengths\")\n                            .HostMemory(\"handle\"),\n                        TensorArrayConcatOp<CPUDevice, int32>);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayConcatV3\")\n                            .Device(DEVICE_GPU)\n                            .TypeConstraint<int32>(\"dtype\")\n                            .HostMemory(\"lengths\")\n                            .HostMemory(\"handle\"),\n                        TensorArrayConcatOp<CPUDevice, int32>);\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// UNPACK and SCATTER *********************************************************\n\ntemplate <typename Device, typename T, bool LEGACY_UNPACK>\nclass TensorArrayUnpackOrScatterOp : public OpKernel {\n public:\n  explicit TensorArrayUnpackOrScatterOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, true));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    const Tensor* tensor_value;\n    OP_REQUIRES_OK(ctx, ctx->input(\"value\", &tensor_value));\n    TensorShape element_shape(tensor_value->shape());\n\n    OP_REQUIRES(ctx,\n                FastBoundsCheck(element_shape.dim_size(0),\n                                std::numeric_limits<int32>::max()),\n                errors::InvalidArgument(\"tensor dim0 too large to unpack\"));\n\n    OP_REQUIRES(\n        ctx, tensor_value->dtype() == tensor_array->ElemType(),\n        errors::InvalidArgument(\"TensorArray dtype is \",\n                                DataTypeString(tensor_array->ElemType()),\n                                \" but Op is trying to write dtype \",\n                                DataTypeString(tensor_value->dtype()), \".\"));\n    OP_REQUIRES(ctx, element_shape.dims() > 0,\n                errors::InvalidArgument(\"Input value for unpack must be at \"\n                                        \"least a vector but received shape: \",\n                                        element_shape.DebugString()));\n    int32_t array_size;\n    OP_REQUIRES_OK(ctx, tensor_array->Size(&array_size));\n\n    int32_t max_index;\n    int32_t num_values;\n    std::vector<int32> write_indices;\n    if (LEGACY_UNPACK) {\n      num_values = element_shape.dim_size(0);\n      max_index = num_values - 1;\n      write_indices.resize(num_values);\n      std::iota(write_indices.begin(), write_indices.end(), 0);\n    } else {\n      const Tensor* tensor_indices;\n      OP_REQUIRES_OK(ctx, ctx->input(\"indices\", &tensor_indices));\n      OP_REQUIRES(ctx, TensorShapeUtils::IsVector(tensor_indices->shape()),\n                  errors::InvalidArgument(\n                      \"Expected indices to be a vector, but received shape: \",\n                      tensor_indices->shape().DebugString()));\n      OP_REQUIRES(ctx,\n                  tensor_indices->NumElements() == element_shape.dim_size(0),\n                  errors::InvalidArgument(\n                      \"Expected len(indices) == values.shape[0], but saw: \",\n                      tensor_indices->NumElements(), \" vs. \",\n                      element_shape.dim_size(0)));\n      const auto indices_t = tensor_indices->vec<int32>();\n      num_values = tensor_indices->NumElements();\n      max_index = (num_values == 0)\n                      ? -1\n                      : *std::max_element(indices_t.data(),\n                                          indices_t.data() + num_values);\n      write_indices.resize(num_values);\n      // Copy into write_indices.\n      std::copy(indices_t.data(), indices_t.data() + num_values,\n                write_indices.begin());\n    }\n\n    bool dynamic_size = tensor_array->HasDynamicSize();\n\n    // If dynamic size, we may have to resize the TensorArray to fit.\n    if (dynamic_size && array_size < max_index + 1) {\n      array_size = static_cast<int32>(max_index + 1);\n    }\n\n    if (LEGACY_UNPACK) {\n      OP_REQUIRES(\n          ctx, element_shape.dim_size(0) == array_size,\n          errors::InvalidArgument(\n              \"Input value must have first dimension equal to the array size (\",\n              element_shape.dim_size(0), \" vs. \", array_size, \")\"));\n    } else {\n      OP_REQUIRES(\n          ctx, max_index < array_size,\n          errors::InvalidArgument(\"Max scatter index must be < array size (\",\n                                  max_index, \" vs. \", array_size, \")\"));\n    }\n    element_shape.RemoveDim(0);\n\n    auto tensor_value_t = tensor_value->shaped<T, 3>(\n        {1, num_values, element_shape.num_elements()});\n\n    Eigen::DSizes<Eigen::DenseIndex, 3> indices{0, 0, 0};\n    Eigen::DSizes<Eigen::DenseIndex, 3> sizes{\n        1, 1, static_cast<Eigen::DenseIndex>(element_shape.num_elements())};\n\n    std::vector<Tensor> write_values;\n    write_values.reserve(num_values);\n\n    for (int i = 0; i < num_values; ++i) {\n      Tensor tensor_value_i;\n      OP_REQUIRES_OK(ctx, ctx->allocate_temp(tensor_array->ElemType(),\n                                             element_shape, &tensor_value_i));\n      auto tensor_value_i_t =\n          tensor_value_i.shaped<T, 3>({1, 1, element_shape.num_elements()});\n      indices[1] = i;\n\n      if (element_shape.num_elements() > 0) {\n        functor::Split<Device, T, 3>()(ctx->eigen_device<Device>(),\n                                       tensor_value_i_t, tensor_value_t,\n                                       indices, sizes);\n      }\n\n      write_values.push_back(tensor_value_i);\n    }\n\n    // Record the pack size of the TensorArray.\n    if (LEGACY_UNPACK) {\n      OP_REQUIRES_OK(ctx, tensor_array->SetMarkedSize(array_size));\n    }\n\n    Status s = tensor_array->WriteOrAggregateMany<Device, T>(ctx, write_indices,\n                                                             &write_values);\n    OP_REQUIRES_OK(ctx, s);\n  }\n};\n\n#define REGISTER_SCATTER_AND_UNPACK(type)                                      \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayUnpack\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"),  \\\n      TensorArrayUnpackOrScatterOp<CPUDevice, type,                            \\\n                                   true /* LEGACY_UNPACK */>);                 \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayScatter\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"), \\\n      TensorArrayUnpackOrScatterOp<CPUDevice, type,                            \\\n                                   false /* LEGACY_UNPACK */>);                \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayScatterV2\")                                             \\\n          .Device(DEVICE_CPU)                                                  \\\n          .TypeConstraint<type>(\"T\"),                                          \\\n      TensorArrayUnpackOrScatterOp<CPUDevice, type,                            \\\n                                   false /* LEGACY_UNPACK */>);                \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArrayScatterV3\")                                             \\\n          .Device(DEVICE_CPU)                                                  \\\n          .TypeConstraint<type>(\"T\"),                                          \\\n      TensorArrayUnpackOrScatterOp<CPUDevice, type,                            \\\n                                   false /* LEGACY_UNPACK */>);\n\nTF_CALL_ALL_TYPES(REGISTER_SCATTER_AND_UNPACK);\n#undef REGISTER_SCATTER_AND_UNPACK\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                      \\\n  REGISTER_KERNEL_BUILDER(                                      \\\n      Name(\"TensorArrayUnpack\")                                 \\\n          .Device(DEVICE_GPU)                                   \\\n          .TypeConstraint<type>(\"T\")                            \\\n          .HostMemory(\"handle\"),                                \\\n      TensorArrayUnpackOrScatterOp<GPUDevice, type,             \\\n                                   true /* LEGACY_UNPACK */>);  \\\n  REGISTER_KERNEL_BUILDER(                                      \\\n      Name(\"TensorArrayScatter\")                                \\\n          .Device(DEVICE_GPU)                                   \\\n          .TypeConstraint<type>(\"T\")                            \\\n          .HostMemory(\"indices\")                                \\\n          .HostMemory(\"handle\"),                                \\\n      TensorArrayUnpackOrScatterOp<GPUDevice, type,             \\\n                                   false /* LEGACY_UNPACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                      \\\n      Name(\"TensorArrayScatterV2\")                              \\\n          .Device(DEVICE_GPU)                                   \\\n          .TypeConstraint<type>(\"T\")                            \\\n          .HostMemory(\"indices\")                                \\\n          .HostMemory(\"handle\"),                                \\\n      TensorArrayUnpackOrScatterOp<GPUDevice, type,             \\\n                                   false /* LEGACY_UNPACK */>); \\\n  REGISTER_KERNEL_BUILDER(                                      \\\n      Name(\"TensorArrayScatterV3\")                              \\\n          .Device(DEVICE_GPU)                                   \\\n          .TypeConstraint<type>(\"T\")                            \\\n          .HostMemory(\"indices\")                                \\\n          .HostMemory(\"handle\"),                                \\\n      TensorArrayUnpackOrScatterOp<GPUDevice, type,             \\\n                                   false /* LEGACY_UNPACK */>);\n\nTF_CALL_int64(REGISTER_GPU);\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// SPLIT *********************************************************************\n\ntemplate <typename Device, typename T>\nclass TensorArraySplitOp : public OpKernel {\n public:\n  explicit TensorArraySplitOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    OP_REQUIRES_OK(ctx, SetupFlowControlInputs(ctx, true));\n\n    TensorArray* tensor_array = nullptr;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    const Tensor* tensor_value;\n    OP_REQUIRES_OK(ctx, ctx->input(\"value\", &tensor_value));\n    const Tensor* tensor_lengths;\n    OP_REQUIRES_OK(ctx, ctx->input(\"lengths\", &tensor_lengths));\n\n    OP_REQUIRES(ctx, TensorShapeUtils::IsVector(tensor_lengths->shape()),\n                errors::InvalidArgument(\n                    \"Expected lengths to be a vector, received shape: \",\n                    tensor_lengths->shape().DebugString()));\n    OP_REQUIRES(ctx,\n                FastBoundsCheck(tensor_lengths->NumElements(),\n                                std::numeric_limits<int32>::max()),\n                errors::InvalidArgument(\n                    \"Expected lengths to have < max int32 entries\"));\n\n    int32_t num_tensors = static_cast<int32>(tensor_lengths->NumElements());\n    auto tensor_lengths_t = tensor_lengths->vec<int64_t>();\n    std::vector<int64_t> cumulative_lengths;\n    cumulative_lengths.reserve(num_tensors);\n    int64_t total_length = 0;\n    for (int i = 0; i < num_tensors; ++i) {\n      total_length += tensor_lengths_t(i);\n      cumulative_lengths.push_back(total_length);\n    }\n\n    OP_REQUIRES(\n        ctx, TensorShapeUtils::IsVectorOrHigher(tensor_value->shape()),\n        errors::InvalidArgument(\n            \"Expected value to be at least a vector, but received shape: \",\n            tensor_value->shape().DebugString()));\n\n    OP_REQUIRES(\n        ctx, total_length == tensor_value->shape().dim_size(0),\n        errors::InvalidArgument(\"Expected sum of lengths to be equal to \"\n                                \"values.shape[0], but sum of lengths is \",\n                                total_length, \" and value's shape is: \",\n                                tensor_value->shape().DebugString()));\n    int64_t elements_per_row =\n        (total_length == 0) ? 0 : (tensor_value->NumElements() / total_length);\n\n    int32_t array_size;\n    OP_REQUIRES_OK(ctx, tensor_array->Size(&array_size));\n    bool dynamic_size = tensor_array->HasDynamicSize();\n\n    std::vector<TensorShape> element_shapes(num_tensors, tensor_value->shape());\n    for (int32_t i = 0; i < num_tensors; ++i) {\n      element_shapes[i].set_dim(0, tensor_lengths_t(i));\n    }\n\n    // If dynamic size, we may have to resize the TensorArray to fit.\n    if (dynamic_size && array_size < num_tensors) {\n      array_size = num_tensors;\n    }\n\n    OP_REQUIRES(\n        ctx, array_size == num_tensors,\n        errors::InvalidArgument(\n            \"TensorArray's size is not equal to the size of lengths (\",\n            array_size, \" vs. \", num_tensors, \"), and the TensorArray is not \",\n            \"marked as dynamically resizeable\"));\n\n    OP_REQUIRES(\n        ctx, tensor_value->dtype() == tensor_array->ElemType(),\n        errors::InvalidArgument(\"TensorArray dtype is \",\n                                DataTypeString(tensor_array->ElemType()),\n                                \" but Op is trying to write dtype \",\n                                DataTypeString(tensor_value->dtype()), \".\"));\n\n    auto tensor_value_t =\n        tensor_value->shaped<T, 3>({1, total_length, elements_per_row});\n\n    std::vector<Tensor> write_values;\n    write_values.reserve(array_size);\n\n    for (int i = 0; i < array_size; ++i) {\n      Tensor tensor_value_i;\n\n      int64_t previous_length = (i == 0) ? 0 : cumulative_lengths[i - 1];\n      Eigen::DSizes<Eigen::DenseIndex, 3> indices{\n          0, static_cast<Eigen::DenseIndex>(previous_length), 0};\n      Eigen::DSizes<Eigen::DenseIndex, 3> sizes{\n          1, static_cast<Eigen::DenseIndex>(tensor_lengths_t(i)),\n          static_cast<Eigen::DenseIndex>(elements_per_row)};\n\n      OP_REQUIRES_OK(\n          ctx, ctx->allocate_temp(tensor_array->ElemType(), element_shapes[i],\n                                  &tensor_value_i));\n\n      if (tensor_lengths_t(i) > 0) {\n        auto tensor_value_i_t = tensor_value_i.shaped<T, 3>(\n            {1, tensor_lengths_t(i), elements_per_row});\n\n        functor::Split<Device, T, 3>()(ctx->eigen_device<Device>(),\n                                       tensor_value_i_t, tensor_value_t,\n                                       indices, sizes);\n      }\n\n      write_values.push_back(tensor_value_i);\n    }\n\n    // Record the concat size of the TensorArray.\n    OP_REQUIRES_OK(ctx, tensor_array->SetMarkedSize(array_size));\n\n    std::vector<int32> indices(array_size);\n    std::iota(indices.begin(), indices.end(), 0);\n\n    Status s = tensor_array->WriteOrAggregateMany<Device, T>(ctx, indices,\n                                                             &write_values);\n    OP_REQUIRES_OK(ctx, s);\n  }\n};\n\n#define REGISTER_SPLIT(type)                                                   \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArraySplit\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"),   \\\n      TensorArraySplitOp<CPUDevice, type>);                                    \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArraySplitV2\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"), \\\n      TensorArraySplitOp<CPUDevice, type>);                                    \\\n  REGISTER_KERNEL_BUILDER(                                                     \\\n      Name(\"TensorArraySplitV3\").Device(DEVICE_CPU).TypeConstraint<type>(\"T\"), \\\n      TensorArraySplitOp<CPUDevice, type>);\n\nTF_CALL_ALL_TYPES(REGISTER_SPLIT);\n#undef REGISTER_SPLIT\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n#define REGISTER_GPU(type)                                      \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArraySplit\")              \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"lengths\")            \\\n                              .HostMemory(\"handle\"),            \\\n                          TensorArraySplitOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArraySplitV2\")            \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"lengths\")            \\\n                              .HostMemory(\"handle\"),            \\\n                          TensorArraySplitOp<GPUDevice, type>); \\\n  REGISTER_KERNEL_BUILDER(Name(\"TensorArraySplitV3\")            \\\n                              .Device(DEVICE_GPU)               \\\n                              .TypeConstraint<type>(\"T\")        \\\n                              .HostMemory(\"lengths\")            \\\n                              .HostMemory(\"handle\"),            \\\n                          TensorArraySplitOp<GPUDevice, type>);\n\nTF_CALL_GPU_NUMBER_TYPES(REGISTER_GPU);\nTF_CALL_COMPLEX_TYPES(REGISTER_GPU);\n#undef REGISTER_GPU\n\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n\n// SIZE ***********************************************************************\n\n// Get the size of the TensorArray\nclass TensorArraySizeOp : public OpKernel {\n public:\n  explicit TensorArraySizeOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    TensorArray* tensor_array;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(ctx, ctx->allocate_output(0, TensorShape({}), &output));\n    OP_REQUIRES_OK(ctx, tensor_array->Size(&(output->scalar<int32>()())));\n  }\n};\n\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySize\").Device(DEVICE_CPU),\n                        TensorArraySizeOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySizeV2\").Device(DEVICE_CPU),\n                        TensorArraySizeOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySizeV3\").Device(DEVICE_CPU),\n                        TensorArraySizeOp);\n\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySize\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"size\"),\n                        TensorArraySizeOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySizeV2\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"size\"),\n                        TensorArraySizeOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArraySizeV3\")\n                            .Device(DEVICE_GPU)\n                            .HostMemory(\"handle\")\n                            .HostMemory(\"size\"),\n                        TensorArraySizeOp);\n\n// CLOSE\n// **********************************************************************\n\n// Delete the TensorArray from its resource container.  This enables\n// the user to close and release the resource in the middle of a step/run.\n// TODO(ebrevdo): decide whether closing the grad op should happen\n// here or on the python side.\nclass TensorArrayCloseOp : public OpKernel {\n public:\n  explicit TensorArrayCloseOp(OpKernelConstruction* context)\n      : OpKernel(context) {}\n\n  void Compute(OpKernelContext* ctx) override {\n    TensorArray* tensor_array;\n    OP_REQUIRES_OK(ctx, GetTensorArray(ctx, &tensor_array));\n    core::ScopedUnref unref(tensor_array);\n    // Instead of deleting this TA from the ResourceManager, we just\n    // clear it away and mark it as closed.  The remaining memory\n    // consumed store its mutex and handle Tensor.  This will be\n    // cleared out at the end of the step anyway, so it's fine to keep\n    // it around until the end of the step.  Further calls to the\n    // TensorArray will fail because TensorArray checks internally to\n    // see if it is closed or not.\n    tensor_array->ClearAndMarkClosed();\n  }\n};\n\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayClose\").Device(DEVICE_CPU),\n                        TensorArrayCloseOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayCloseV2\").Device(DEVICE_CPU),\n                        TensorArrayCloseOp);\nREGISTER_KERNEL_BUILDER(Name(\"TensorArrayCloseV3\").Device(DEVICE_CPU),\n                        TensorArrayCloseOp);\n\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayClose\").Device(DEVICE_GPU).HostMemory(\"handle\"),\n    TensorArrayCloseOp);\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayCloseV2\").Device(DEVICE_GPU).HostMemory(\"handle\"),\n    TensorArrayCloseOp);\nREGISTER_KERNEL_BUILDER(\n    Name(\"TensorArrayCloseV3\").Device(DEVICE_GPU).HostMemory(\"handle\"),\n    TensorArrayCloseOp);\n\n}  // namespace tensorflow"