// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

#include "imx93-11x11-atk.dts"

/ {
    	lvds_panel {
		status = "okay";
		compatible = "alientek,lvds-10.1";
		backlight = <&backlight>;
		
		
		port {
			panel_lvds_in: endpoint {
				remote-endpoint = <&lvds_out>;
			};
		};
	};	

};

&lcdif {
	status = "okay";
	assigned-clock-rates = <509696460>, <72813780>, <400000000>, <133333333>;
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		status = "okay";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;

		port@1 {
			reg = <1>;

			lvds_out: endpoint {
				remote-endpoint = <&panel_lvds_in>;
			};
		};
	};
};

&ldb_phy {
	status = "okay";
};

&lpi2c4 {
    goodix_ts@14 {
		compatible = "goodix,gt9271", "goodix,gt911";
		reg = <0x14>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tp_int>;
		interrupt-parent = <&gpio1>;
		interrupts = <12 IRQ_TYPE_EDGE_RISING>;
		irq-gpios = <&gpio1 12 GPIO_ACTIVE_HIGH>;
		reset-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
		touchscreen-xy-rotation90;
		status = "okay";
	};
};

&iomuxc {
	pinctrl_tp_int: tp_int_grp {
		fsl,pins = <
			MX93_PAD_SAI1_TXC__GPIO1_IO12			0x31e
		>;
	};

	pinctrl_tp_reset: tp_reset_grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO4__GPIO4_IO29			0x31e
		>;
	};
};

&dphy {
	status = "disabled";
};

&dsi {
	status = "disabled";
};
