
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lzmadec_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400ae8 <.init>:
  400ae8:	stp	x29, x30, [sp, #-16]!
  400aec:	mov	x29, sp
  400af0:	bl	400cc0 <ferror@plt+0x60>
  400af4:	ldp	x29, x30, [sp], #16
  400af8:	ret

Disassembly of section .plt:

0000000000400b00 <exit@plt-0x20>:
  400b00:	stp	x16, x30, [sp, #-16]!
  400b04:	adrp	x16, 411000 <ferror@plt+0x103a0>
  400b08:	ldr	x17, [x16, #4088]
  400b0c:	add	x16, x16, #0xff8
  400b10:	br	x17
  400b14:	nop
  400b18:	nop
  400b1c:	nop

0000000000400b20 <exit@plt>:
  400b20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b24:	ldr	x17, [x16]
  400b28:	add	x16, x16, #0x0
  400b2c:	br	x17

0000000000400b30 <lzma_code@plt>:
  400b30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b34:	ldr	x17, [x16, #8]
  400b38:	add	x16, x16, #0x8
  400b3c:	br	x17

0000000000400b40 <fputc@plt>:
  400b40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b44:	ldr	x17, [x16, #16]
  400b48:	add	x16, x16, #0x10
  400b4c:	br	x17

0000000000400b50 <fclose@plt>:
  400b50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b54:	ldr	x17, [x16, #24]
  400b58:	add	x16, x16, #0x18
  400b5c:	br	x17

0000000000400b60 <fopen@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b64:	ldr	x17, [x16, #32]
  400b68:	add	x16, x16, #0x20
  400b6c:	br	x17

0000000000400b70 <__libc_start_main@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b74:	ldr	x17, [x16, #40]
  400b78:	add	x16, x16, #0x28
  400b7c:	br	x17

0000000000400b80 <strerror@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b84:	ldr	x17, [x16, #48]
  400b88:	add	x16, x16, #0x30
  400b8c:	br	x17

0000000000400b90 <lzma_version_string@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400b94:	ldr	x17, [x16, #56]
  400b98:	add	x16, x16, #0x38
  400b9c:	br	x17

0000000000400ba0 <__gmon_start__@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400ba4:	ldr	x17, [x16, #64]
  400ba8:	add	x16, x16, #0x40
  400bac:	br	x17

0000000000400bb0 <abort@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bb4:	ldr	x17, [x16, #72]
  400bb8:	add	x16, x16, #0x48
  400bbc:	br	x17

0000000000400bc0 <feof@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bc4:	ldr	x17, [x16, #80]
  400bc8:	add	x16, x16, #0x50
  400bcc:	br	x17

0000000000400bd0 <lzma_alone_decoder@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bd4:	ldr	x17, [x16, #88]
  400bd8:	add	x16, x16, #0x58
  400bdc:	br	x17

0000000000400be0 <getopt_long@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400be4:	ldr	x17, [x16, #96]
  400be8:	add	x16, x16, #0x60
  400bec:	br	x17

0000000000400bf0 <strcmp@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400bf4:	ldr	x17, [x16, #104]
  400bf8:	add	x16, x16, #0x68
  400bfc:	br	x17

0000000000400c00 <fread@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c04:	ldr	x17, [x16, #112]
  400c08:	add	x16, x16, #0x70
  400c0c:	br	x17

0000000000400c10 <fwrite@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c14:	ldr	x17, [x16, #120]
  400c18:	add	x16, x16, #0x78
  400c1c:	br	x17

0000000000400c20 <vfprintf@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c24:	ldr	x17, [x16, #128]
  400c28:	add	x16, x16, #0x80
  400c2c:	br	x17

0000000000400c30 <printf@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c34:	ldr	x17, [x16, #136]
  400c38:	add	x16, x16, #0x88
  400c3c:	br	x17

0000000000400c40 <__errno_location@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c44:	ldr	x17, [x16, #144]
  400c48:	add	x16, x16, #0x90
  400c4c:	br	x17

0000000000400c50 <fprintf@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c54:	ldr	x17, [x16, #152]
  400c58:	add	x16, x16, #0x98
  400c5c:	br	x17

0000000000400c60 <ferror@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x113a0>
  400c64:	ldr	x17, [x16, #160]
  400c68:	add	x16, x16, #0xa0
  400c6c:	br	x17

Disassembly of section .text:

0000000000400c70 <.text>:
  400c70:	mov	x29, #0x0                   	// #0
  400c74:	mov	x30, #0x0                   	// #0
  400c78:	mov	x5, x0
  400c7c:	ldr	x1, [sp]
  400c80:	add	x2, sp, #0x8
  400c84:	mov	x6, sp
  400c88:	movz	x0, #0x0, lsl #48
  400c8c:	movk	x0, #0x0, lsl #32
  400c90:	movk	x0, #0x40, lsl #16
  400c94:	movk	x0, #0xd7c
  400c98:	movz	x3, #0x0, lsl #48
  400c9c:	movk	x3, #0x0, lsl #32
  400ca0:	movk	x3, #0x40, lsl #16
  400ca4:	movk	x3, #0x1390
  400ca8:	movz	x4, #0x0, lsl #48
  400cac:	movk	x4, #0x0, lsl #32
  400cb0:	movk	x4, #0x40, lsl #16
  400cb4:	movk	x4, #0x1410
  400cb8:	bl	400b70 <__libc_start_main@plt>
  400cbc:	bl	400bb0 <abort@plt>
  400cc0:	adrp	x0, 411000 <ferror@plt+0x103a0>
  400cc4:	ldr	x0, [x0, #4064]
  400cc8:	cbz	x0, 400cd0 <ferror@plt+0x70>
  400ccc:	b	400ba0 <__gmon_start__@plt>
  400cd0:	ret
  400cd4:	nop
  400cd8:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400cdc:	add	x0, x0, #0xc0
  400ce0:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400ce4:	add	x1, x1, #0xc0
  400ce8:	cmp	x1, x0
  400cec:	b.eq	400d04 <ferror@plt+0xa4>  // b.none
  400cf0:	adrp	x1, 401000 <ferror@plt+0x3a0>
  400cf4:	ldr	x1, [x1, #1072]
  400cf8:	cbz	x1, 400d04 <ferror@plt+0xa4>
  400cfc:	mov	x16, x1
  400d00:	br	x16
  400d04:	ret
  400d08:	adrp	x0, 412000 <ferror@plt+0x113a0>
  400d0c:	add	x0, x0, #0xc0
  400d10:	adrp	x1, 412000 <ferror@plt+0x113a0>
  400d14:	add	x1, x1, #0xc0
  400d18:	sub	x1, x1, x0
  400d1c:	lsr	x2, x1, #63
  400d20:	add	x1, x2, x1, asr #3
  400d24:	cmp	xzr, x1, asr #1
  400d28:	asr	x1, x1, #1
  400d2c:	b.eq	400d44 <ferror@plt+0xe4>  // b.none
  400d30:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400d34:	ldr	x2, [x2, #1080]
  400d38:	cbz	x2, 400d44 <ferror@plt+0xe4>
  400d3c:	mov	x16, x2
  400d40:	br	x16
  400d44:	ret
  400d48:	stp	x29, x30, [sp, #-32]!
  400d4c:	mov	x29, sp
  400d50:	str	x19, [sp, #16]
  400d54:	adrp	x19, 412000 <ferror@plt+0x113a0>
  400d58:	ldrb	w0, [x19, #232]
  400d5c:	cbnz	w0, 400d6c <ferror@plt+0x10c>
  400d60:	bl	400cd8 <ferror@plt+0x78>
  400d64:	mov	w0, #0x1                   	// #1
  400d68:	strb	w0, [x19, #232]
  400d6c:	ldr	x19, [sp, #16]
  400d70:	ldp	x29, x30, [sp], #32
  400d74:	ret
  400d78:	b	400d08 <ferror@plt+0xa8>
  400d7c:	sub	sp, sp, #0xf0
  400d80:	stp	x20, x19, [sp, #224]
  400d84:	mov	w20, w0
  400d88:	mov	x0, x1
  400d8c:	stp	x29, x30, [sp, #144]
  400d90:	str	x27, [sp, #160]
  400d94:	stp	x26, x25, [sp, #176]
  400d98:	stp	x24, x23, [sp, #192]
  400d9c:	stp	x22, x21, [sp, #208]
  400da0:	add	x29, sp, #0x90
  400da4:	mov	x19, x1
  400da8:	bl	4012a4 <ferror@plt+0x644>
  400dac:	mov	w0, w20
  400db0:	mov	x1, x19
  400db4:	bl	400ec8 <ferror@plt+0x268>
  400db8:	adrp	x26, 412000 <ferror@plt+0x113a0>
  400dbc:	ldr	w8, [x26, #208]
  400dc0:	movi	v0.2d, #0x0
  400dc4:	str	xzr, [sp, #128]
  400dc8:	stp	q0, q0, [sp, #96]
  400dcc:	cmp	w8, w20
  400dd0:	stp	q0, q0, [sp, #64]
  400dd4:	stp	q0, q0, [sp, #32]
  400dd8:	stp	q0, q0, [sp]
  400ddc:	b.eq	400e9c <ferror@plt+0x23c>  // b.none
  400de0:	adrp	x21, 401000 <ferror@plt+0x3a0>
  400de4:	adrp	x22, 401000 <ferror@plt+0x3a0>
  400de8:	adrp	x23, 401000 <ferror@plt+0x3a0>
  400dec:	add	x21, x21, #0x5c0
  400df0:	adrp	x27, 412000 <ferror@plt+0x113a0>
  400df4:	add	x22, x22, #0x5b8
  400df8:	add	x23, x23, #0x5c2
  400dfc:	b	400e24 <ferror@plt+0x1c4>
  400e00:	ldr	x1, [x27, #224]
  400e04:	mov	x0, sp
  400e08:	mov	x2, x22
  400e0c:	bl	400f74 <ferror@plt+0x314>
  400e10:	ldr	w8, [x26, #208]
  400e14:	add	w8, w8, #0x1
  400e18:	cmp	w8, w20
  400e1c:	str	w8, [x26, #208]
  400e20:	b.ge	400eb4 <ferror@plt+0x254>  // b.tcont
  400e24:	ldrsw	x8, [x26, #208]
  400e28:	mov	x1, x21
  400e2c:	ldr	x24, [x19, x8, lsl #3]
  400e30:	mov	x0, x24
  400e34:	bl	400bf0 <strcmp@plt>
  400e38:	cbz	w0, 400e00 <ferror@plt+0x1a0>
  400e3c:	mov	x0, x24
  400e40:	mov	x1, x23
  400e44:	bl	400b60 <fopen@plt>
  400e48:	ldrsw	x8, [x26, #208]
  400e4c:	ldr	x24, [x19, x8, lsl #3]
  400e50:	cbz	x0, 400e74 <ferror@plt+0x214>
  400e54:	mov	x25, x0
  400e58:	mov	x0, sp
  400e5c:	mov	x1, x25
  400e60:	mov	x2, x24
  400e64:	bl	400f74 <ferror@plt+0x314>
  400e68:	mov	x0, x25
  400e6c:	bl	400b50 <fclose@plt>
  400e70:	b	400e10 <ferror@plt+0x1b0>
  400e74:	bl	400c40 <__errno_location@plt>
  400e78:	ldr	w0, [x0]
  400e7c:	bl	400b80 <strerror@plt>
  400e80:	mov	x2, x0
  400e84:	adrp	x0, 401000 <ferror@plt+0x3a0>
  400e88:	add	x0, x0, #0x5c5
  400e8c:	mov	x1, x24
  400e90:	bl	401184 <ferror@plt+0x524>
  400e94:	mov	w0, #0x1                   	// #1
  400e98:	bl	400b20 <exit@plt>
  400e9c:	adrp	x8, 412000 <ferror@plt+0x113a0>
  400ea0:	ldr	x1, [x8, #224]
  400ea4:	adrp	x2, 401000 <ferror@plt+0x3a0>
  400ea8:	add	x2, x2, #0x5b8
  400eac:	mov	x0, sp
  400eb0:	bl	400f74 <ferror@plt+0x314>
  400eb4:	adrp	x8, 412000 <ferror@plt+0x113a0>
  400eb8:	ldr	w2, [x8, #184]
  400ebc:	mov	w1, #0x1                   	// #1
  400ec0:	mov	w0, wzr
  400ec4:	bl	4012b4 <ferror@plt+0x654>
  400ec8:	stp	x29, x30, [sp, #-64]!
  400ecc:	stp	x24, x23, [sp, #16]
  400ed0:	stp	x22, x21, [sp, #32]
  400ed4:	adrp	x21, 401000 <ferror@plt+0x3a0>
  400ed8:	adrp	x22, 401000 <ferror@plt+0x3a0>
  400edc:	adrp	x23, 401000 <ferror@plt+0x3a0>
  400ee0:	stp	x20, x19, [sp, #48]
  400ee4:	mov	x19, x1
  400ee8:	mov	w20, w0
  400eec:	add	x21, x21, #0x467
  400ef0:	add	x22, x22, #0x478
  400ef4:	add	x23, x23, #0x440
  400ef8:	adrp	x24, 412000 <ferror@plt+0x113a0>
  400efc:	mov	x29, sp
  400f00:	mov	w0, w20
  400f04:	mov	x1, x19
  400f08:	mov	x2, x21
  400f0c:	mov	x3, x22
  400f10:	mov	x4, xzr
  400f14:	bl	400be0 <getopt_long@plt>
  400f18:	sub	w8, w0, #0x51
  400f1c:	cmp	w8, #0x20
  400f20:	b.hi	400f48 <ferror@plt+0x2e8>  // b.pmore
  400f24:	adr	x9, 400f00 <ferror@plt+0x2a0>
  400f28:	ldrb	w10, [x23, x8]
  400f2c:	add	x9, x9, x10, lsl #2
  400f30:	br	x9
  400f34:	ldr	w8, [x24, #184]
  400f38:	cbz	w8, 400f00 <ferror@plt+0x2a0>
  400f3c:	sub	w8, w8, #0x1
  400f40:	str	w8, [x24, #184]
  400f44:	b	400f00 <ferror@plt+0x2a0>
  400f48:	cmn	w0, #0x1
  400f4c:	b.ne	400f64 <ferror@plt+0x304>  // b.any
  400f50:	ldp	x20, x19, [sp, #48]
  400f54:	ldp	x22, x21, [sp, #32]
  400f58:	ldp	x24, x23, [sp, #16]
  400f5c:	ldp	x29, x30, [sp], #64
  400f60:	ret
  400f64:	mov	w0, #0x1                   	// #1
  400f68:	bl	400b20 <exit@plt>
  400f6c:	bl	401274 <ferror@plt+0x614>
  400f70:	bl	401244 <ferror@plt+0x5e4>
  400f74:	stp	x29, x30, [sp, #-96]!
  400f78:	stp	x28, x27, [sp, #16]
  400f7c:	stp	x26, x25, [sp, #32]
  400f80:	stp	x24, x23, [sp, #48]
  400f84:	stp	x22, x21, [sp, #64]
  400f88:	stp	x20, x19, [sp, #80]
  400f8c:	mov	x29, sp
  400f90:	sub	sp, sp, #0x4, lsl #12
  400f94:	mov	x20, x1
  400f98:	mov	x1, #0xffffffffffffffff    	// #-1
  400f9c:	mov	x19, x2
  400fa0:	mov	x21, x0
  400fa4:	bl	400bd0 <lzma_alone_decoder@plt>
  400fa8:	cbnz	w0, 401114 <ferror@plt+0x4b4>
  400fac:	mov	x24, sp
  400fb0:	mov	w25, #0x2000                	// #8192
  400fb4:	add	x26, sp, #0x2, lsl #12
  400fb8:	adrp	x27, 412000 <ferror@plt+0x113a0>
  400fbc:	str	xzr, [x21, #8]
  400fc0:	stp	x24, x25, [x21, #24]
  400fc4:	b	400ff0 <ferror@plt+0x390>
  400fc8:	ldr	x3, [x27, #216]
  400fcc:	sub	x23, x25, x8
  400fd0:	mov	x0, sp
  400fd4:	mov	w1, #0x1                   	// #1
  400fd8:	mov	x2, x23
  400fdc:	bl	400c10 <fwrite@plt>
  400fe0:	cmp	x0, x23
  400fe4:	b.ne	401094 <ferror@plt+0x434>  // b.any
  400fe8:	stp	x24, x25, [x21, #24]
  400fec:	cbnz	w22, 401040 <ferror@plt+0x3e0>
  400ff0:	ldr	x8, [x21, #8]
  400ff4:	cbnz	x8, 401020 <ferror@plt+0x3c0>
  400ff8:	add	x0, sp, #0x2, lsl #12
  400ffc:	mov	w1, #0x1                   	// #1
  401000:	mov	w2, #0x2000                	// #8192
  401004:	mov	x3, x20
  401008:	str	x26, [x21]
  40100c:	bl	400c00 <fread@plt>
  401010:	str	x0, [x21, #8]
  401014:	mov	x0, x20
  401018:	bl	400c60 <ferror@plt>
  40101c:	cbnz	w0, 4010b8 <ferror@plt+0x458>
  401020:	mov	x0, x21
  401024:	mov	w1, wzr
  401028:	bl	400b30 <lzma_code@plt>
  40102c:	ldr	x8, [x21, #32]
  401030:	mov	w22, w0
  401034:	cbnz	w0, 400fc8 <ferror@plt+0x368>
  401038:	cbnz	x8, 400fec <ferror@plt+0x38c>
  40103c:	b	400fc8 <ferror@plt+0x368>
  401040:	cmp	w22, #0x1
  401044:	b.ne	4010d8 <ferror@plt+0x478>  // b.any
  401048:	ldr	x8, [x21, #8]
  40104c:	cbnz	x8, 4010d4 <ferror@plt+0x474>
  401050:	add	x0, sp, #0x2, lsl #12
  401054:	mov	w1, #0x1                   	// #1
  401058:	mov	w2, #0x1                   	// #1
  40105c:	mov	x3, x20
  401060:	bl	400c00 <fread@plt>
  401064:	cbnz	x0, 4010d4 <ferror@plt+0x474>
  401068:	mov	x0, x20
  40106c:	bl	400bc0 <feof@plt>
  401070:	cbz	w0, 4010d4 <ferror@plt+0x474>
  401074:	add	sp, sp, #0x4, lsl #12
  401078:	ldp	x20, x19, [sp, #80]
  40107c:	ldp	x22, x21, [sp, #64]
  401080:	ldp	x24, x23, [sp, #48]
  401084:	ldp	x26, x25, [sp, #32]
  401088:	ldp	x28, x27, [sp, #16]
  40108c:	ldp	x29, x30, [sp], #96
  401090:	ret
  401094:	bl	400c40 <__errno_location@plt>
  401098:	ldr	w0, [x0]
  40109c:	bl	400b80 <strerror@plt>
  4010a0:	mov	x1, x0
  4010a4:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4010a8:	add	x0, x0, #0x910
  4010ac:	bl	401184 <ferror@plt+0x524>
  4010b0:	mov	w0, #0x1                   	// #1
  4010b4:	bl	400b20 <exit@plt>
  4010b8:	bl	400c40 <__errno_location@plt>
  4010bc:	ldr	w0, [x0]
  4010c0:	bl	400b80 <strerror@plt>
  4010c4:	mov	x2, x0
  4010c8:	adrp	x0, 401000 <ferror@plt+0x3a0>
  4010cc:	add	x0, x0, #0x8ef
  4010d0:	b	401174 <ferror@plt+0x514>
  4010d4:	mov	w22, #0x9                   	// #9
  4010d8:	sub	w8, w22, #0x5
  4010dc:	cmp	w8, #0x5
  4010e0:	b.hi	401140 <ferror@plt+0x4e0>  // b.pmore
  4010e4:	adrp	x9, 401000 <ferror@plt+0x3a0>
  4010e8:	add	x9, x9, #0x461
  4010ec:	adr	x10, 401104 <ferror@plt+0x4a4>
  4010f0:	ldrb	w11, [x9, x8]
  4010f4:	add	x10, x10, x11, lsl #2
  4010f8:	adrp	x2, 401000 <ferror@plt+0x3a0>
  4010fc:	add	x2, x2, #0x934
  401100:	br	x10
  401104:	mov	w0, #0xc                   	// #12
  401108:	bl	400b80 <strerror@plt>
  40110c:	mov	x2, x0
  401110:	b	40116c <ferror@plt+0x50c>
  401114:	cmp	w0, #0x5
  401118:	b.ne	40112c <ferror@plt+0x4cc>  // b.any
  40111c:	mov	w0, #0xc                   	// #12
  401120:	bl	400b80 <strerror@plt>
  401124:	mov	x1, x0
  401128:	b	401134 <ferror@plt+0x4d4>
  40112c:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401130:	add	x1, x1, #0x8da
  401134:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401138:	add	x0, x0, #0x90d
  40113c:	b	4010ac <ferror@plt+0x44c>
  401140:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401144:	add	x2, x2, #0x8da
  401148:	b	40116c <ferror@plt+0x50c>
  40114c:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401150:	add	x2, x2, #0x94f
  401154:	b	40116c <ferror@plt+0x50c>
  401158:	adrp	x2, 401000 <ferror@plt+0x3a0>
  40115c:	add	x2, x2, #0x96f
  401160:	b	40116c <ferror@plt+0x50c>
  401164:	adrp	x2, 401000 <ferror@plt+0x3a0>
  401168:	add	x2, x2, #0x97f
  40116c:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401170:	add	x0, x0, #0x5c5
  401174:	mov	x1, x19
  401178:	bl	401184 <ferror@plt+0x524>
  40117c:	mov	w0, #0x1                   	// #1
  401180:	bl	400b20 <exit@plt>
  401184:	sub	sp, sp, #0x130
  401188:	adrp	x11, 412000 <ferror@plt+0x113a0>
  40118c:	ldr	w11, [x11, #184]
  401190:	stp	x29, x30, [sp, #256]
  401194:	add	x29, sp, #0x100
  401198:	mov	x8, #0xffffffffffffffc8    	// #-56
  40119c:	mov	x9, sp
  4011a0:	movk	x8, #0xff80, lsl #32
  4011a4:	sub	x10, x29, #0x78
  4011a8:	add	x9, x9, #0x80
  4011ac:	stp	x9, x8, [x29, #-16]
  4011b0:	add	x8, x10, #0x38
  4011b4:	add	x9, x29, #0x30
  4011b8:	str	x28, [sp, #272]
  4011bc:	stp	x20, x19, [sp, #288]
  4011c0:	stp	x1, x2, [x29, #-120]
  4011c4:	stp	x3, x4, [x29, #-104]
  4011c8:	stp	x5, x6, [x29, #-88]
  4011cc:	stur	x7, [x29, #-72]
  4011d0:	stp	q0, q1, [sp]
  4011d4:	stp	q2, q3, [sp, #32]
  4011d8:	stp	q4, q5, [sp, #64]
  4011dc:	stp	q6, q7, [sp, #96]
  4011e0:	stp	x9, x8, [x29, #-32]
  4011e4:	cbnz	w11, 4011fc <ferror@plt+0x59c>
  4011e8:	ldp	x20, x19, [sp, #288]
  4011ec:	ldr	x28, [sp, #272]
  4011f0:	ldp	x29, x30, [sp, #256]
  4011f4:	add	sp, sp, #0x130
  4011f8:	ret
  4011fc:	adrp	x20, 412000 <ferror@plt+0x113a0>
  401200:	adrp	x8, 412000 <ferror@plt+0x113a0>
  401204:	mov	x19, x0
  401208:	ldr	x0, [x20, #200]
  40120c:	ldr	x2, [x8, #192]
  401210:	adrp	x1, 401000 <ferror@plt+0x3a0>
  401214:	add	x1, x1, #0x997
  401218:	bl	400c50 <fprintf@plt>
  40121c:	ldp	q0, q1, [x29, #-32]
  401220:	ldr	x0, [x20, #200]
  401224:	sub	x2, x29, #0x40
  401228:	mov	x1, x19
  40122c:	stp	q0, q1, [x29, #-64]
  401230:	bl	400c20 <vfprintf@plt>
  401234:	ldr	x1, [x20, #200]
  401238:	mov	w0, #0xa                   	// #10
  40123c:	bl	400b40 <fputc@plt>
  401240:	b	4011e8 <ferror@plt+0x588>
  401244:	stp	x29, x30, [sp, #-16]!
  401248:	adrp	x8, 412000 <ferror@plt+0x113a0>
  40124c:	ldr	x1, [x8, #192]
  401250:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401254:	add	x0, x0, #0x60c
  401258:	mov	x29, sp
  40125c:	bl	400c30 <printf@plt>
  401260:	adrp	x8, 412000 <ferror@plt+0x113a0>
  401264:	ldr	w2, [x8, #184]
  401268:	mov	w1, #0x1                   	// #1
  40126c:	mov	w0, wzr
  401270:	bl	4012b4 <ferror@plt+0x654>
  401274:	stp	x29, x30, [sp, #-16]!
  401278:	mov	x29, sp
  40127c:	bl	400b90 <lzma_version_string@plt>
  401280:	mov	x1, x0
  401284:	adrp	x0, 401000 <ferror@plt+0x3a0>
  401288:	add	x0, x0, #0x8b5
  40128c:	bl	400c30 <printf@plt>
  401290:	adrp	x8, 412000 <ferror@plt+0x113a0>
  401294:	ldr	w2, [x8, #184]
  401298:	mov	w1, #0x1                   	// #1
  40129c:	mov	w0, wzr
  4012a0:	bl	4012b4 <ferror@plt+0x654>
  4012a4:	ldr	x8, [x0]
  4012a8:	adrp	x9, 412000 <ferror@plt+0x113a0>
  4012ac:	str	x8, [x9, #192]
  4012b0:	ret
  4012b4:	stp	x29, x30, [sp, #-64]!
  4012b8:	stp	x20, x19, [sp, #48]
  4012bc:	mov	w19, w1
  4012c0:	mov	w20, w0
  4012c4:	cmp	w0, w1
  4012c8:	str	x23, [sp, #16]
  4012cc:	stp	x22, x21, [sp, #32]
  4012d0:	mov	x29, sp
  4012d4:	b.eq	401358 <ferror@plt+0x6f8>  // b.none
  4012d8:	adrp	x8, 412000 <ferror@plt+0x113a0>
  4012dc:	ldr	x22, [x8, #216]
  4012e0:	mov	w21, w2
  4012e4:	mov	x0, x22
  4012e8:	bl	400c60 <ferror@plt>
  4012ec:	mov	w23, w0
  4012f0:	mov	x0, x22
  4012f4:	bl	400b50 <fclose@plt>
  4012f8:	orr	w8, w0, w23
  4012fc:	cbz	w8, 401358 <ferror@plt+0x6f8>
  401300:	mov	w20, w19
  401304:	cbz	w21, 401358 <ferror@plt+0x6f8>
  401308:	adrp	x8, 412000 <ferror@plt+0x113a0>
  40130c:	adrp	x9, 412000 <ferror@plt+0x113a0>
  401310:	ldr	x21, [x8, #200]
  401314:	ldr	x20, [x9, #192]
  401318:	cbnz	w0, 401328 <ferror@plt+0x6c8>
  40131c:	adrp	x4, 401000 <ferror@plt+0x3a0>
  401320:	add	x4, x4, #0x9ca
  401324:	b	401338 <ferror@plt+0x6d8>
  401328:	bl	400c40 <__errno_location@plt>
  40132c:	ldr	w0, [x0]
  401330:	bl	400b80 <strerror@plt>
  401334:	mov	x4, x0
  401338:	adrp	x1, 401000 <ferror@plt+0x3a0>
  40133c:	adrp	x3, 401000 <ferror@plt+0x3a0>
  401340:	add	x1, x1, #0x99c
  401344:	add	x3, x3, #0x9a8
  401348:	mov	x0, x21
  40134c:	mov	x2, x20
  401350:	bl	400c50 <fprintf@plt>
  401354:	mov	w20, w19
  401358:	cmp	w20, w19
  40135c:	b.eq	401388 <ferror@plt+0x728>  // b.none
  401360:	adrp	x8, 412000 <ferror@plt+0x113a0>
  401364:	ldr	x21, [x8, #200]
  401368:	mov	x0, x21
  40136c:	bl	400c60 <ferror@plt>
  401370:	mov	w22, w0
  401374:	mov	x0, x21
  401378:	bl	400b50 <fclose@plt>
  40137c:	orr	w8, w0, w22
  401380:	cmp	w8, #0x0
  401384:	csel	w20, w20, w19, eq  // eq = none
  401388:	mov	w0, w20
  40138c:	bl	400b20 <exit@plt>
  401390:	stp	x29, x30, [sp, #-64]!
  401394:	mov	x29, sp
  401398:	stp	x19, x20, [sp, #16]
  40139c:	adrp	x20, 411000 <ferror@plt+0x103a0>
  4013a0:	add	x20, x20, #0xdd0
  4013a4:	stp	x21, x22, [sp, #32]
  4013a8:	adrp	x21, 411000 <ferror@plt+0x103a0>
  4013ac:	add	x21, x21, #0xdc8
  4013b0:	sub	x20, x20, x21
  4013b4:	mov	w22, w0
  4013b8:	stp	x23, x24, [sp, #48]
  4013bc:	mov	x23, x1
  4013c0:	mov	x24, x2
  4013c4:	bl	400ae8 <exit@plt-0x38>
  4013c8:	cmp	xzr, x20, asr #3
  4013cc:	b.eq	4013f8 <ferror@plt+0x798>  // b.none
  4013d0:	asr	x20, x20, #3
  4013d4:	mov	x19, #0x0                   	// #0
  4013d8:	ldr	x3, [x21, x19, lsl #3]
  4013dc:	mov	x2, x24
  4013e0:	add	x19, x19, #0x1
  4013e4:	mov	x1, x23
  4013e8:	mov	w0, w22
  4013ec:	blr	x3
  4013f0:	cmp	x20, x19
  4013f4:	b.ne	4013d8 <ferror@plt+0x778>  // b.any
  4013f8:	ldp	x19, x20, [sp, #16]
  4013fc:	ldp	x21, x22, [sp, #32]
  401400:	ldp	x23, x24, [sp, #48]
  401404:	ldp	x29, x30, [sp], #64
  401408:	ret
  40140c:	nop
  401410:	ret

Disassembly of section .fini:

0000000000401414 <.fini>:
  401414:	stp	x29, x30, [sp, #-16]!
  401418:	mov	x29, sp
  40141c:	ldp	x29, x30, [sp], #16
  401420:	ret
