The purpose of this project is to demonstrate Verilog HDL capabilities and scope by implementing a control system for an automatic washing machine. Using the Finite State Machine model, the project implements an automatic washing control system to achieve the above objective.
