Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/lab/Downloads/UCISW-2-main/UCISW_2/testbench_isim_beh.exe -prj C:/Users/lab/Downloads/UCISW-2-main/UCISW_2/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lab/Downloads/UCISW-2-main/UCISW_2/generator_dzialan.vhd" into library work
Parsing VHDL file "C:/Users/lab/Downloads/UCISW-2-main/UCISW_2/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity generator_dzialan [generator_dzialan_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/lab/Downloads/UCISW-2-main/UCISW_2/testbench_isim_beh.exe
Fuse Memory Usage: 35516 KB
Fuse CPU Usage: 296 ms
