<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='735' type='std::vector&lt;int&gt; llvm::ScheduleDAGTopologicalSort::GetSubGraph(const llvm::SUnit &amp; StartSU, const llvm::SUnit &amp; TargetSU, bool &amp; Success)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='730'>/// Returns an array of SUs that are both in the successor
    /// subtree of StartSU and in the predecessor subtree of TargetSU.
    /// StartSU and TargetSU are not in the array.
    /// Success is false if TargetSU is not in the successor subtree of
    /// StartSU, else it is true.</doc>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='598' ll='677' type='std::vector&lt;int&gt; llvm::ScheduleDAGTopologicalSort::GetSubGraph(const llvm::SUnit &amp; StartSU, const llvm::SUnit &amp; TargetSU, bool &amp; Success)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='727' u='c' c='_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='731' u='c' c='_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1165' u='c' c='_ZN4llvm22SIScheduleBlockCreator12colorExportsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1169' u='c' c='_ZN4llvm22SIScheduleBlockCreator12colorExportsEv'/>
