Generating HDL for page 13.72.03.1 E CH FILE CONTROLS at 8/15/2020 2:23:15 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_72_03_1_E_CH_FILE_CONTROLS_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 3F
Found combinatorial loop (need D FF) at output of gate at 2F
Removed 1 outputs from Dot Function at 1F to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1A14
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of PS_E_CH_SELECT_UNIT_F,MS_E_CH_UNIT_NUMBER_3,PS_E_CH_OUTPUT_MODE
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of PS_WR_INHIBIT_STAR_7631_STAR_E_CH,OUT_DOT_1F
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of PS_E_CH_STATUS_SAMPLE_B_DELAY,MS_E_CH_UNIT_NUMBER_4,MS_E_CH_CHECK
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_P
	and inputs of OUT_DOT_3B
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_E
	and inputs of PS_PERCENT_OR_COML_AT,PS_FILE_OP,PS_E_CH_UNIT_NUMBER_3
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_C
	and inputs of PS_PERCENT_OR_COML_AT,PS_FILE_OP,PS_I_RING_6_TIME
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_P
	and inputs of PS_I_RING_6_TIME,PS_LOGIC_GATE_C_1
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of MS_E_CH_UNIT_NUMBER_3,OUT_2G_L
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_A
	and inputs of OUT_DOT_2C
	and logic function of EQUAL
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of MS_E_CH_CONDITION,MS_E_CH_WRONG_LENGTH_RECORD,OUT_DOT_1F
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_E
	and inputs of PS_PERCENT_OR_COML_AT,MS_E_CH_UNIT_NUMBER_3,OUT_2F_K
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_D_Latch, OUT_3F_D_Latch
	and inputs of OUT_DOT_5D,MS_COMPUTER_RESET_1,OUT_2F_K
	and logic function of NAND
Generating Statement for block at 2F with *latched* output pin(s) of OUT_2F_K_Latch, OUT_2F_K_Latch
	and inputs of OUT_3F_D,OUT_DOT_3B
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_D
	and inputs of MS_E_CH_END_OF_2ND_ADDR_TRF
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_P
	and inputs of MS_E_CH_NO_TRANSFER_LATCH
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_L, OUT_2G_L, OUT_2G_L
	and inputs of OUT_3F_D
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_B
	and inputs of MS_E_CH_1ST_ADDR_TRANSFER
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_E
	and inputs of OUT_2G_L
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_E
	and logic function of Lamp
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of MS_E_CH_2ND_ADDR_TRF
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_R
	and inputs of OUT_DOT_4I
	and logic function of NOT
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B, OUT_DOT_3B
	and inputs of OUT_3A_C,OUT_4B_C,OUT_3B_C,OUT_4E_C,OUT_4G_P
	and logic function of OR
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_2C_C,OUT_2D_C
	and logic function of OR
Generating Statement for block at 1F with output pin(s) of OUT_DOT_1F, OUT_DOT_1F, OUT_DOT_1F
	and inputs of OUT_1F_D,OUT_2I_R
	and logic function of OR
Generating Statement for block at 5D with output pin(s) of OUT_DOT_5D
	and inputs of OUT_5C_E,OUT_5D_P
	and logic function of OR
Generating Statement for block at 4I with output pin(s) of OUT_DOT_4I
	and inputs of OUT_4H_B,OUT_4I_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E_CH_NO_TRF_STAR_7631_INHIBIT
	from gate output OUT_2B_P
Generating output sheet edge signal assignment to 
	signal MC_E_CH_RBCI_RESET_1405
	from gate output OUT_1D_A
Generating output sheet edge signal assignment to 
	signal MS_E_CH_SELECT_AND_R_B_C_ON
	from gate output OUT_1E_E
Generating output sheet edge signal assignment to 
	signal MS_E_CH_R_DOT_B_DOT_C_DOT_I_DOT_ON
	from gate output OUT_2G_L
Generating output sheet edge signal assignment to 
	signal MS_E_CH_FILE_ADDR_TRANSFER
	from gate output OUT_DOT_1F
Generating D Flip Flop for block at 3F
Generating D Flip Flop for block at 2F
