
*** Running vivado
    with args -log Top_Level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Level.tcl -notrace


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1485.199 ; gain = 10.930 ; free physical = 1827 ; free virtual = 31787
Command: link_design -top Top_Level -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1849.605 ; gain = 0.000 ; free physical = 1458 ; free virtual = 31419
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/constrs_1/new/top_level.xdc]
Finished Parsing XDC File [/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/constrs_1/new/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.102 ; gain = 0.000 ; free physical = 1348 ; free virtual = 31308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2165.914 ; gain = 83.809 ; free physical = 1331 ; free virtual = 31291

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ef874b06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2665.773 ; gain = 499.859 ; free physical = 890 ; free virtual = 30850

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ef874b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ef874b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536
Phase 1 Initialization | Checksum: 1ef874b06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ef874b06

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ef874b06

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ef874b06

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ef874b06

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536
Retarget | Checksum: 1ef874b06
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d621de20

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536
Constant propagation | Checksum: 1d621de20
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2ba213fe8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2972.578 ; gain = 0.000 ; free physical = 576 ; free virtual = 30536
Sweep | Checksum: 2ba213fe8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2ba213fe8

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 576 ; free virtual = 30536
BUFG optimization | Checksum: 2ba213fe8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2ba213fe8

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 576 ; free virtual = 30536
Shift Register Optimization | Checksum: 2ba213fe8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2ba213fe8

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 576 ; free virtual = 30536
Post Processing Netlist | Checksum: 2ba213fe8
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 571 ; free virtual = 30531

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.594 ; gain = 0.000 ; free physical = 571 ; free virtual = 30531
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 571 ; free virtual = 30531
Phase 9 Finalization | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 571 ; free virtual = 30531
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3004.594 ; gain = 32.016 ; free physical = 571 ; free virtual = 30531
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.594 ; gain = 0.000 ; free physical = 571 ; free virtual = 30531

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 471 ; free virtual = 30431
Ending Power Optimization Task | Checksum: 1ecb935e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3235.562 ; gain = 230.969 ; free physical = 471 ; free virtual = 30431

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 471 ; free virtual = 30431

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 471 ; free virtual = 30431
Ending Netlist Obfuscation Task | Checksum: 1ecb935e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 471 ; free virtual = 30431
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3235.562 ; gain = 1153.457 ; free physical = 471 ; free virtual = 30431
INFO: [runtcl-4] Executing : report_drc -file Top_Level_drc_opted.rpt -pb Top_Level_drc_opted.pb -rpx Top_Level_drc_opted.rpx
Command: report_drc -file Top_Level_drc_opted.rpt -pb Top_Level_drc_opted.pb -rpx Top_Level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30414
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30414
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30414
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30414
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30414
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30415
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 454 ; free virtual = 30415
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 451 ; free virtual = 30412
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f68a172

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 451 ; free virtual = 30412
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 451 ; free virtual = 30412

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e13639ba

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 436 ; free virtual = 30397

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d89ea2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 446 ; free virtual = 30407

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d89ea2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 446 ; free virtual = 30407
Phase 1 Placer Initialization | Checksum: 11d89ea2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 446 ; free virtual = 30407

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1af625da8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 461 ; free virtual = 30422

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eec8d799

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30417

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eec8d799

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30417

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 281283f13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 22 LUTNM shape to break, 32 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 12, two critical 10, total 22, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 22 LUTs, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           22  |              9  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           22  |              9  |                    31  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cc276c28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425
Phase 2.4 Global Placement Core | Checksum: 1b4630808

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425
Phase 2 Global Placement | Checksum: 1b4630808

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e38d1ee8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c7a45993

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c34d5b23

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1b5c718

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 464 ; free virtual = 30425

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20ad5d930

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 463 ; free virtual = 30424

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a3ad8ee0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 460 ; free virtual = 30421

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 189a9fad8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 460 ; free virtual = 30421

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dc9594fc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 460 ; free virtual = 30421

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bb04f171

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 453 ; free virtual = 30414
Phase 3 Detail Placement | Checksum: 1bb04f171

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 453 ; free virtual = 30414

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 160de59ab

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.400 | TNS=-3.740 |
Phase 1 Physical Synthesis Initialization | Checksum: 219646fc6

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 452 ; free virtual = 30413
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 219646fc6

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 452 ; free virtual = 30413
Phase 4.1.1.1 BUFG Insertion | Checksum: 160de59ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 452 ; free virtual = 30413

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.075. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: a98aacf5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414
Phase 4.1 Post Commit Optimization | Checksum: a98aacf5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a98aacf5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: a98aacf5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414
Phase 4.3 Placer Reporting | Checksum: a98aacf5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9385ecb2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414
Ending Placer Task | Checksum: 4ee2ad7e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 456 ; free virtual = 30414
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 457 ; free virtual = 30414
INFO: [runtcl-4] Executing : report_io -file Top_Level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 451 ; free virtual = 30409
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_placed.rpt -pb Top_Level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 441 ; free virtual = 30399
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 441 ; free virtual = 30399
Wrote PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30398
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30398
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30399
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30399
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30399
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 30399
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 436 ; free virtual = 30395
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 436 ; free virtual = 30395
Wrote PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30394
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30394
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30394
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30394
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30395
Write Physdb Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 431 ; free virtual = 30395
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c085240 ConstDB: 0 ShapeSum: 42da5b3e RouteDB: 0
Post Restoration Checksum: NetGraph: 1b967e36 | NumContArr: ac65910 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1abaecc80

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 317 ; free virtual = 30278

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1abaecc80

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 317 ; free virtual = 30278

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1abaecc80

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 317 ; free virtual = 30278
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27713f695

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 279 ; free virtual = 30239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=-0.092 | THS=-18.166|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00921611 %
  Global Horizontal Routing Utilization  = 0.00583164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2941
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2932
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 45

Phase 2 Router Initialization | Checksum: 258e5fa6f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 272 ; free virtual = 30232

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 258e5fa6f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 272 ; free virtual = 30232

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23ff11418

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 272 ; free virtual = 30232
Phase 3 Initial Routing | Checksum: 23ff11418

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 272 ; free virtual = 30232

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 914
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.387 | TNS=-12.359| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25f989ac2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 279 ; free virtual = 30239

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.583 | TNS=-15.704| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 209eb3e59

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30247
Phase 4 Rip-up And Reroute | Checksum: 209eb3e59

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30247

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24b59b0b4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.373 | TNS=-2.769 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22517052d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22517052d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247
Phase 5 Delay and Skew Optimization | Checksum: 22517052d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28827160e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.272 | TNS=-2.577 | WHS=0.191  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28827160e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247
Phase 6 Post Hold Fix | Checksum: 28827160e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.898312 %
  Global Horizontal Routing Utilization  = 1.07784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 28827160e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28827160e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 286 ; free virtual = 30247

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ab065d91

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30248

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.272 | TNS=-2.577 | WHS=0.191  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2ab065d91

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30248
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 5da7cf19

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30248
Ending Routing Task | Checksum: 5da7cf19

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30248

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 3235.562 ; gain = 0.000 ; free physical = 287 ; free virtual = 30248
INFO: [runtcl-4] Executing : report_drc -file Top_Level_drc_routed.rpt -pb Top_Level_drc_routed.pb -rpx Top_Level_drc_routed.rpx
Command: report_drc -file Top_Level_drc_routed.rpt -pb Top_Level_drc_routed.pb -rpx Top_Level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
Command: report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Level_power_routed.rpt -pb Top_Level_power_summary_routed.pb -rpx Top_Level_power_routed.rpx
Command: report_power -file Top_Level_power_routed.rpt -pb Top_Level_power_summary_routed.pb -rpx Top_Level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Level_route_status.rpt -pb Top_Level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Level_bus_skew_routed.rpt -pb Top_Level_bus_skew_routed.pb -rpx Top_Level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 252 ; free virtual = 30215
Wrote PlaceDB: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 252 ; free virtual = 30218
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 252 ; free virtual = 30219
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 251 ; free virtual = 30217
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 251 ; free virtual = 30218
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 249 ; free virtual = 30216
Write Physdb Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3324.711 ; gain = 0.000 ; free physical = 249 ; free virtual = 30216
INFO: [Common 17-1381] The checkpoint '/home/edvinest/University/Architektura/proc_terv/proc_terv.runs/impl_1/Top_Level_routed.dcp' has been generated.
Command: write_bitstream -force Top_Level.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_0[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/Instr_code_reg[5]_i_2/O, cell processzor/PFC_inst/Instr_code_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_1[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/KK_const_reg[7]_i_2/O, cell processzor/PFC_inst/KK_const_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_2[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/Branch_Addr_reg[11]_i_2/O, cell processzor/PFC_inst/Branch_Addr_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_3[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/PortID_dir_reg[7]_i_2/O, cell processzor/PFC_inst/PortID_dir_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_4[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/DMemAddr_dir_reg[5]_i_2/O, cell processzor/PFC_inst/DMemAddr_dir_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_5[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/Sy_Addr_reg[3]_i_2/O, cell processzor/PFC_inst/Sy_Addr_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net processzor/PFC_inst/phasenum_reg[1]_6[0] is a gated clock net sourced by a combinational pin processzor/PFC_inst/Sx_Addr_reg[3]_i_2/O, cell processzor/PFC_inst/Sx_Addr_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[10] (net: mem/Q[6]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[11] (net: mem/Q[7]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12] (net: mem/Q[8]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13] (net: mem/Q[9]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[14] (net: mem/Q[10]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[4] (net: mem/Q[0]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[5] (net: mem/Q[1]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[6] (net: mem/Q[2]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[7] (net: mem/Q[3]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[8] (net: mem/Q[4]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram_2k_generate.akv7.kcpsm6_rom has an input control pin mem/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[9] (net: mem/Q[5]) which is driven by a register (processzor/PFC_inst/programflowcontrol.programcounter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_Level.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3562.496 ; gain = 237.785 ; free physical = 132 ; free virtual = 29916
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 17:43:12 2024...
