{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2009 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2009 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 14:06:28 2014 " "Info: Processing started: Mon Jul 21 14:06:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map flow --source=flow_logic.edf --family=CycloneII " "Info: Command: quartus_map flow --source=flow_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flow_logic.edf 16 16 " "Info: Found 16 design units, including 16 entities, in source file flow_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_11_0 " "Info: Found entity 1: add_11_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 800 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add_11_1 " "Info: Found entity 2: add_11_1" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 1051 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add_8_0 " "Info: Found entity 3: add_8_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 1302 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 add_8_1 " "Info: Found entity 4: add_8_1" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 1722 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 add_8_2 " "Info: Found entity 5: add_8_2" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 2632 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 add_9_0 " "Info: Found entity 6: add_9_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 1503 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 add_9_1 " "Info: Found entity 7: add_9_1" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 1923 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 add_9_2 " "Info: Found entity 8: add_9_2" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 2833 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 gt_12_0 " "Info: Found entity 9: gt_12_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 342 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 gt_12_1 " "Info: Found entity 10: gt_12_1" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 571 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sub_10_0 " "Info: Found entity 11: sub_10_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 2142 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sub_10_1 " "Info: Found entity 12: sub_10_1" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 2387 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sub_10_2 " "Info: Found entity 13: sub_10_2" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3028 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 sub_10_3 " "Info: Found entity 14: sub_10_3" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3270 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 sub_12_0 " "Info: Found entity 15: sub_12_0" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 71 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 flow " "Info: Found entity 16: flow" {  } { { "flow_logic.edf" "" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3515 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "flow " "Info: Elaborating entity \"flow\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_12_0 gt_12_0:ix32403z30872 " "Info: Elaborating entity \"gt_12_0\" for hierarchy \"gt_12_0:ix32403z30872\"" {  } { { "flow_logic.edf" "ix32403z30872" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3554 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gt_12_1 gt_12_1:ix45188z30868 " "Info: Elaborating entity \"gt_12_1\" for hierarchy \"gt_12_1:ix45188z30868\"" {  } { { "flow_logic.edf" "ix45188z30868" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3555 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_11_1 add_11_1:ix47840z52631 " "Info: Elaborating entity \"add_11_1\" for hierarchy \"add_11_1:ix47840z52631\"" {  } { { "flow_logic.edf" "ix47840z52631" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3557 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_11_0 add_11_0:ix52975z52630 " "Info: Elaborating entity \"add_11_0\" for hierarchy \"add_11_0:ix52975z52630\"" {  } { { "flow_logic.edf" "ix52975z52630" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3556 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_0 add_8_0:p11_add8_0i1 " "Info: Elaborating entity \"add_8_0\" for hierarchy \"add_8_0:p11_add8_0i1\"" {  } { { "flow_logic.edf" "p11_add8_0i1" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3558 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_0 add_9_0:p11_add9_1 " "Info: Elaborating entity \"add_9_0\" for hierarchy \"add_9_0:p11_add9_1\"" {  } { { "flow_logic.edf" "p11_add9_1" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3559 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_1 add_8_1:p12_add8_0i2 " "Info: Elaborating entity \"add_8_1\" for hierarchy \"add_8_1:p12_add8_0i2\"" {  } { { "flow_logic.edf" "p12_add8_0i2" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3560 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_1 add_9_1:p12_add9_2 " "Info: Elaborating entity \"add_9_1\" for hierarchy \"add_9_1:p12_add9_2\"" {  } { { "flow_logic.edf" "p12_add9_2" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3561 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_2 add_8_2:p13_add8_0i3 " "Info: Elaborating entity \"add_8_2\" for hierarchy \"add_8_2:p13_add8_0i3\"" {  } { { "flow_logic.edf" "p13_add8_0i3" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3564 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_2 add_9_2:p13_add9_3 " "Info: Elaborating entity \"add_9_2\" for hierarchy \"add_9_2:p13_add9_3\"" {  } { { "flow_logic.edf" "p13_add9_3" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3565 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_0 sub_10_0:p21_sub10_3i3 " "Info: Elaborating entity \"sub_10_0\" for hierarchy \"sub_10_0:p21_sub10_3i3\"" {  } { { "flow_logic.edf" "p21_sub10_3i3" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3562 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_2 sub_10_2:p21_sub11_3i1 " "Info: Elaborating entity \"sub_10_2\" for hierarchy \"sub_10_2:p21_sub11_3i1\"" {  } { { "flow_logic.edf" "p21_sub11_3i1" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3566 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_1 sub_10_1:p22_sub10_3i4 " "Info: Elaborating entity \"sub_10_1\" for hierarchy \"sub_10_1:p22_sub10_3i4\"" {  } { { "flow_logic.edf" "p22_sub10_3i4" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3563 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_3 sub_10_3:p22_sub11_3i2 " "Info: Elaborating entity \"sub_10_3\" for hierarchy \"sub_10_3:p22_sub11_3i2\"" {  } { { "flow_logic.edf" "p22_sub11_3i2" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3567 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_12_0 sub_12_0:p4s_sub12_0 " "Info: Elaborating entity \"sub_12_0\" for hierarchy \"sub_12_0:p4s_sub12_0\"" {  } { { "flow_logic.edf" "p4s_sub12_0" { Text "/home/gm2kerr/ece327/project/Kirsch-Edge-Detector/uw_tmp/flow_logic.edf" 3553 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "77 " "Info: Implemented 77 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Info: Implemented 264 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 14:06:29 2014 " "Info: Processing ended: Mon Jul 21 14:06:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
