LIBRARY IEEE;
USE ieee.std_logic_1164.all;

ENTITY FullAdder IS
 GENERIC ( DATA_WIDTH : Integer := 8);
 PORT (
	A,B : in STD_LOGIC_VECTOR ( DATA_WIDTH - 1 downto 0);
	Dout : out STD_LOGIC_VECTOR ( DATA_WIDTH - 1 downto 0);
	Cout : out  STD_LOGIC;
	Tempt : BUFFER STD_LOGIC_VECTOR ( DATA_WIDTH - 1 downto 0)
 );
END FullAdder;

ARCHITECTURE RTL OF FullAdder IS
COMPONENT Adder
PORT ( A,B,Cin: IN STD_LOGIC;
       Cout,Dout : OUT STD_LOGIC ) ;
END COMPONENT ;
BEGIN
	stage0: Adder PORT MAP(A(0),B(0),0,Tempt(0),Dout(0));
	stage1: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
	stage2: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
	stage3: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
	stage4: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
	stage5: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
	stage6: Adder PORT MAP(A(1),B(1),Tempt(0),Tempt(1),Dout(0));
END RTL;
 