Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 23 18:30:43 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 109 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.144        0.000                      0                  232        0.051        0.000                      0                  232        2.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 40.000}       80.000          12.500          
  clkfbout_clk_wiz_0_1  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         96.144        0.000                      0                  224        0.172        0.000                      0                  224       49.500        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       76.155        0.000                      0                  224        0.172        0.000                      0                  224       39.500        0.000                       0                   111  
  clkfbout_clk_wiz_0_1                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.144        0.000                      0                  224        0.051        0.000                      0                  224  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.144        0.000                      0                  224        0.051        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         97.387        0.000                      0                    8        0.576        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         17.387        0.000                      0                    8        0.455        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       17.387        0.000                      0                    8        0.455        0.000                      0                    8  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       77.398        0.000                      0                    8        0.576        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.144ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.873%)  route 2.957ns (78.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     1.519 r  Simon_DUT/INST_IS_REG/current_state[2]_i_7/O
                         net (fo=1, routed)           0.814     2.332    Simon_DUT/INST_IS_REG/current_state[2]_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.456 r  Simon_DUT/INST_IS_REG/current_state[2]_i_4/O
                         net (fo=1, routed)           0.586     3.043    Simon_DUT/INST_IS_REG/current_state[2]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     3.167 r  Simon_DUT/INST_IS_REG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.167    Simon_DUT_n_1
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077    99.311    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         99.311    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 96.144    

Slack (MET) :             96.187ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.934ns (25.262%)  route 2.763ns (74.738%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.206     2.751    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.328     3.079 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000     3.079    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    99.266    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 96.187    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158     2.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328     3.031 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.031    Simon_DUT/INST_Ki3/D[1]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.029    99.224    Simon_DUT/INST_Ki3/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.195ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158     2.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328     3.031 r  Simon_DUT/INST_Ki2_Ki1/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.031    Simon_DUT/INST_Ki3/D[3]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    99.226    Simon_DUT/INST_Ki3/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.226    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 96.195    

Slack (MET) :             96.218ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.934ns (25.465%)  route 2.734ns (74.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.176     2.721    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.328     3.049 r  Simon_DUT/INST_IS_REG/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.049    Simon_DUT/INST_IS_REG/p_0_in[4]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.032    99.267    Simon_DUT/INST_IS_REG/temp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         99.267    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                 96.218    

Slack (MET) :             96.219ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.934ns (25.479%)  route 2.732ns (74.521%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.174     2.719    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.328     3.047 r  Simon_DUT/INST_IS_REG/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.047    Simon_DUT/INST_IS_REG/p_0_in[3]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    99.266    Simon_DUT/INST_IS_REG/temp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 96.219    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.934ns (26.246%)  route 2.625ns (73.754%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.067     2.612    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.940 r  Simon_DUT/INST_Ki2_Ki1/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     2.940    Simon_DUT/INST_Ki3/D[4]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    99.224    Simon_DUT/INST_Ki3/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.306ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.934ns (26.048%)  route 2.652ns (73.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.094     2.639    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.328     2.967 r  Simon_DUT/INST_IS_REG/temp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.967    Simon_DUT/INST_IS_REG/p_0_in[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                         clock pessimism              0.588    99.317    
                         clock uncertainty           -0.121    99.196    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    99.273    Simon_DUT/INST_IS_REG/temp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         99.273    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 96.306    

Slack (MET) :             96.556ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.934ns (28.058%)  route 2.395ns (71.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.837     2.382    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.328     2.710 r  Simon_DUT/INST_IS_REG/temp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.710    Simon_DUT/INST_IS_REG/p_0_in[9]
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.032    99.266    Simon_DUT/INST_IS_REG/temp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 96.556    

Slack (MET) :             96.560ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.934ns (28.117%)  route 2.388ns (71.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.830     2.375    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.328     2.703 r  Simon_DUT/INST_IS_REG/temp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.703    Simon_DUT/INST_IS_REG/p_0_in[15]
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029    99.263    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 96.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.068    -0.243    Simon_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.060    -0.415    Simon_DUT/INST_IS_REG/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki3/Q_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.207    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[6]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/C
                         clock pessimism              0.248    -0.460    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.078    -0.382    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.677%)  route 0.106ns (36.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki0/Q_reg[7]/Q
                         net (fo=2, routed)           0.106    -0.228    Simon_DUT/INST_Ki2_Ki1/Q[7]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Simon_DUT/INST_Ki2_Ki1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Simon_DUT/INST_Ki3/key_schedule_out[5]
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092    -0.367    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.888%)  route 0.125ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki0/Q_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.208    Simon_DUT/INST_Ki2_Ki1/Q[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  Simon_DUT/INST_Ki2_Ki1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Simon_DUT/INST_Ki3/key_schedule_out[1]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.348    Simon_DUT/INST_Ki3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.220    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[10]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.070    -0.405    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/Q
                         net (fo=3, routed)           0.136    -0.199    Simon_DUT/INST_Ki0/temp_reg_reg[31][12]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/C
                         clock pessimism              0.245    -0.463    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.388    Simon_DUT/INST_Ki0/Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.219    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[9]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.066    -0.409    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki3/Q_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.198    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[11]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092    -0.345    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.712%)  route 0.136ns (42.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/Q
                         net (fo=3, routed)           0.136    -0.196    Simon_DUT/INST_Ki2_Ki1/Q_reg[15][1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.151 r  Simon_DUT/INST_Ki2_Ki1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Simon_DUT/INST_Ki3/key_schedule_out[0]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.348    Simon_DUT/INST_Ki3/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.280    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[8]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)        -0.006    -0.479    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clock_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y57     Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y58     Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y57     Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clock_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.155ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.873%)  route 2.957ns (78.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124     1.519 r  Simon_DUT/INST_IS_REG/current_state[2]_i_7/O
                         net (fo=1, routed)           0.814     2.332    Simon_DUT/INST_IS_REG/current_state[2]_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.456 r  Simon_DUT/INST_IS_REG/current_state[2]_i_4/O
                         net (fo=1, routed)           0.586     3.043    Simon_DUT/INST_IS_REG/current_state[2]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     3.167 r  Simon_DUT/INST_IS_REG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.167    Simon_DUT_n_1
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.626    79.355    
                         clock uncertainty           -0.111    79.245    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077    79.322    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         79.322    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 76.155    

Slack (MET) :             76.198ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.934ns (25.262%)  route 2.763ns (74.738%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.206     2.751    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.328     3.079 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000     3.079    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    79.277    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         79.277    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 76.198    

Slack (MET) :             76.204ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 78.729 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158     2.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328     3.031 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.031    Simon_DUT/INST_Ki3/D[1]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    78.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/C
                         clock pessimism              0.588    79.316    
                         clock uncertainty           -0.111    79.206    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.029    79.235    Simon_DUT/INST_Ki3/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         79.235    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 76.204    

Slack (MET) :             76.206ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 78.729 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158     2.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328     3.031 r  Simon_DUT/INST_Ki2_Ki1/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.031    Simon_DUT/INST_Ki3/D[3]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    78.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
                         clock pessimism              0.588    79.316    
                         clock uncertainty           -0.111    79.206    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    79.237    Simon_DUT/INST_Ki3/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         79.237    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                 76.206    

Slack (MET) :             76.229ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.934ns (25.465%)  route 2.734ns (74.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.176     2.721    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.328     3.049 r  Simon_DUT/INST_IS_REG/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.049    Simon_DUT/INST_IS_REG/p_0_in[4]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.032    79.278    Simon_DUT/INST_IS_REG/temp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         79.278    
                         arrival time                          -3.049    
  -------------------------------------------------------------------
                         slack                                 76.229    

Slack (MET) :             76.230ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.934ns (25.479%)  route 2.732ns (74.521%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.174     2.719    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.328     3.047 r  Simon_DUT/INST_IS_REG/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.047    Simon_DUT/INST_IS_REG/p_0_in[3]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    79.277    Simon_DUT/INST_IS_REG/temp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         79.277    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 76.230    

Slack (MET) :             76.295ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.934ns (26.246%)  route 2.625ns (73.754%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 78.729 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.067     2.612    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.328     2.940 r  Simon_DUT/INST_Ki2_Ki1/Q[12]_i_2/O
                         net (fo=1, routed)           0.000     2.940    Simon_DUT/INST_Ki3/D[4]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    78.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/C
                         clock pessimism              0.588    79.316    
                         clock uncertainty           -0.111    79.206    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    79.235    Simon_DUT/INST_Ki3/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         79.235    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                 76.295    

Slack (MET) :             76.317ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.934ns (26.048%)  route 2.652ns (73.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.094     2.639    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.328     2.967 r  Simon_DUT/INST_IS_REG/temp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.967    Simon_DUT/INST_IS_REG/p_0_in[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                         clock pessimism              0.588    79.317    
                         clock uncertainty           -0.111    79.207    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    79.284    Simon_DUT/INST_IS_REG/temp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         79.284    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 76.317    

Slack (MET) :             76.567ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.934ns (28.058%)  route 2.395ns (71.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.837     2.382    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.328     2.710 r  Simon_DUT/INST_IS_REG/temp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.710    Simon_DUT/INST_IS_REG/p_0_in[9]
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/C
                         clock pessimism              0.626    79.355    
                         clock uncertainty           -0.111    79.245    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.032    79.277    Simon_DUT/INST_IS_REG/temp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         79.277    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 76.567    

Slack (MET) :             76.571ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.934ns (28.117%)  route 2.388ns (71.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    -0.619    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557     1.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150     1.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.830     2.375    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.328     2.703 r  Simon_DUT/INST_IS_REG/temp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.703    Simon_DUT/INST_IS_REG/p_0_in[15]
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.626    79.355    
                         clock uncertainty           -0.111    79.245    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029    79.274    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         79.274    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                 76.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.068    -0.243    Simon_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.060    -0.415    Simon_DUT/INST_IS_REG/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki3/Q_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.207    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[6]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/C
                         clock pessimism              0.248    -0.460    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.078    -0.382    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.677%)  route 0.106ns (36.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki0/Q_reg[7]/Q
                         net (fo=2, routed)           0.106    -0.228    Simon_DUT/INST_Ki2_Ki1/Q[7]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Simon_DUT/INST_Ki2_Ki1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Simon_DUT/INST_Ki3/key_schedule_out[5]
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.248    -0.459    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092    -0.367    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.888%)  route 0.125ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki0/Q_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.208    Simon_DUT/INST_Ki2_Ki1/Q[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  Simon_DUT/INST_Ki2_Ki1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Simon_DUT/INST_Ki3/key_schedule_out[1]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.348    Simon_DUT/INST_Ki3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.220    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[10]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.070    -0.405    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/Q
                         net (fo=3, routed)           0.136    -0.199    Simon_DUT/INST_Ki0/temp_reg_reg[31][12]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/C
                         clock pessimism              0.245    -0.463    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.388    Simon_DUT/INST_Ki0/Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.219    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[9]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.066    -0.409    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki3/Q_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.198    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[11]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092    -0.345    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.712%)  route 0.136ns (42.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/Q
                         net (fo=3, routed)           0.136    -0.196    Simon_DUT/INST_Ki2_Ki1/Q_reg[15][1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.151 r  Simon_DUT/INST_Ki2_Ki1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Simon_DUT/INST_Ki3/key_schedule_out[0]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/C
                         clock pessimism              0.268    -0.440    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.348    Simon_DUT/INST_Ki3/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.280    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[8]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)        -0.006    -0.479    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   clock_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X38Y57     Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X41Y58     Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X41Y57     Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X42Y56     INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X40Y55     Simon_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y55     Simon_DUT/INST_IS_REG/temp_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y56     Simon_DUT/INST_IS_REG/temp_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { clock_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17   clock_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  clock_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.144ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.873%)  route 2.957ns (78.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 f  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124    81.519 r  Simon_DUT/INST_IS_REG/current_state[2]_i_7/O
                         net (fo=1, routed)           0.814    82.332    Simon_DUT/INST_IS_REG/current_state[2]_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124    82.456 r  Simon_DUT/INST_IS_REG/current_state[2]_i_4/O
                         net (fo=1, routed)           0.586    83.043    Simon_DUT/INST_IS_REG/current_state[2]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124    83.167 r  Simon_DUT/INST_IS_REG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    83.167    Simon_DUT_n_1
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077    99.311    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         99.311    
                         arrival time                         -83.167    
  -------------------------------------------------------------------
                         slack                                 16.144    

Slack (MET) :             16.187ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.697ns  (logic 0.934ns (25.262%)  route 2.763ns (74.738%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.206    82.751    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.328    83.079 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    83.079    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    99.266    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                         -83.079    
  -------------------------------------------------------------------
                         slack                                 16.187    

Slack (MET) :             16.193ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158    82.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328    83.031 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000    83.031    Simon_DUT/INST_Ki3/D[1]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.029    99.224    Simon_DUT/INST_Ki3/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                         -83.031    
  -------------------------------------------------------------------
                         slack                                 16.193    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158    82.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328    83.031 r  Simon_DUT/INST_Ki2_Ki1/Q[11]_i_1/O
                         net (fo=1, routed)           0.000    83.031    Simon_DUT/INST_Ki3/D[3]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    99.226    Simon_DUT/INST_Ki3/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         99.226    
                         arrival time                         -83.031    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.668ns  (logic 0.934ns (25.465%)  route 2.734ns (74.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.176    82.721    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.328    83.049 r  Simon_DUT/INST_IS_REG/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    83.049    Simon_DUT/INST_IS_REG/p_0_in[4]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.032    99.267    Simon_DUT/INST_IS_REG/temp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         99.267    
                         arrival time                         -83.049    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.666ns  (logic 0.934ns (25.479%)  route 2.732ns (74.521%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.174    82.719    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.328    83.047 r  Simon_DUT/INST_IS_REG/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    83.047    Simon_DUT/INST_IS_REG/p_0_in[3]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031    99.266    Simon_DUT/INST_IS_REG/temp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                         -83.047    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.284ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.559ns  (logic 0.934ns (26.246%)  route 2.625ns (73.754%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 98.729 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.067    82.612    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.328    82.940 r  Simon_DUT/INST_Ki2_Ki1/Q[12]_i_2/O
                         net (fo=1, routed)           0.000    82.940    Simon_DUT/INST_Ki3/D[4]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561    98.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/C
                         clock pessimism              0.588    99.316    
                         clock uncertainty           -0.121    99.195    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    99.224    Simon_DUT/INST_Ki3/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         99.224    
                         arrival time                         -82.940    
  -------------------------------------------------------------------
                         slack                                 16.284    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.586ns  (logic 0.934ns (26.048%)  route 2.652ns (73.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.094    82.639    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.328    82.967 r  Simon_DUT/INST_IS_REG/temp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    82.967    Simon_DUT/INST_IS_REG/p_0_in[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                         clock pessimism              0.588    99.317    
                         clock uncertainty           -0.121    99.196    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    99.273    Simon_DUT/INST_IS_REG/temp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         99.273    
                         arrival time                         -82.967    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.329ns  (logic 0.934ns (28.058%)  route 2.395ns (71.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.837    82.382    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.328    82.710 r  Simon_DUT/INST_IS_REG/temp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    82.710    Simon_DUT/INST_IS_REG/p_0_in[9]
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.032    99.266    Simon_DUT/INST_IS_REG/temp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         99.266    
                         arrival time                         -82.710    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        3.322ns  (logic 0.934ns (28.117%)  route 2.388ns (71.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 79.381 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740    79.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    79.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557    81.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150    81.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.830    82.375    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.328    82.703 r  Simon_DUT/INST_IS_REG/temp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    82.703    Simon_DUT/INST_IS_REG/p_0_in[15]
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.626    99.355    
                         clock uncertainty           -0.121    99.234    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029    99.263    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         99.263    
                         arrival time                         -82.703    
  -------------------------------------------------------------------
                         slack                                 16.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.068    -0.243    Simon_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.060    -0.293    Simon_DUT/INST_IS_REG/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki3/Q_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.207    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[6]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/C
                         clock pessimism              0.248    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.078    -0.260    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.677%)  route 0.106ns (36.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki0/Q_reg[7]/Q
                         net (fo=2, routed)           0.106    -0.228    Simon_DUT/INST_Ki2_Ki1/Q[7]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Simon_DUT/INST_Ki2_Ki1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Simon_DUT/INST_Ki3/key_schedule_out[5]
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.121    -0.337    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092    -0.245    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.888%)  route 0.125ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki0/Q_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.208    Simon_DUT/INST_Ki2_Ki1/Q[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  Simon_DUT/INST_Ki2_Ki1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Simon_DUT/INST_Ki3/key_schedule_out[1]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.121    -0.318    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.226    Simon_DUT/INST_Ki3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.220    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[10]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.070    -0.283    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/Q
                         net (fo=3, routed)           0.136    -0.199    Simon_DUT/INST_Ki0/temp_reg_reg[31][12]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.121    -0.341    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.266    Simon_DUT/INST_Ki0/Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.219    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[9]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.066    -0.287    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki3/Q_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.198    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[11]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092    -0.223    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.712%)  route 0.136ns (42.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/Q
                         net (fo=3, routed)           0.136    -0.196    Simon_DUT/INST_Ki2_Ki1/Q_reg[15][1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.151 r  Simon_DUT/INST_Ki2_Ki1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Simon_DUT/INST_Ki3/key_schedule_out[0]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.121    -0.318    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.226    Simon_DUT/INST_Ki3/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.280    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[8]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.473    
                         clock uncertainty            0.121    -0.351    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)        -0.006    -0.357    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.144ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.785ns  (logic 0.828ns (21.873%)  route 2.957ns (78.127%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 f  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124   301.519 r  Simon_DUT/INST_IS_REG/current_state[2]_i_7/O
                         net (fo=1, routed)           0.814   302.332    Simon_DUT/INST_IS_REG/current_state[2]_i_7_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124   302.456 r  Simon_DUT/INST_IS_REG/current_state[2]_i_4/O
                         net (fo=1, routed)           0.586   303.043    Simon_DUT/INST_IS_REG/current_state[2]_i_4_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124   303.167 r  Simon_DUT/INST_IS_REG/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000   303.167    Simon_DUT_n_1
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
                         clock pessimism              0.626   319.355    
                         clock uncertainty           -0.121   319.234    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.077   319.311    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        319.311    
                         arrival time                        -303.167    
  -------------------------------------------------------------------
                         slack                                 16.144    

Slack (MET) :             16.187ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.697ns  (logic 0.934ns (25.262%)  route 2.763ns (74.738%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.206   302.751    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.328   303.079 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000   303.079    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031   319.266    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                        319.266    
                         arrival time                        -303.079    
  -------------------------------------------------------------------
                         slack                                 16.187    

Slack (MET) :             16.193ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 318.729 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158   302.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328   303.031 r  Simon_DUT/INST_Ki2_Ki1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000   303.031    Simon_DUT/INST_Ki3/D[1]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561   318.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[4]/C
                         clock pessimism              0.588   319.316    
                         clock uncertainty           -0.121   319.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.029   319.224    Simon_DUT/INST_Ki3/Q_reg[4]
  -------------------------------------------------------------------
                         required time                        319.224    
                         arrival time                        -303.031    
  -------------------------------------------------------------------
                         slack                                 16.193    

Slack (MET) :             16.195ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.650ns  (logic 0.934ns (25.592%)  route 2.716ns (74.408%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 318.729 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.158   302.703    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.328   303.031 r  Simon_DUT/INST_Ki2_Ki1/Q[11]_i_1/O
                         net (fo=1, routed)           0.000   303.031    Simon_DUT/INST_Ki3/D[3]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561   318.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
                         clock pessimism              0.588   319.316    
                         clock uncertainty           -0.121   319.195    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031   319.226    Simon_DUT/INST_Ki3/Q_reg[11]
  -------------------------------------------------------------------
                         required time                        319.226    
                         arrival time                        -303.031    
  -------------------------------------------------------------------
                         slack                                 16.195    

Slack (MET) :             16.218ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.668ns  (logic 0.934ns (25.465%)  route 2.734ns (74.535%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.176   302.721    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I2_O)        0.328   303.049 r  Simon_DUT/INST_IS_REG/temp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   303.049    Simon_DUT/INST_IS_REG/p_0_in[4]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[4]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.032   319.267    Simon_DUT/INST_IS_REG/temp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        319.267    
                         arrival time                        -303.049    
  -------------------------------------------------------------------
                         slack                                 16.218    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.666ns  (logic 0.934ns (25.479%)  route 2.732ns (74.521%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.174   302.719    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.328   303.047 r  Simon_DUT/INST_IS_REG/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   303.047    Simon_DUT/INST_IS_REG/p_0_in[3]
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X41Y56         FDRE (Setup_fdre_C_D)        0.031   319.266    Simon_DUT/INST_IS_REG/temp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        319.266    
                         arrival time                        -303.047    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.284ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.559ns  (logic 0.934ns (26.246%)  route 2.625ns (73.754%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 318.729 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.067   302.612    Simon_DUT/INST_Ki2_Ki1/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.328   302.940 r  Simon_DUT/INST_Ki2_Ki1/Q[12]_i_2/O
                         net (fo=1, routed)           0.000   302.940    Simon_DUT/INST_Ki3/D[4]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.561   318.729    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[12]/C
                         clock pessimism              0.588   319.316    
                         clock uncertainty           -0.121   319.195    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029   319.224    Simon_DUT/INST_Ki3/Q_reg[12]
  -------------------------------------------------------------------
                         required time                        319.224    
                         arrival time                        -302.940    
  -------------------------------------------------------------------
                         slack                                 16.284    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.586ns  (logic 0.934ns (26.048%)  route 2.652ns (73.952%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          1.094   302.639    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.328   302.967 r  Simon_DUT/INST_IS_REG/temp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000   302.967    Simon_DUT/INST_IS_REG/p_0_in[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                         clock pessimism              0.588   319.317    
                         clock uncertainty           -0.121   319.196    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077   319.273    Simon_DUT/INST_IS_REG/temp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        319.273    
                         arrival time                        -302.967    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.329ns  (logic 0.934ns (28.058%)  route 2.395ns (71.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.837   302.382    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.328   302.710 r  Simon_DUT/INST_IS_REG/temp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000   302.710    Simon_DUT/INST_IS_REG/p_0_in[9]
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X40Y57         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[9]/C
                         clock pessimism              0.626   319.355    
                         clock uncertainty           -0.121   319.234    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.032   319.266    Simon_DUT/INST_IS_REG/temp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        319.266    
                         arrival time                        -302.710    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        3.322ns  (logic 0.934ns (28.117%)  route 2.388ns (71.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 299.381 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.740   299.381    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456   299.837 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          1.557   301.395    Simon_DUT/INST_IS_REG/out[1]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.150   301.545 f  Simon_DUT/INST_IS_REG/temp_reg[15]_i_2/O
                         net (fo=15, routed)          0.830   302.375    Simon_DUT/INST_IS_REG/temp_reg_reg[8]_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.328   302.703 r  Simon_DUT/INST_IS_REG/temp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000   302.703    Simon_DUT/INST_IS_REG/p_0_in[15]
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X41Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[15]/C
                         clock pessimism              0.626   319.355    
                         clock uncertainty           -0.121   319.234    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029   319.263    Simon_DUT/INST_IS_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        319.263    
                         arrival time                        -302.703    
  -------------------------------------------------------------------
                         slack                                 16.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  Simon_DUT/INST_IS_REG/temp_reg_reg[8]/Q
                         net (fo=4, routed)           0.068    -0.243    Simon_DUT/INST_IS_REG/IS_left_reg_out[8]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_IS_REG/clk_out1
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.060    -0.293    Simon_DUT/INST_IS_REG/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki3/Q_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.207    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[6]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]/C
                         clock pessimism              0.248    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.078    -0.260    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.677%)  route 0.106ns (36.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki0/Q_reg[7]/Q
                         net (fo=2, routed)           0.106    -0.228    Simon_DUT/INST_Ki2_Ki1/Q[7]
    SLICE_X39Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.183 r  Simon_DUT/INST_Ki2_Ki1/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Simon_DUT/INST_Ki3/key_schedule_out[5]
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[7]/C
                         clock pessimism              0.248    -0.459    
                         clock uncertainty            0.121    -0.337    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.092    -0.245    Simon_DUT/INST_Ki3/Q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.888%)  route 0.125ns (40.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki0/Q_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.208    Simon_DUT/INST_Ki2_Ki1/Q[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.045    -0.163 r  Simon_DUT/INST_Ki2_Ki1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Simon_DUT/INST_Ki3/key_schedule_out[1]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[1]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.121    -0.318    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.226    Simon_DUT/INST_Ki3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.220    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[10]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.070    -0.283    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki0/Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[28]/Q
                         net (fo=3, routed)           0.136    -0.199    Simon_DUT/INST_Ki0/temp_reg_reg[31][12]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki0/clk_out1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_Ki0/Q_reg[12]/C
                         clock pessimism              0.245    -0.463    
                         clock uncertainty            0.121    -0.341    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.075    -0.266    Simon_DUT/INST_Ki0/Q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586    -0.475    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.219    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[9]
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]/C
                         clock pessimism              0.232    -0.475    
                         clock uncertainty            0.121    -0.353    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.066    -0.287    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki3/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585    -0.476    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  Simon_DUT/INST_Ki3/Q_reg[11]/Q
                         net (fo=3, routed)           0.137    -0.198    Simon_DUT/INST_Ki2_Ki1/Q_reg[15]_0[11]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.045    -0.153 r  Simon_DUT/INST_Ki2_Ki1/Q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    Simon_DUT/INST_Ki3/D[2]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[8]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.121    -0.315    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092    -0.223    Simon_DUT/INST_Ki3/Q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki3/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.712%)  route 0.136ns (42.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587    -0.474    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y59         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[17]/Q
                         net (fo=3, routed)           0.136    -0.196    Simon_DUT/INST_Ki2_Ki1/Q_reg[15][1]
    SLICE_X39Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.151 r  Simon_DUT/INST_Ki2_Ki1/Q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Simon_DUT/INST_Ki3/key_schedule_out[0]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855    -0.708    Simon_DUT/INST_Ki3/clk_out1
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_Ki3/Q_reg[0]/C
                         clock pessimism              0.268    -0.440    
                         clock uncertainty            0.121    -0.318    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.092    -0.226    Simon_DUT/INST_Ki3/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[8]/Q
                         net (fo=1, routed)           0.065    -0.280    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg_n_0_[8]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    Simon_DUT/INST_Ki2_Ki1/clk_out1
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]/C
                         clock pessimism              0.232    -0.473    
                         clock uncertainty            0.121    -0.351    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)        -0.006    -0.357    Simon_DUT/INST_Ki2_Ki1/temp_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.387ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.361    98.874    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 97.387    

Slack (MET) :             97.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    98.916    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 97.429    

Slack (MET) :             97.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    98.916    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 97.429    

Slack (MET) :             97.433ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    98.828    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 97.433    

Slack (MET) :             97.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 97.477    

Slack (MET) :             97.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 97.477    

Slack (MET) :             97.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDPE (Recov_fdpe_C_PRE)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 97.477    

Slack (MET) :             97.519ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    98.914    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 97.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.510    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 79.380 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    79.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    79.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888    80.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    80.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577    81.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.361    98.874    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         98.874    
                         arrival time                         -81.487    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 79.380 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    79.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    79.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888    80.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    80.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577    81.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    98.916    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -81.487    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 98.731 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 79.380 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    79.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    79.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888    80.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124    80.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577    81.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    98.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.626    99.356    
                         clock uncertainty           -0.121    99.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    98.916    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         98.916    
                         arrival time                         -81.487    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 79.378 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    79.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    79.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536    80.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    80.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839    81.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    98.828    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                         -81.395    
  -------------------------------------------------------------------
                         slack                                 17.433    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 79.378 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    79.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    79.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536    80.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    80.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839    81.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -81.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 79.378 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    79.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    79.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536    80.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    80.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839    81.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -81.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 79.378 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    79.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    79.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536    80.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    80.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839    81.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDPE (Recov_fdpe_C_PRE)     -0.361    98.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -81.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.519ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@80.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 98.730 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 79.378 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    81.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    82.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    75.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    77.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    77.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    79.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    79.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536    80.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    80.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839    81.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    L16                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    98.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.625    99.354    
                         clock uncertainty           -0.121    99.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    98.914    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -81.395    
  -------------------------------------------------------------------
                         slack                                 17.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.388    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 299.380 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739   299.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518   299.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888   300.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124   300.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577   301.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.361   318.874    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                        318.874    
                         arrival time                        -301.487    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 299.380 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739   299.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518   299.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888   300.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124   300.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577   301.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319   318.916    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                        318.916    
                         arrival time                        -301.487    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.429ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 318.731 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.620ns = ( 299.380 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739   299.380    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518   299.898 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888   300.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124   300.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577   301.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563   318.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.626   319.356    
                         clock uncertainty           -0.121   319.235    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319   318.916    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                        318.916    
                         arrival time                        -301.487    
  -------------------------------------------------------------------
                         slack                                 17.429    

Slack (MET) :             17.433ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 299.378 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737   299.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518   299.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536   300.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124   300.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839   301.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.625   319.354    
                         clock uncertainty           -0.121   319.233    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405   318.828    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                        318.828    
                         arrival time                        -301.395    
  -------------------------------------------------------------------
                         slack                                 17.433    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 299.378 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737   299.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518   299.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536   300.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124   300.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839   301.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.625   319.354    
                         clock uncertainty           -0.121   319.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361   318.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                        318.872    
                         arrival time                        -301.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 299.378 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737   299.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518   299.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536   300.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124   300.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839   301.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.625   319.354    
                         clock uncertainty           -0.121   319.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361   318.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                        318.872    
                         arrival time                        -301.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 299.378 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737   299.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518   299.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536   300.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124   300.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839   301.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.625   319.354    
                         clock uncertainty           -0.121   319.233    
    SLICE_X38Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   318.872    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                        318.872    
                         arrival time                        -301.395    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.519ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@320.000ns - clk_out1_clk_wiz_0 rise@300.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 318.730 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 299.378 - 300.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    300.000   300.000 r  
    L16                                               0.000   300.000 r  clk (IN)
                         net (fo=0)                   0.000   300.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491   301.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   302.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   295.780 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   297.540    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   297.641 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737   299.378    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518   299.896 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536   300.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124   300.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839   301.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    320.000   320.000 r  
    L16                                               0.000   320.000 r  clk (IN)
                         net (fo=0)                   0.000   320.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   321.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   315.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   317.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   317.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562   318.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.625   319.354    
                         clock uncertainty           -0.121   319.233    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319   318.914    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                        318.914    
                         arrival time                        -301.395    
  -------------------------------------------------------------------
                         slack                                 17.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.245    -0.460    
                         clock uncertainty            0.121    -0.338    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.405    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X38Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.388    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.268    -0.439    
                         clock uncertainty            0.121    -0.317    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.409    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.398ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.361    78.885    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         78.885    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 77.398    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    78.927    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         78.927    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.642ns (30.477%)  route 1.464ns (69.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 78.731 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.739    -0.620    div_clk
    SLICE_X42Y57         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  current_state_reg[2]/Q
                         net (fo=13, routed)          0.888     0.786    INST_CNT/current_state[2]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.124     0.910 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.577     1.487    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.563    78.731    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.626    79.356    
                         clock uncertainty           -0.111    79.246    
    SLICE_X42Y56         FDCE (Recov_fdce_C_CLR)     -0.319    78.927    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         78.927    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.444ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.625    79.354    
                         clock uncertainty           -0.111    79.244    
    SLICE_X39Y55         FDCE (Recov_fdce_C_CLR)     -0.405    78.839    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         78.839    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 77.444    

Slack (MET) :             77.488ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.625    79.354    
                         clock uncertainty           -0.111    79.244    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    78.883    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         78.883    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 77.488    

Slack (MET) :             77.488ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.625    79.354    
                         clock uncertainty           -0.111    79.244    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.361    78.883    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         78.883    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 77.488    

Slack (MET) :             77.488ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.625    79.354    
                         clock uncertainty           -0.111    79.244    
    SLICE_X38Y55         FDPE (Recov_fdpe_C_PRE)     -0.361    78.883    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         78.883    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 77.488    

Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.642ns (31.830%)  route 1.375ns (68.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 78.730 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.737    -0.622    Simon_DUT/clk_out1
    SLICE_X38Y57         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.104 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=21, routed)          0.536     0.433    Simon_DUT/INST_LFSR/out[0]
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.557 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.839     1.395    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    L16                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    81.421 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.583    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.478 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.077    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.168 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         1.562    78.730    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.625    79.354    
                         clock uncertainty           -0.111    79.244    
    SLICE_X38Y55         FDCE (Recov_fdce_C_CLR)     -0.319    78.925    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         78.925    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 77.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.645%)  route 0.336ns (64.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    div_clk
    SLICE_X43Y56         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.156    -0.175    INST_CNT/current_state[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I0_O)        0.045    -0.130 f  INST_CNT/cnt_internal_value[2]_i_3/O
                         net (fo=3, routed)           0.180     0.049    INST_CNT/cnt_internal_value[2]_i_3_n_0
    SLICE_X42Y56         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.705    INST_CNT/clk_out1
    SLICE_X42Y56         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X42Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.527    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[3]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.506    Simon_DUT/INST_LFSR/lfsr_internal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X38Y55         FDPE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X38Y55         FDPE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X38Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.510    Simon_DUT/INST_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.229%)  route 0.523ns (73.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.588    -0.473    Simon_DUT/clk_out1
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=22, routed)          0.230    -0.101    Simon_DUT/INST_LFSR/out[1]
    SLICE_X38Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.056 f  Simon_DUT/INST_LFSR/lfsr_internal[4]_i_3/O
                         net (fo=5, routed)           0.293     0.236    Simon_DUT/INST_LFSR/lfsr_rst
    SLICE_X39Y55         FDCE                                         f  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_div/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clock_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clock_div/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856    -0.707    Simon_DUT/INST_LFSR/clk_out1
    SLICE_X39Y55         FDCE                                         r  Simon_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism              0.268    -0.439    
    SLICE_X39Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.531    Simon_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.767    





