# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Magician/Desktop/HW2/design {C:/Users/Magician/Desktop/HW2/design/mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:50 on Sep 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Magician/Desktop/HW2/design" C:/Users/Magician/Desktop/HW2/design/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 22:20:50 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:20:56 on Sep 18,2025
# vlog -reportprogress 300 ../tb/mux/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ../tb/mux/testbench.sv(18): near ",": syntax error, unexpected ',', expecting ';'.
# End time: 22:20:56 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 6
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../tb/mux/testbench.sv"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:19 on Sep 18,2025
# vlog -reportprogress 300 ../tb/mux/testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) ../tb/mux/testbench.sv(18): near ",": syntax error, unexpected ',', expecting ';'.
# End time: 22:21:19 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 6
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ../tb/mux/testbench.sv"
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:51 on Sep 18,2025
# vlog -reportprogress 300 ../tb/mux/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:24:51 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:24:51 on Sep 18,2025
# vlog -reportprogress 300 ../../design/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 22:24:51 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -voptargs="+acc" work.testbench 
# Start time: 22:24:58 on Sep 18,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.mux
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/mux/testbench.sv(36)
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/mux/testbench.sv line 36
do sim.do
# End time: 22:26:23 on Sep 18,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 22:26:23 on Sep 18,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.mux
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/mux/testbench.sv(36)
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/mux/testbench.sv line 36
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:39 on Sep 18,2025
# vlog -reportprogress 300 ../tb/mux/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:26:39 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:26:39 on Sep 18,2025
# vlog -reportprogress 300 ../../design/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 22:26:39 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:26:41 on Sep 18,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 22:26:41 on Sep 18,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.mux
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/mux/testbench.sv(36)
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/mux/testbench.sv line 36
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:44 on Sep 18,2025
# vlog -reportprogress 300 ../tb/mux/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:37:44 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:44 on Sep 18,2025
# vlog -reportprogress 300 ../../design/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 22:37:44 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 22:37:48 on Sep 18,2025, Elapsed time: 0:11:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 22:37:48 on Sep 18,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.mux
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../tb/mux/testbench.sv(36)
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/mux/testbench.sv line 36
# End time: 23:30:16 on Sep 18,2025, Elapsed time: 0:52:28
# Errors: 0, Warnings: 0
