Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  2 12:57:02 2025
| Host         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_wrapper_timing_summary_routed.rpt -pb pwm_generator_wrapper_timing_summary_routed.pb -rpx pwm_generator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.734        0.000                      0                   57        0.226        0.000                      0                   57        3.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.734        0.000                      0                   57        0.226        0.000                      0                   57        3.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.363ns (38.698%)  route 2.159ns (61.302%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          1.007     9.641    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.843    13.608    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.678    13.375    pwm_generator_i/counter_1/U0/cnt_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.363ns (38.698%)  route 2.159ns (61.302%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          1.007     9.641    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.843    13.608    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[25]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.678    13.375    pwm_generator_i/counter_1/U0/cnt_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.363ns (38.698%)  route 2.159ns (61.302%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          1.007     9.641    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.843    13.608    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[26]/C
                         clock pessimism              0.481    14.089    
                         clock uncertainty           -0.035    14.053    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.678    13.375    pwm_generator_i/counter_1/U0/cnt_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.363ns (40.993%)  route 1.962ns (59.007%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.810     9.444    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.848    13.613    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.678    13.380    pwm_generator_i/counter_1/U0/cnt_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.363ns (40.993%)  route 1.962ns (59.007%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.810     9.444    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.848    13.613    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.678    13.380    pwm_generator_i/counter_1/U0/cnt_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.363ns (40.993%)  route 1.962ns (59.007%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.810     9.444    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.848    13.613    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[14]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.678    13.380    pwm_generator_i/counter_1/U0/cnt_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.363ns (40.993%)  route 1.962ns (59.007%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.810     9.444    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.848    13.613    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/C
                         clock pessimism              0.481    14.094    
                         clock uncertainty           -0.035    14.058    
    SLICE_X113Y121       FDRE (Setup_fdre_C_R)       -0.678    13.380    pwm_generator_i/counter_1/U0/cnt_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.363ns (41.082%)  route 1.955ns (58.918%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.803     9.436    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.850    13.615    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X113Y118       FDRE (Setup_fdre_C_R)       -0.678    13.382    pwm_generator_i/counter_1/U0/cnt_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.363ns (41.082%)  route 1.955ns (58.918%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.803     9.436    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.850    13.615    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[1]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X113Y118       FDRE (Setup_fdre_C_R)       -0.678    13.382    pwm_generator_i/counter_1/U0/cnt_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.363ns (41.082%)  route 1.955ns (58.918%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.045     6.119    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[6]/Q
                         net (fo=4, routed)           1.152     7.727    pwm_generator_i/clear_comparator_1/U0/b[6]
    SLICE_X110Y120       LUT3 (Prop_lut3_I0_O)        0.124     7.851 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.851    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_9_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.249 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.249    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_3_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.363 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.363    pwm_generator_i/clear_comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.634 r  pwm_generator_i/clear_comparator_1/U0/c_INST_0/CO[0]
                         net (fo=27, routed)          0.803     9.436    pwm_generator_i/counter_1/U0/clr
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.850    13.615    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[2]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X113Y118       FDRE (Setup_fdre_C_R)       -0.678    13.382    pwm_generator_i/counter_1/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.799    pwm_generator_i/four_counter_0/U0/clk
    SLICE_X110Y117       FDRE                                         r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128     1.927 r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=5, routed)           0.091     2.017    pwm_generator_i/four_counter_0/U0/cnt[0]
    SLICE_X110Y117       LUT4 (Prop_lut4_I1_O)        0.099     2.116 r  pwm_generator_i/four_counter_0/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    pwm_generator_i/four_counter_0/U0/cnt_temp[2]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.986     2.328    pwm_generator_i/four_counter_0/U0/clk
    SLICE_X110Y117       FDRE                                         r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.092     1.891    pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.708     1.795    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y122       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/Q
                         net (fo=4, routed)           0.118     2.054    pwm_generator_i/counter_1/U0/cnt[19]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.162 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.162    pwm_generator_i/counter_1/U0/cnt_temp_reg[19]_i_1_n_4
    SLICE_X113Y122       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.981     2.323    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y122       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[19]/C
                         clock pessimism             -0.529     1.795    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     1.900    pwm_generator_i/counter_1/U0/cnt_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.706     1.793    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.934 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/Q
                         net (fo=4, routed)           0.118     2.052    pwm_generator_i/counter_1/U0/cnt[23]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.160 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.160    pwm_generator_i/counter_1/U0/cnt_temp_reg[23]_i_1_n_4
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.979     2.321    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.898    pwm_generator_i/counter_1/U0/cnt_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.711     1.798    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     1.939 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/Q
                         net (fo=4, routed)           0.120     2.059    pwm_generator_i/counter_1/U0/cnt[3]
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.167 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.167    pwm_generator_i/counter_1/U0/cnt_temp_reg[3]_i_1_n_4
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.985     2.327    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y118       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[3]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.105     1.903    pwm_generator_i/counter_1/U0/cnt_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.708     1.795    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/Q
                         net (fo=4, routed)           0.120     2.056    pwm_generator_i/counter_1/U0/cnt[15]
    SLICE_X113Y121       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.164 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.164    pwm_generator_i/counter_1/U0/cnt_temp_reg[15]_i_1_n_4
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.982     2.324    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.105     1.900    pwm_generator_i/counter_1/U0/cnt_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.710     1.797    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/Q
                         net (fo=4, routed)           0.120     2.058    pwm_generator_i/counter_1/U0/cnt[7]
    SLICE_X113Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.166 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.166    pwm_generator_i/counter_1/U0/cnt_temp_reg[7]_i_1_n_4
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.984     2.326    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y119       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[7]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X113Y119       FDRE (Hold_fdre_C_D)         0.105     1.902    pwm_generator_i/counter_1/U0/cnt_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.706     1.793    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     1.934 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/Q
                         net (fo=4, routed)           0.117     2.051    pwm_generator_i/counter_1/U0/cnt[20]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.166 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.166    pwm_generator_i/counter_1/U0/cnt_temp_reg[23]_i_1_n_7
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.979     2.321    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y123       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[20]/C
                         clock pessimism             -0.529     1.793    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     1.898    pwm_generator_i/counter_1/U0/cnt_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.708     1.795    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     1.936 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/Q
                         net (fo=4, routed)           0.117     2.053    pwm_generator_i/counter_1/U0/cnt[12]
    SLICE_X113Y121       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.168 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.168    pwm_generator_i/counter_1/U0/cnt_temp_reg[15]_i_1_n_7
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.982     2.324    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y121       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.105     1.900    pwm_generator_i/counter_1/U0/cnt_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.705     1.792    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/Q
                         net (fo=4, routed)           0.117     2.050    pwm_generator_i/counter_1/U0/cnt[24]
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.165 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.165    pwm_generator_i/counter_1/U0/cnt_temp_reg[26]_i_2_n_7
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.978     2.320    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.105     1.897    pwm_generator_i/counter_1/U0/cnt_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.709     1.796    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y120       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.141     1.937 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/Q
                         net (fo=4, routed)           0.117     2.054    pwm_generator_i/counter_1/U0/cnt[8]
    SLICE_X113Y120       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.169 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.169    pwm_generator_i/counter_1/U0/cnt_temp_reg[11]_i_1_n_7
    SLICE_X113Y120       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.983     2.325    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y120       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X113Y120       FDRE (Hold_fdre_C_D)         0.105     1.901    pwm_generator_i/counter_1/U0/cnt_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y118  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  pwm_generator_i/counter_1/U0/cnt_temp_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  pwm_generator_i/counter_1/U0/cnt_temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  pwm_generator_i/counter_1/U0/cnt_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  pwm_generator_i/counter_1/U0/cnt_temp_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  pwm_generator_i/counter_1/U0/cnt_temp_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 6.796ns (49.269%)  route 6.998ns (50.731%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          2.463     4.006    pwm_generator_i/small_duty_cycle_lut_0/spi_in[0]
    SLICE_X110Y119       LUT2 (Prop_lut2_I1_O)        0.152     4.158 r  pwm_generator_i/small_duty_cycle_lut_0/duty_constant[1]_INST_0/O
                         net (fo=2, routed)           0.892     5.049    pwm_generator_i/comparator_1/U0/b[1]
    SLICE_X109Y117       LUT4 (Prop_lut4_I3_O)        0.326     5.375 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_31/O
                         net (fo=1, routed)           0.000     5.375    pwm_generator_i/comparator_1/U0/c_INST_0_i_31_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.907 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.907    pwm_generator_i/comparator_1/U0/c_INST_0_i_15_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.021 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.021    pwm_generator_i/comparator_1/U0/c_INST_0_i_6_n_0
    SLICE_X109Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.135 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.135    pwm_generator_i/comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X109Y120       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.292 f  pwm_generator_i/comparator_1/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.802     7.094    pwm_generator_i/not_gate_0/in_1
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.329     7.423 r  pwm_generator_i/not_gate_0/out_1_INST_0/O
                         net (fo=1, routed)           2.840    10.264    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.794 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.794    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.401ns  (logic 6.572ns (49.040%)  route 6.829ns (50.960%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT1=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          2.583     4.126    pwm_generator_i/duty_cycle_lut_1/U0/spi_in[0]
    SLICE_X112Y120       LUT2 (Prop_lut2_I1_O)        0.146     4.272 r  pwm_generator_i/duty_cycle_lut_1/U0/duty_constant[5]_INST_0/O
                         net (fo=6, routed)           0.952     5.223    pwm_generator_i/comparator_2/U0/b[13]
    SLICE_X111Y121       LUT4 (Prop_lut4_I3_O)        0.328     5.551 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_21/O
                         net (fo=1, routed)           0.000     5.551    pwm_generator_i/comparator_2/U0/c_INST_0_i_21_n_0
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.949 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.949    pwm_generator_i/comparator_2/U0/c_INST_0_i_6_n_0
    SLICE_X111Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.063    pwm_generator_i/comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.220 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.302     6.522    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.329     6.851 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           2.992     9.843    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.401 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000    13.401    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            rpio_08_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.184ns  (logic 6.522ns (53.530%)  route 5.662ns (46.470%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT1=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          2.583     4.126    pwm_generator_i/duty_cycle_lut_1/U0/spi_in[0]
    SLICE_X112Y120       LUT2 (Prop_lut2_I1_O)        0.146     4.272 r  pwm_generator_i/duty_cycle_lut_1/U0/duty_constant[5]_INST_0/O
                         net (fo=6, routed)           0.952     5.223    pwm_generator_i/comparator_2/U0/b[13]
    SLICE_X111Y121       LUT4 (Prop_lut4_I3_O)        0.328     5.551 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_21/O
                         net (fo=1, routed)           0.000     5.551    pwm_generator_i/comparator_2/U0/c_INST_0_i_21_n_0
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.949 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.949    pwm_generator_i/comparator_2/U0/c_INST_0_i_6_n_0
    SLICE_X111Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.063 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.063    pwm_generator_i/comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.220 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.302     6.522    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.329     6.851 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           1.825     8.676    rpio_08_r_OBUF
    F19                  OBUF (Prop_obuf_I_O)         3.508    12.184 r  rpio_08_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.184    rpio_08_r
    F19                                                               r  rpio_08_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            rpio_08_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.777ns (62.060%)  route 1.086ns (37.940%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          0.589     0.889    pwm_generator_i/comparator_2/U0/b[25]
    SLICE_X111Y123       LUT4 (Prop_lut4_I2_O)        0.048     0.937 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.937    pwm_generator_i/comparator_2/U0/c_INST_0_i_3_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.043 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.105     1.148    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.114     1.262 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           0.392     1.654    rpio_08_r_OBUF
    F19                  OBUF (Prop_obuf_I_O)         1.209     2.863 r  rpio_08_r_OBUF_inst/O
                         net (fo=0)                   0.000     2.863    rpio_08_r
    F19                                                               r  rpio_08_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.826ns (53.699%)  route 1.574ns (46.301%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[1]_inst/O
                         net (fo=15, routed)          0.589     0.889    pwm_generator_i/comparator_2/U0/b[25]
    SLICE_X111Y123       LUT4 (Prop_lut4_I2_O)        0.048     0.937 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.937    pwm_generator_i/comparator_2/U0/c_INST_0_i_3_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     1.043 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.105     1.148    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.114     1.262 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           0.880     2.142    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.400 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.128ns  (logic 1.951ns (47.264%)  route 2.177ns (52.736%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=17, routed)          1.058     1.367    pwm_generator_i/comparator_1/U0/b[0]
    SLICE_X109Y117       LUT4 (Prop_lut4_I1_O)        0.042     1.409 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_27/O
                         net (fo=1, routed)           0.000     1.409    pwm_generator_i/comparator_1/U0/c_INST_0_i_27_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.541 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.541    pwm_generator_i/comparator_1/U0/c_INST_0_i_15_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.580 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.580    pwm_generator_i/comparator_1/U0/c_INST_0_i_6_n_0
    SLICE_X109Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.619 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.619    pwm_generator_i/comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X109Y120       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.664 f  pwm_generator_i/comparator_1/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.279     1.943    pwm_generator_i/not_gate_0/in_1
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.114     2.057 r  pwm_generator_i/not_gate_0/out_1_INST_0/O
                         net (fo=1, routed)           0.840     2.898    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.128 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.128    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.982ns  (logic 5.494ns (55.037%)  route 4.488ns (44.963%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.048     6.122    pwm_generator_i/four_counter_0/U0/clk
    SLICE_X110Y117       FDRE                                         r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.419     6.541 r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=5, routed)           0.846     7.386    pwm_generator_i/comparator_1/U0/a[1]
    SLICE_X109Y117       LUT4 (Prop_lut4_I2_O)        0.299     7.685 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_31/O
                         net (fo=1, routed)           0.000     7.685    pwm_generator_i/comparator_1/U0/c_INST_0_i_31_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.217 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.217    pwm_generator_i/comparator_1/U0/c_INST_0_i_15_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.331 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.331    pwm_generator_i/comparator_1/U0/c_INST_0_i_6_n_0
    SLICE_X109Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.445 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.445    pwm_generator_i/comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X109Y120       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.602 f  pwm_generator_i/comparator_1/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.802     9.404    pwm_generator_i/not_gate_0/in_1
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.329     9.733 r  pwm_generator_i/not_gate_0/out_1_INST_0/O
                         net (fo=1, routed)           2.840    12.574    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    16.104 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000    16.104    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 5.269ns (54.404%)  route 4.416ns (45.596%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.044     6.118    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y120       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.456     6.574 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/Q
                         net (fo=4, routed)           1.122     7.696    pwm_generator_i/comparator_2/U0/a[8]
    SLICE_X111Y121       LUT4 (Prop_lut4_I0_O)        0.124     7.820 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_23/O
                         net (fo=1, routed)           0.000     7.820    pwm_generator_i/comparator_2/U0/c_INST_0_i_23_n_0
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.352    pwm_generator_i/comparator_2/U0/c_INST_0_i_6_n_0
    SLICE_X111Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.466    pwm_generator_i/comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.623 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.302     8.925    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.329     9.254 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           2.992    12.246    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    15.803 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000    15.803    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rpio_08_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.469ns  (logic 5.220ns (61.634%)  route 3.249ns (38.366%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          2.044     6.118    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y120       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.456     6.574 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[8]/Q
                         net (fo=4, routed)           1.122     7.696    pwm_generator_i/comparator_2/U0/a[8]
    SLICE_X111Y121       LUT4 (Prop_lut4_I0_O)        0.124     7.820 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_23/O
                         net (fo=1, routed)           0.000     7.820    pwm_generator_i/comparator_2/U0/c_INST_0_i_23_n_0
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.352 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.352    pwm_generator_i/comparator_2/U0/c_INST_0_i_6_n_0
    SLICE_X111Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.466    pwm_generator_i/comparator_2/U0/c_INST_0_i_1_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.623 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.302     8.925    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.329     9.254 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           1.825    11.079    rpio_08_r_OBUF
    F19                  OBUF (Prop_obuf_I_O)         3.508    14.586 r  rpio_08_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.586    rpio_08_r
    F19                                                               r  rpio_08_r (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rpio_08_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.616ns (69.845%)  route 0.698ns (30.155%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.705     1.792    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/Q
                         net (fo=4, routed)           0.201     2.133    pwm_generator_i/comparator_2/U0/a[24]
    SLICE_X111Y123       LUT4 (Prop_lut4_I0_O)        0.046     2.179 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.179    pwm_generator_i/comparator_2/U0/c_INST_0_i_3_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.285 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.105     2.390    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.114     2.504 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           0.392     2.896    rpio_08_r_OBUF
    F19                  OBUF (Prop_obuf_I_O)         1.209     4.105 r  rpio_08_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.105    rpio_08_r
    F19                                                               r  rpio_08_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.665ns (58.404%)  route 1.186ns (41.596%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.705     1.792    pwm_generator_i/counter_1/U0/clk
    SLICE_X113Y124       FDRE                                         r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     1.933 r  pwm_generator_i/counter_1/U0/cnt_temp_reg[24]/Q
                         net (fo=4, routed)           0.201     2.133    pwm_generator_i/comparator_2/U0/a[24]
    SLICE_X111Y123       LUT4 (Prop_lut4_I0_O)        0.046     2.179 r  pwm_generator_i/comparator_2/U0/c_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.179    pwm_generator_i/comparator_2/U0/c_INST_0_i_3_n_0
    SLICE_X111Y123       CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.285 f  pwm_generator_i/comparator_2/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.105     2.390    pwm_generator_i/not_gate_1/in_1
    SLICE_X112Y123       LUT1 (Prop_lut1_I0_O)        0.114     2.504 r  pwm_generator_i/not_gate_1/out_1_INST_0/O
                         net (fo=2, routed)           0.880     3.384    led_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.642 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.642    led_1
    P14                                                               r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.063ns  (logic 1.777ns (58.008%)  route 1.286ns (41.992%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.712     1.799    pwm_generator_i/four_counter_0/U0/clk
    SLICE_X110Y117       FDRE                                         r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  pwm_generator_i/four_counter_0/U0/cnt_temp_reg[2]/Q
                         net (fo=4, routed)           0.167     2.106    pwm_generator_i/comparator_1/U0/a[2]
    SLICE_X109Y117       LUT2 (Prop_lut2_I0_O)        0.049     2.155 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.155    pwm_generator_i/comparator_1/U0/c_INST_0_i_26_n_0
    SLICE_X109Y117       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.274 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.274    pwm_generator_i/comparator_1/U0/c_INST_0_i_15_n_0
    SLICE_X109Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.313 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.313    pwm_generator_i/comparator_1/U0/c_INST_0_i_6_n_0
    SLICE_X109Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.352 r  pwm_generator_i/comparator_1/U0/c_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.352    pwm_generator_i/comparator_1/U0/c_INST_0_i_1_n_0
    SLICE_X109Y120       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.397 f  pwm_generator_i/comparator_1/U0/c_INST_0/CO[1]
                         net (fo=1, routed)           0.279     2.676    pwm_generator_i/not_gate_0/in_1
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.114     2.790 r  pwm_generator_i/not_gate_0/out_1_INST_0/O
                         net (fo=1, routed)           0.840     3.631    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.861 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.861    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





