{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624782756557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624782756557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 13:02:36 2021 " "Processing started: Sun Jun 27 13:02:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624782756557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624782756557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OutputWrapper -c OutputWrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off OutputWrapper -c OutputWrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624782756557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624782756879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624782756879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OutputWrapper.v(8) " "Verilog HDL information at OutputWrapper.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624782762948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saeed/desktop/logiccircuitdesign/projects/project6/outputwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saeed/desktop/logiccircuitdesign/projects/project6/outputwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputWrapper " "Found entity 1: OutputWrapper" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624782762949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624782762949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OutputWrapper " "Elaborating entity \"OutputWrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624782762993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResultReg OutputWrapper.v(3) " "Verilog HDL or VHDL warning at OutputWrapper.v(3): object \"ResultReg\" assigned a value but never read" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624782763001 "|OutputWrapper"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ldO OutputWrapper.v(7) " "Verilog HDL or VHDL warning at OutputWrapper.v(7): object \"ldO\" assigned a value but never read" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624782763001 "|OutputWrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gotData OutputWrapper.v(20) " "Verilog HDL Always Construct warning at OutputWrapper.v(20): variable \"gotData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624782763002 "|OutputWrapper"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gotData OutputWrapper.v(23) " "Verilog HDL Always Construct warning at OutputWrapper.v(23): variable \"gotData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624782763002 "|OutputWrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outBus OutputWrapper.v(2) " "Output port \"outBus\" at OutputWrapper.v(2) has no driver" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624782763003 "|OutputWrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oBufferReady OutputWrapper.v(2) " "Output port \"oBufferReady\" at OutputWrapper.v(2) has no driver" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624782763003 "|OutputWrapper"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[0\] GND " "Pin \"outBus\[0\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[1\] GND " "Pin \"outBus\[1\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[2\] GND " "Pin \"outBus\[2\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[3\] GND " "Pin \"outBus\[3\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[4\] GND " "Pin \"outBus\[4\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[5\] GND " "Pin \"outBus\[5\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[6\] GND " "Pin \"outBus\[6\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[7\] GND " "Pin \"outBus\[7\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[8\] GND " "Pin \"outBus\[8\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[9\] GND " "Pin \"outBus\[9\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[10\] GND " "Pin \"outBus\[10\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[11\] GND " "Pin \"outBus\[11\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[12\] GND " "Pin \"outBus\[12\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[13\] GND " "Pin \"outBus\[13\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[14\] GND " "Pin \"outBus\[14\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[15\] GND " "Pin \"outBus\[15\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[16\] GND " "Pin \"outBus\[16\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[17\] GND " "Pin \"outBus\[17\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[18\] GND " "Pin \"outBus\[18\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[19\] GND " "Pin \"outBus\[19\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[20\] GND " "Pin \"outBus\[20\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[21\] GND " "Pin \"outBus\[21\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[22\] GND " "Pin \"outBus\[22\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[23\] GND " "Pin \"outBus\[23\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[24\] GND " "Pin \"outBus\[24\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[25\] GND " "Pin \"outBus\[25\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[26\] GND " "Pin \"outBus\[26\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[27\] GND " "Pin \"outBus\[27\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[28\] GND " "Pin \"outBus\[28\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[29\] GND " "Pin \"outBus\[29\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[30\] GND " "Pin \"outBus\[30\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outBus\[31\] GND " "Pin \"outBus\[31\]\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|outBus[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oBufferReady GND " "Pin \"oBufferReady\" is stuck at GND" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624782763419 "|OutputWrapper|oBufferReady"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624782763419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624782763473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624782763714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper/output_files/OutputWrapper.map.smsg " "Generated suppressed messages file C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper/output_files/OutputWrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624782763746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624782763894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624782763894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[0\] " "No output dependent on input pin \"inBus\[0\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[1\] " "No output dependent on input pin \"inBus\[1\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[2\] " "No output dependent on input pin \"inBus\[2\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[3\] " "No output dependent on input pin \"inBus\[3\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[4\] " "No output dependent on input pin \"inBus\[4\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[5\] " "No output dependent on input pin \"inBus\[5\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[6\] " "No output dependent on input pin \"inBus\[6\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[7\] " "No output dependent on input pin \"inBus\[7\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[8\] " "No output dependent on input pin \"inBus\[8\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[9\] " "No output dependent on input pin \"inBus\[9\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[10\] " "No output dependent on input pin \"inBus\[10\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[11\] " "No output dependent on input pin \"inBus\[11\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[12\] " "No output dependent on input pin \"inBus\[12\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[13\] " "No output dependent on input pin \"inBus\[13\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[14\] " "No output dependent on input pin \"inBus\[14\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[15\] " "No output dependent on input pin \"inBus\[15\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[16\] " "No output dependent on input pin \"inBus\[16\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[17\] " "No output dependent on input pin \"inBus\[17\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[18\] " "No output dependent on input pin \"inBus\[18\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[19\] " "No output dependent on input pin \"inBus\[19\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[20\] " "No output dependent on input pin \"inBus\[20\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[21\] " "No output dependent on input pin \"inBus\[21\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[22\] " "No output dependent on input pin \"inBus\[22\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[23\] " "No output dependent on input pin \"inBus\[23\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[24\] " "No output dependent on input pin \"inBus\[24\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[25\] " "No output dependent on input pin \"inBus\[25\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[26\] " "No output dependent on input pin \"inBus\[26\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[27\] " "No output dependent on input pin \"inBus\[27\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[28\] " "No output dependent on input pin \"inBus\[28\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[29\] " "No output dependent on input pin \"inBus\[29\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[30\] " "No output dependent on input pin \"inBus\[30\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[31\] " "No output dependent on input pin \"inBus\[31\]\"" {  } { { "../OutputWrapper.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624782764028 "|OutputWrapper|inBus[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624782764028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624782764031 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624782764031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624782764031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624782764031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624782764047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 13:02:44 2021 " "Processing ended: Sun Jun 27 13:02:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624782764047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624782764047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624782764047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624782764047 ""}
