{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492129839829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492129839829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 20:30:39 2017 " "Processing started: Thu Apr 13 20:30:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492129839829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1492129839829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1492129839829 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1492129840598 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492129840606 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492129840606 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1492129840606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1492129840607 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492129840618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492129840618 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492129840618 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1492129840618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1492129840632 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 119 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 119 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5708 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " rs_match_A~_Duplicate_3 " "Node  \"rs_match_A~_Duplicate_3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7622 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~57 " "Node  \"PC~57\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3494 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " Selector52~21_Duplicate_27 " "Node  \"Selector52~21_Duplicate_27\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7618 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~8 " "Node  \"PC~8\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3130 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~59 " "Node  \"PC~59\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3496 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~62 " "Node  \"PC~62\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3499 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC\[31\]_OTERM7~DUPLICATE " "Node  \"PC\[31\]_OTERM7~DUPLICATE\"" {  } { { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 8302 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~60 " "Node  \"PC~60\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3497 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " rs_match_M~_Duplicate_2 " "Node  \"rs_match_M~_Duplicate_2\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 7614 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~0 " "Node  \"imem~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2314 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~63 " "Node  \"PC~63\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3500 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~87 " "Node  \"imem~87\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2445 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~61 " "Node  \"PC~61\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3498 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " isnop_A " "Node  \"isnop_A\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 302 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1371 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " mispred~0 " "Node  \"mispred~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2459 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~58 " "Node  \"PC~58\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3495 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~55 " "Node  \"PC~55\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3492 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " Selector43~3 " "Node  \"Selector43~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2199 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_jlm1:auto_generated\|decode_5la:decode2\|eq_node\[0\] " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_jlm1:auto_generated\|decode_5la:decode2\|eq_node\[0\]\"" {  } { { "db/decode_5la.tdf" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/db/decode_5la.tdf" 30 9 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1528 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " PC~5 " "Node  \"PC~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3119 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " Selector41~3 " "Node  \"Selector41~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2173 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A~30 " "Node  \"aluin2_A~30\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2767 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~17 " "Node  \"imem~17\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2335 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~16 " "Node  \"imem~16\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2331 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~18 " "Node  \"imem~18\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2336 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " Decoder3~11 " "Node  \"Decoder3~11\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3230 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " Selector44~3 " "Node  \"Selector44~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2212 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A\[4\]_OTERM307 " "Node  \"aluin2_A\[4\]_OTERM307\"" {  } { { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 6990 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2328 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841100 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492129841100 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492129841100 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 5708 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~60 " "Node  \"PC~60\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3497 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~135 " "Node  \"imem~135\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3570 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~59 " "Node  \"PC~59\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3496 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~61 " "Node  \"PC~61\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3498 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~0 " "Node  \"imem~0\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2314 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~58 " "Node  \"PC~58\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3495 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~87 " "Node  \"imem~87\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2445 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~16 " "Node  \"imem~16\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2331 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[4\] " "Node  \"memaddr_M\[4\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1172 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A~31 " "Node  \"aluin2_A~31\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2777 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 313 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1076 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~62 " "Node  \"PC~62\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3499 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[5\] " "Node  \"memaddr_M\[5\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1171 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A~27 " "Node  \"aluin2_A~27\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2726 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " aluin2_A~30 " "Node  \"aluin2_A~30\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 295 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2767 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~13 " "Node  \"imem~13\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2328 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[7\] " "Node  \"memaddr_M\[7\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1169 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[8\] " "Node  \"memaddr_M\[8\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1168 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[2\] " "Node  \"memaddr_M\[2\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1174 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[9\] " "Node  \"memaddr_M\[9\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1167 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " imem~18 " "Node  \"imem~18\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2336 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " memaddr_M\[3\] " "Node  \"memaddr_M\[3\]\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1173 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector41~3 " "Node  \"Selector41~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2173 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector46~5 " "Node  \"Selector46~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1828 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector44~3 " "Node  \"Selector44~3\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2212 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector48~5 " "Node  \"Selector48~5\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1802 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector49~4 " "Node  \"Selector49~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 1845 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " PC~57 " "Node  \"PC~57\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 3494 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_NODES_INFO" " Selector42~4 " "Node  \"Selector42~4\"" {  } { { "Project.v" "" { Text "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/Project.v" 331 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/theon/Desktop/GitWork/CS3220/Conte-Lake/4. Input_Output/assignment4/" { { 0 { 0 ""} 0 2186 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492129841102 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1492129841102 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1492129841102 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "169 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 169 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1492129841103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492129841166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 20:30:41 2017 " "Processing ended: Thu Apr 13 20:30:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492129841166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492129841166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492129841166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1492129841166 ""}
