Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 16 12:11:14 2025
| Host         : Marian running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             222 |           64 |
| Yes          | No                    | Yes                    |              30 |           10 |
| Yes          | Yes                   | No                     |              13 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | monopulse/eqOp     |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | monopulse/en       | monopulse/Q2_reg_2 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | monopulse/en       | monopulse/Q2_reg_1 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | monopulse/en       | btn_IBUF[1]        |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG | monopulse/p_0_in   |                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                    |                    |               12 |             37 |         3.08 |
|  clk_IBUF_BUFG | monopulse/Q2_reg_0 |                    |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG | monopulse/en       |                    |               63 |            223 |         3.54 |
+----------------+--------------------+--------------------+------------------+----------------+--------------+


