//! Parallel I/O controller (GPIO).

pub use utralib::utra::pio::HW_PIO_BASE;
use {
    crate::pio::sealed::Sealed,
    core::marker::PhantomData,
    utralib::{
        utra::{
            pio::{
                PIO_CFGR0,
                PIO_CFGR0_DIR,
                PIO_CFGR0_EVTSEL,
                PIO_CFGR0_FUNC,
                PIO_CFGR0_IFEN,
                PIO_CFGR0_IFSCEN,
                PIO_CFGR0_OPD,
                PIO_CFGR0_PDEN,
                PIO_CFGR0_PUEN,
                PIO_CODR0,
                PIO_IDR0,
                PIO_IER0,
                PIO_IMR0,
                PIO_ISR0,
                PIO_MSKR0,
                PIO_PDSR0,
                PIO_SODR0,
            },
            spio::{PIO_SCDR, PIO_WPMR, PIO_WPMR_WPEN},
        },
        *,
    },
};

const S_PIO_WPKEY: u32 = 0x50494F;

pub struct PioA {}
pub struct PioB {}
pub struct PioC {}
pub struct PioD {}

pub trait PioPort: Sealed {
    const ID: u32;

    fn configure_pins_by_mask(
        base_addr: impl Into<Option<u32>>,
        mask: u32,
        func: Func,
        dir: impl Into<Option<Direction>>,
    ) {
        let mut pio_csr = CSR::new(Self::get_base_address(base_addr) as *mut u32);
        pio_csr.wo(PIO_MSKR0, mask);
        pio_csr.wo(PIO_CFGR0, func as u32);
        if let Some(dir) = dir.into() {
            pio_csr.rmwf(PIO_CFGR0_DIR, dir as u32);
        }
    }

    /// Returns a bitmap of pins with an active interrupt.
    /// Bits are reset by the hardware on every read.
    fn get_interrupt_status(base_addr: impl Into<Option<u32>>) -> u32 {
        let pio_csr = CSR::new(Self::get_base_address(base_addr) as *mut u32);
        pio_csr.r(PIO_ISR0)
    }

    /// Returns a bitmap of pins that have interrupts enabled.
    fn get_interrupt_mask(base_addr: impl Into<Option<u32>>) -> u32 {
        let pio_csr = CSR::new(Self::get_base_address(base_addr) as *mut u32);
        pio_csr.r(PIO_IMR0)
    }

    fn clear_all(base_addr: impl Into<Option<u32>>) {
        let mut pio_csr = CSR::new(Self::get_base_address(base_addr) as *mut u32);
        pio_csr.wo(PIO_CODR0, 0x00);
    }

    /// Retrieves PIO peripheral base address for the specific PIO Port.
    fn get_base_address(base_addr: impl Into<Option<u32>>) -> u32 {
        base_addr.into().unwrap_or(HW_PIO_BASE as u32) + Self::ID * 0x40
    }
}

impl PioPort for PioA {
    const ID: u32 = 0;
}
impl PioPort for PioB {
    const ID: u32 = 1;
}
impl PioPort for PioC {
    const ID: u32 = 2;
}
impl PioPort for PioD {
    const ID: u32 = 3;
}

#[derive(Debug)]
pub enum Func {
    Gpio = 0,
    A,
    B,
    C,
    D,
    E,
    F,
}

#[derive(Debug)]
pub enum Direction {
    Input = 0,
    Output = 1,
}

#[derive(Debug)]
pub enum Event {
    Falling = 0,
    Rising = 1,
    Both = 2,
    Low = 3,
    High = 4,
}

#[derive(Debug)]
pub enum PullMode {
    PullUp = 0,
    PullDown = 1,
    NoPull = 2,
}

#[derive(Default)]
pub struct Pio<P: PioPort, const PIN: u32> {
    port: PhantomData<P>,
    alt_base_addr: Option<u32>,
}

impl<P: PioPort, const PIN: u32> Pio<P, PIN> {
    #[inline]
    pub fn set_alt_base_addr(&mut self, alt_base_addr: u32) {
        self.alt_base_addr = Some(alt_base_addr);
    }

    /// Sets the pin into HIGH or LOW logic level.
    #[inline]
    pub fn set(&mut self, hi: bool) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        if hi {
            pio_csr.wo(PIO_SODR0, pin_bit);
        } else {
            pio_csr.wo(PIO_CODR0, pin_bit);
        }
    }

    /// Returns `true` if pin is in HIGH logic level.
    #[inline]
    pub fn get(&self) -> bool {
        let pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.r(PIO_PDSR0) & pin_bit != 0
    }

    #[inline]
    pub fn set_func(&self, func: Func) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        pio_csr.rmwf(PIO_CFGR0_FUNC, func as u32);
    }

    #[inline]
    pub fn set_direction(&self, direction: Direction) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        pio_csr.rmwf(PIO_CFGR0_DIR, direction as u32);
    }

    #[inline]
    pub fn set_pull(&self, pull_mode: PullMode) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        let (pu, pd) = match pull_mode {
            PullMode::PullUp => (1, 0),
            PullMode::PullDown => (0, 1),
            PullMode::NoPull => (0, 0),
        };
        pio_csr.rmwf(PIO_CFGR0_PUEN, pu);
        pio_csr.rmwf(PIO_CFGR0_PDEN, pd);
    }

    #[inline]
    pub fn set_interrupt(&self, enabled: bool) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;
        if enabled {
            pio_csr.wo(PIO_IER0, pin_bit);
        } else {
            pio_csr.wo(PIO_IDR0, pin_bit);
        }
    }

    #[inline]
    pub fn set_event_detection(&self, event: Event) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        pio_csr.rmwf(PIO_CFGR0_EVTSEL, event as u32);
    }

    #[inline]
    pub fn set_debounce_filter(&self, enabled: bool) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        pio_csr.rmwf(PIO_CFGR0_IFSCEN, enabled as u32);
        pio_csr.rmwf(PIO_CFGR0_IFEN, enabled as u32);
    }

    /// Sets the pin to open drain mode.
    #[inline]
    pub fn set_open_drain(&self, enabled: bool) {
        let mut pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.wo(PIO_MSKR0, pin_bit);
        pio_csr.rmwf(PIO_CFGR0_OPD, enabled as u32);
    }

    /// Returns `true` if the pin did fire an interrupt.
    ///
    /// *NOTE*: it reads the whole port's ISR bits which makes information about interrupt
    /// status for other pins lost. If there's a need to check multiple pins then use
    /// `PioX::get_interrupt_status()`.
    #[inline]
    pub fn get_interrupt_status(&self) -> bool {
        let pio_csr = CSR::new(P::get_base_address(self.alt_base_addr) as *mut u32);
        let pin_bit = 1 << PIN;

        pio_csr.r(PIO_ISR0) & pin_bit != 0
    }

    #[inline]
    pub fn port_id(&self) -> u32 {
        P::ID
    }

    #[inline]
    pub fn pin_id(&self) -> u32 {
        PIN
    }
}

#[cfg(feature = "eh-0")]
impl<P: PioPort, const PIN: u32> eh_0::digital::v2::OutputPin for Pio<P, PIN> {
    type Error = ();

    fn set_low(&mut self) -> Result<(), ()> {
        self.set(false);
        Ok(())
    }

    fn set_high(&mut self) -> Result<(), ()> {
        self.set(true);
        Ok(())
    }
}

#[cfg(feature = "eh-0")]
impl<P: PioPort, const PIN: u32> eh_0::digital::v2::InputPin for Pio<P, PIN> {
    type Error = ();

    fn is_high(&self) -> Result<bool, ()> {
        Ok(self.get())
    }

    fn is_low(&self) -> Result<bool, ()> {
        Ok(!self.get())
    }
}

#[cfg(feature = "eh-1")]
impl<P: PioPort, const PIN: u32> eh_1::digital::ErrorType for Pio<P, PIN> {
    type Error = core::convert::Infallible;
}

#[cfg(feature = "eh-1")]
impl<P: PioPort, const PIN: u32> eh_1::digital::OutputPin for Pio<P, PIN> {
    fn set_low(&mut self) -> Result<(), Self::Error> {
        self.set(false);
        Ok(())
    }

    fn set_high(&mut self) -> Result<(), Self::Error> {
        self.set(true);
        Ok(())
    }
}

#[cfg(feature = "eh-1")]
impl<P: PioPort, const PIN: u32> eh_1::digital::InputPin for Pio<P, PIN> {
    fn is_high(&mut self) -> Result<bool, Self::Error> {
        Ok(self.get())
    }

    fn is_low(&mut self) -> Result<bool, Self::Error> {
        Ok(!self.get())
    }
}

pub struct SecurePio {
    base_addr: u32,
}

impl SecurePio {
    #[inline]
    pub fn new() -> Self {
        SecurePio {
            base_addr: HW_SPIO_BASE as u32,
        }
    }

    #[inline]
    pub fn with_alt_base_addr(base_addr: u32) -> Self {
        SecurePio { base_addr }
    }

    #[inline]
    pub fn is_write_protected(&self) -> bool {
        let csr = CSR::new(self.base_addr as *mut u32);
        csr.rf(PIO_WPMR_WPEN) != 0
    }

    #[inline]
    pub fn set_write_protected(&self, protected: bool) {
        let mut csr = CSR::new(self.base_addr as *mut u32);
        let wpen_bit = protected as u32;
        let reg = S_PIO_WPKEY << 8 | wpen_bit;
        csr.wo(PIO_WPMR, reg);
    }

    #[inline]
    pub fn set_debounce_filter(&self, pmc_slow_clock_freq: u32, cutoff_hz: u32) {
        let cutoff = ((pmc_slow_clock_freq / (2 * cutoff_hz)) - 1) & 0x3FFF;
        let mut csr = CSR::new(self.base_addr as *mut u32);
        csr.wo(PIO_SCDR, cutoff);
    }
}

/// Sealed trait machinery
mod sealed {
    use super::*;

    pub trait Sealed {}
    impl Sealed for PioA {}
    impl Sealed for PioB {}
    impl Sealed for PioC {}
    impl Sealed for PioD {}
}

// The following code implements pin constructors for each port.
// This way we exhaust all possible pins to allow for a compile-check of the pin number
// being correct. This shall be simplified in future when compile-checks for const-generic
// parameters are stabilized.

macro_rules! impl_pins {
    ($port:ty, [$($name:ident => $pin:expr),+]) => {
        $(
            impl Pio<$port, $pin> {
                pub const fn $name() -> Self {
                    Self { port: PhantomData, alt_base_addr: None }
                }
            }
        )+
    }
}

impl_pins!(PioA, [
    pa0=>0,   pa1=>1,   pa2=>2,   pa3=>3,   pa4=>4,   pa5=>5,   pa6=>6,   pa7=>7,
    pa8=>8,   pa9=>9,   pa10=>10, pa11=>11, pa12=>12, pa13=>13, pa14=>14, pa15=>15,
    pa16=>16, pa17=>17, pa18=>18, pa19=>19, pa20=>20, pa21=>21, pa22=>22, pa23=>23,
    pa24=>24, pa25=>25, pa26=>26, pa27=>27, pa28=>28, pa29=>29, pa30=>30, pa31=>31
]);

impl_pins!(PioB, [
    pb0=>0,   pb1=>1,   pb2=>2,   pb3=>3,   pb4=>4,   pb5=>5,   pb6=>6,   pb7=>7,
    pb8=>8,   pb9=>9,   pb10=>10, pb11=>11, pb12=>12, pb13=>13, pb14=>14, pb15=>15,
    pb16=>16, pb17=>17, pb18=>18, pb19=>19, pb20=>20, pb21=>21, pb22=>22, pb23=>23,
    pb24=>24, pb25=>25, pb26=>26, pb27=>27, pb28=>28, pb29=>29, pb30=>30, pb31=>31
]);

impl_pins!(PioC, [
    pc0=>0,   pc1=>1,   pc2=>2,   pc3=>3,   pc4=>4,   pc5=>5,   pc6=>6,   pc7=>7,
    pc8=>8,   pc9=>9,   pc10=>10, pc11=>11, pc12=>12, pc13=>13, pc14=>14, pc15=>15,
    pc16=>16, pc17=>17, pc18=>18, pc19=>19, pc20=>20, pc21=>21, pc22=>22, pc23=>23,
    pc24=>24, pc25=>25, pc26=>26, pc27=>27, pc28=>28, pc29=>29, pc30=>30, pc31=>31
]);

impl_pins!(PioD, [
    pd0=>0,   pd1=>1,   pd2=>2,   pd3=>3,   pd4=>4,   pd5=>5,   pd6=>6,   pd7=>7,
    pd8=>8,   pd9=>9,   pd10=>10, pd11=>11, pd12=>12, pd13=>13, pd14=>14, pd15=>15,
    pd16=>16, pd17=>17, pd18=>18, pd19=>19, pd20=>20, pd21=>21, pd22=>22, pd23=>23,
    pd24=>24, pd25=>25, pd26=>26, pd27=>27, pd28=>28, pd29=>29, pd30=>30, pd31=>31
]);
