INFO: [HLS 200-10] Running '/data/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brenton' on host 'isc01.fnal.gov' (Linux_x86_64 version 5.14.0-162.22.2.el9_1.x86_64) on Tue Aug 01 14:29:02 EDT 2023
INFO: [HLS 200-10] In directory '/home/brenton/kernel/processAPA'
Sourcing Tcl script '/home/brenton/kernel/processAPA/processapa/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/brenton/kernel/processAPA/processapa/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project processapa 
INFO: [HLS 200-10] Opening project '/home/brenton/kernel/processAPA/processapa'.
INFO: [HLS 200-1510] Running: set_top process_data 
INFO: [HLS 200-1510] Running: add_files FDHDChannelMapSP.cxx 
INFO: [HLS 200-10] Adding design file 'FDHDChannelMapSP.cxx' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files myproject.cpp 
INFO: [HLS 200-10] Adding design file 'myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_visiblewires.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_visiblewires.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_wireends.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_wireends.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHD_CrateMap_v1.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHD_CrateMap_v1.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb processAPA.cxx -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'processAPA.cxx' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/processAPA/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/processAPA/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/brenton/kernel/processAPA/processapa/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_data process_data 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../processAPA.cxx in debug mode
   Compiling ../../../../FDHDChannelMapSP.cxx in debug mode
   Compiling ../../../../kernel.cpp in debug mode
   Compiling ../../../../myproject.cpp in debug mode
   Generating csim.exe
started running
here
after
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 65536
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 55.98 seconds. CPU system time: 0.84 seconds. Elapsed time: 56.96 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 58.22 seconds. Total CPU system time: 1.18 seconds. Total elapsed time: 59.42 seconds; peak allocated memory: 1.068 GB.
