// Seed: 924476039
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    input wor id_3,
    output tri0 module_0,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output uwire id_13,
    input uwire id_14,
    input tri id_15,
    input tri id_16,
    output tri0 id_17
);
  assign id_1  = id_11;
  assign id_13 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5
);
  assign id_5 = 1;
  tri0  id_7 = 1;
  uwire id_8 = 1 ^ 1;
  module_0(
      id_2,
      id_5,
      id_4,
      id_1,
      id_0,
      id_4,
      id_5,
      id_2,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_2,
      id_2,
      id_3,
      id_0
  );
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_7 = 1'b0;
endmodule
