// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/22/2025 14:26:00"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4_top (
	CLK50,
	SW,
	KEY,
	RESET_N,
	LEDR,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLK50;
input 	[9:0] SW;
input 	[3:0] KEY;
input 	RESET_N;
output 	[9:0] LEDR;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLK50~input_o ;
wire \CLK50~inputCLKENA0_outclk ;
wire \clockGenerator|counter_10MHz|count~0_combout ;
wire \clockGenerator|counter_10MHz|count~2_combout ;
wire \clockGenerator|counter_10MHz|count~1_combout ;
wire \clockGenerator|counter_10MHz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_10MHz|Equal0~0_combout ;
wire \clockGenerator|counter_1MHz|count[3]~DUPLICATE_q ;
wire \clockGenerator|counter_1MHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_1MHz|count~0_combout ;
wire \clockGenerator|counter_1MHz|count~1_combout ;
wire \clockGenerator|counter_1MHz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_1MHz|count~3_combout ;
wire \clockGenerator|counter_1MHz|count[2]~DUPLICATE_q ;
wire \clockGenerator|counter_1MHz|rco_out~0_combout ;
wire \clockGenerator|counter_1MHz|rco_out~combout ;
wire \clockGenerator|counter_100kHz|count[3]~DUPLICATE_q ;
wire \clockGenerator|counter_100kHz|count~2_combout ;
wire \clockGenerator|counter_100kHz|count~1_combout ;
wire \clockGenerator|counter_100kHz|count~0_combout ;
wire \clockGenerator|counter_100kHz|count~3_combout ;
wire \clockGenerator|counter_100kHz|rco_out~0_combout ;
wire \clockGenerator|counter_100kHz|rco_out~combout ;
wire \clockGenerator|counter_10kHz|count[3]~DUPLICATE_q ;
wire \clockGenerator|counter_10kHz|count~2_combout ;
wire \clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_10kHz|count~1_combout ;
wire \clockGenerator|counter_10kHz|count~3_combout ;
wire \clockGenerator|counter_10kHz|count~0_combout ;
wire \clockGenerator|counter_10kHz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_10kHz|rco_out~0_combout ;
wire \clockGenerator|counter_10kHz|rco_out~combout ;
wire \clockGenerator|counter_1kHz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_1kHz|count~3_combout ;
wire \clockGenerator|counter_1kHz|count~0_combout ;
wire \clockGenerator|counter_1kHz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_1kHz|count~2_combout ;
wire \clockGenerator|counter_1kHz|count~1_combout ;
wire \clockGenerator|counter_1kHz|count[3]~DUPLICATE_q ;
wire \clockGenerator|counter_1kHz|rco_out~0_combout ;
wire \clockGenerator|counter_100Hz|count~2_combout ;
wire \clockGenerator|counter_1kHz|rco_out~combout ;
wire \clockGenerator|counter_100Hz|count[2]~DUPLICATE_q ;
wire \clockGenerator|counter_100Hz|count~1_combout ;
wire \clockGenerator|counter_100Hz|count~3_combout ;
wire \clockGenerator|counter_100Hz|count~0_combout ;
wire \clockGenerator|counter_100Hz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_100Hz|rco_out~0_combout ;
wire \clockGenerator|counter_100Hz|rco_out~combout ;
wire \clockGenerator|counter_10Hz|count~3_combout ;
wire \clockGenerator|counter_10Hz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_10Hz|count~0_combout ;
wire \clockGenerator|counter_10Hz|count~2_combout ;
wire \clockGenerator|counter_10Hz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_10Hz|count~1_combout ;
wire \clockGenerator|counter_10Hz|count[3]~DUPLICATE_q ;
wire \clockGenerator|counter_10Hz|rco_out~combout ;
wire \clockGenerator|counter_1Hz|count[0]~DUPLICATE_q ;
wire \clockGenerator|counter_1Hz|count~0_combout ;
wire \clockGenerator|counter_1Hz|count~1_combout ;
wire \clockGenerator|counter_1Hz|count~3_combout ;
wire \clockGenerator|counter_1Hz|count~2_combout ;
wire \clockGenerator|counter_1Hz|count[1]~DUPLICATE_q ;
wire \clockGenerator|counter_1Hz|count[2]~DUPLICATE_q ;
wire \clockGenerator|Mux0~0_combout ;
wire \SW[9]~input_o ;
wire \clockGenerator|Mux0~1_combout ;
wire \clockGenerator|var_clock~q ;
wire \clockGenerator|var_clock~CLKENA0_outclk ;
wire \RESET_N~input_o ;
wire \daCore|aRealProcessor|Add0~1_sumout ;
wire \daCore|aRealProcessor|Add0~2 ;
wire \daCore|aRealProcessor|Add0~5_sumout ;
wire \daCore|aRealProcessor|Add0~6 ;
wire \daCore|aRealProcessor|Add0~9_sumout ;
wire \daCore|aRealProcessor|Add0~10 ;
wire \daCore|aRealProcessor|Add0~13_sumout ;
wire \daCore|aRealProcessor|Add0~14 ;
wire \daCore|aRealProcessor|Add0~17_sumout ;
wire \daCore|aRealProcessor|Add0~18 ;
wire \daCore|aRealProcessor|Add0~25_sumout ;
wire \daCore|aRealProcessor|Add0~26 ;
wire \daCore|aRealProcessor|Add0~21_sumout ;
wire \daCore|aRealProcessor|iram|Mux6~0_combout ;
wire \daCore|aRealProcessor|iram|Mux8~0_combout ;
wire \daCore|aRealProcessor|iram|Mux0~0_combout ;
wire \daCore|aRealProcessor|iram|Mux11~0_combout ;
wire \daCore|aRealProcessor|dec|Selector1~0_combout ;
wire \daCore|aRealProcessor|dec|Selector2~0_combout ;
wire \daCore|aRealProcessor|regf|Decoder0~0_combout ;
wire \daCore|aRealProcessor|regf|storage[1][5]~1_combout ;
wire \daCore|aRealProcessor|regf|storage[1][0]~q ;
wire \daCore|aRealProcessor|iram|Mux5~0_combout ;
wire \daCore|aRealProcessor|iram|Mux6~1_combout ;
wire \daCore|aRealProcessor|regf|storage[2][0]~2_combout ;
wire \daCore|aRealProcessor|regf|storage[2][0]~q ;
wire \daCore|aRealProcessor|regf|storage[3][0]~3_combout ;
wire \daCore|aRealProcessor|regf|storage[3][0]~q ;
wire \daCore|aRealProcessor|regf|Mux7~0_combout ;
wire \daCore|aRealProcessor|iram|Mux10~0_combout ;
wire \daCore|aRealProcessor|dec|Mux0~0_combout ;
wire \daCore|aRealProcessor|iram|Mux15~0_combout ;
wire \daCore|aRealProcessor|iram|Mux3~0_combout ;
wire \daCore|aRealProcessor|iram|Mux1~0_combout ;
wire \daCore|aRealProcessor|dec|Mux2~0_combout ;
wire \daCore|aRealProcessor|iram|Mux14~0_combout ;
wire \daCore|aRealProcessor|dec|Mux1~0_combout ;
wire \daCore|aRealProcessor|alu|co|Decoder0~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[4]~1_combout ;
wire \daCore|aRealProcessor|regf|storage[3][1]~q ;
wire \daCore|aRealProcessor|dec|SB[0]~1_combout ;
wire \daCore|aRealProcessor|regf|storage[2][1]~q ;
wire \daCore|aRealProcessor|regf|storage[1][1]~q ;
wire \daCore|aRealProcessor|dec|SB[1]~0_combout ;
wire \daCore|aRealProcessor|regf|Mux14~0_combout ;
wire \daCore|aRealProcessor|dec|WideOr3~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[1]~2_combout ;
wire \daCore|aRealProcessor|alu|BOUT[0]~0_combout ;
wire \daCore|aRealProcessor|alu|ad|bit1|Y~combout ;
wire \daCore|aRealProcessor|alu|Y[7]~0_combout ;
wire \daCore|aRealProcessor|alu|co|WideOr0~0_combout ;
wire \daCore|aRealProcessor|alu|Equal3~0_combout ;
wire \daCore|aRealProcessor|alu|Y[1]~3_combout ;
wire \daCore|aRealProcessor|alu|Y[1]~4_combout ;
wire \daCore|aRealProcessor|regf|storage[0][0]~0_combout ;
wire \daCore|aRealProcessor|regf|storage[0][1]~q ;
wire \daCore|aRealProcessor|regf|Mux6~0_combout ;
wire \daCore|aRealProcessor|alu|Y[0]~1_combout ;
wire \daCore|aRealProcessor|alu|co|Decoder0~1_combout ;
wire \daCore|aRealProcessor|alu|co|WideOr1~0_combout ;
wire \daCore|aRealProcessor|alu|Y[0]~2_combout ;
wire \daCore|aRealProcessor|alu|Y[0]~21_combout ;
wire \daCore|aRealProcessor|regf|storage[0][0]~q ;
wire \daCore|aRealProcessor|regf|Mux15~0_combout ;
wire \daCore|dataram|IOreg[3][0]~feeder_combout ;
wire \daCore|aRealProcessor|regf|storage[3][2]~q ;
wire \daCore|aRealProcessor|regf|storage[2][2]~q ;
wire \daCore|aRealProcessor|regf|storage[0][2]~q ;
wire \daCore|aRealProcessor|regf|Mux13~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[7]~3_combout ;
wire \daCore|aRealProcessor|alu|BOUT[2]~4_combout ;
wire \daCore|aRealProcessor|alu|Y[2]~5_combout ;
wire \daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ;
wire \daCore|aRealProcessor|alu|Y[2]~6_combout ;
wire \daCore|aRealProcessor|regf|storage[1][2]~q ;
wire \daCore|aRealProcessor|regf|Mux5~0_combout ;
wire \daCore|aRealProcessor|regf|storage[3][3]~q ;
wire \daCore|aRealProcessor|regf|storage[1][3]~q ;
wire \daCore|aRealProcessor|regf|storage[2][3]~q ;
wire \daCore|aRealProcessor|regf|storage[0][3]~q ;
wire \daCore|aRealProcessor|regf|Mux12~0_combout ;
wire \daCore|aRealProcessor|iram|Mux12~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[3]~5_combout ;
wire \daCore|aRealProcessor|regf|Mux4~0_combout ;
wire \daCore|aRealProcessor|alu|Y[3]~7_combout ;
wire \daCore|aRealProcessor|alu|ad|bit3|Y~0_combout ;
wire \daCore|aRealProcessor|alu|Y[3]~8_combout ;
wire \daCore|dataram|WideOr1~0_combout ;
wire \daCore|dataram|WideOr0~1_combout ;
wire \daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ;
wire \daCore|aRealProcessor|regf|storage[2][4]~q ;
wire \daCore|aRealProcessor|regf|storage[3][4]~q ;
wire \daCore|aRealProcessor|regf|storage[0][4]~q ;
wire \daCore|aRealProcessor|regf|Mux3~0_combout ;
wire \daCore|aRealProcessor|alu|Y[4]~9_combout ;
wire \daCore|aRealProcessor|alu|Y[4]~10_combout ;
wire \daCore|aRealProcessor|regf|storage[1][4]~q ;
wire \daCore|aRealProcessor|regf|Mux11~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[4]~6_combout ;
wire \daCore|aRealProcessor|regf|storage[0][5]~q ;
wire \daCore|aRealProcessor|regf|storage[2][5]~q ;
wire \daCore|aRealProcessor|regf|storage[1][5]~q ;
wire \daCore|aRealProcessor|regf|Mux2~0_combout ;
wire \daCore|aRealProcessor|alu|Y[5]~11_combout ;
wire \daCore|aRealProcessor|alu|ad|bit5|Y~0_combout ;
wire \daCore|aRealProcessor|alu|Y[5]~12_combout ;
wire \daCore|aRealProcessor|regf|storage[3][5]~q ;
wire \daCore|aRealProcessor|regf|Mux10~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[5]~7_combout ;
wire \daCore|aRealProcessor|alu|ad|bit5|CO~0_combout ;
wire \daCore|aRealProcessor|regf|storage[1][7]~q ;
wire \daCore|aRealProcessor|regf|storage[3][7]~q ;
wire \daCore|aRealProcessor|regf|storage[2][7]~q ;
wire \daCore|aRealProcessor|regf|storage[0][7]~q ;
wire \daCore|aRealProcessor|regf|Mux0~0_combout ;
wire \daCore|aRealProcessor|regf|storage[1][6]~q ;
wire \daCore|aRealProcessor|regf|storage[2][6]~q ;
wire \daCore|aRealProcessor|regf|storage[0][6]~q ;
wire \daCore|aRealProcessor|regf|Mux9~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[6]~8_combout ;
wire \daCore|aRealProcessor|alu|Y[6]~13_combout ;
wire \daCore|aRealProcessor|alu|Y[6]~14_combout ;
wire \daCore|aRealProcessor|regf|storage[3][6]~q ;
wire \daCore|aRealProcessor|regf|Mux1~0_combout ;
wire \daCore|aRealProcessor|alu|Y[7]~17_combout ;
wire \daCore|aRealProcessor|regf|Mux8~0_combout ;
wire \daCore|aRealProcessor|alu|BOUT[7]~9_combout ;
wire \daCore|aRealProcessor|alu|Y[7]~15_combout ;
wire \daCore|aRealProcessor|alu|ad|bit7|Y~0_combout ;
wire \daCore|aRealProcessor|alu|Y[7]~16_combout ;
wire \daCore|dataram|MW_IO~0_combout ;
wire \daCore|dataram|MW_IO~1_combout ;
wire \daCore|dataram|WideOr2~0_combout ;
wire \daCore|dataram|Decoder0~0_combout ;
wire \daCore|dataram|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[3][0]~0_combout ;
wire \daCore|dataram|IOreg[3][0]~q ;
wire \daCore|dataram|IOreg[3][1]~feeder_combout ;
wire \daCore|dataram|IOreg[3][1]~q ;
wire \daCore|dataram|IOreg[3][2]~feeder_combout ;
wire \daCore|dataram|IOreg[3][2]~q ;
wire \daCore|dataram|IOreg[3][3]~q ;
wire \daCore|dataram|IOreg[3][4]~q ;
wire \daCore|dataram|IOreg[3][5]~feeder_combout ;
wire \daCore|dataram|IOreg[3][5]~q ;
wire \daCore|dataram|IOreg[3][6]~feeder_combout ;
wire \daCore|dataram|IOreg[3][6]~q ;
wire \daCore|dataram|IOreg[3][7]~feeder_combout ;
wire \daCore|dataram|IOreg[3][7]~q ;
wire \daCore|dataram|IOreg[6][4]~1_combout ;
wire \daCore|dataram|IOreg[6][5]~q ;
wire \daCore|dataram|IOreg[6][7]~q ;
wire \daCore|dataram|IOreg[6][6]~feeder_combout ;
wire \daCore|dataram|IOreg[6][6]~q ;
wire \daCore|dataram|IOreg[6][4]~q ;
wire \upperIOG|WideOr6~0_combout ;
wire \upperIOG|WideOr5~0_combout ;
wire \upperIOG|WideOr4~0_combout ;
wire \upperIOG|WideOr3~0_combout ;
wire \upperIOG|WideOr2~0_combout ;
wire \upperIOG|WideOr1~0_combout ;
wire \upperIOG|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[6][1]~q ;
wire \daCore|dataram|IOreg[6][2]~q ;
wire \daCore|dataram|IOreg[6][3]~q ;
wire \daCore|dataram|IOreg[6][0]~q ;
wire \lowerIOG|WideOr6~0_combout ;
wire \lowerIOG|WideOr5~0_combout ;
wire \lowerIOG|WideOr4~0_combout ;
wire \lowerIOG|WideOr3~0_combout ;
wire \lowerIOG|WideOr2~0_combout ;
wire \lowerIOG|WideOr1~0_combout ;
wire \lowerIOG|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[5][3]~2_combout ;
wire \daCore|dataram|IOreg[5][4]~q ;
wire \daCore|dataram|IOreg[5][5]~q ;
wire \daCore|dataram|IOreg[5][6]~feeder_combout ;
wire \daCore|dataram|IOreg[5][6]~q ;
wire \daCore|dataram|IOreg[5][7]~feeder_combout ;
wire \daCore|dataram|IOreg[5][7]~q ;
wire \upperIOF|WideOr6~0_combout ;
wire \upperIOF|WideOr5~0_combout ;
wire \upperIOF|WideOr4~0_combout ;
wire \upperIOF|WideOr3~0_combout ;
wire \upperIOF|WideOr2~0_combout ;
wire \upperIOF|WideOr1~0_combout ;
wire \upperIOF|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[5][1]~q ;
wire \daCore|dataram|IOreg[5][2]~q ;
wire \daCore|dataram|IOreg[5][3]~q ;
wire \daCore|dataram|IOreg[5][0]~q ;
wire \lowerIOF|WideOr6~0_combout ;
wire \lowerIOF|WideOr5~0_combout ;
wire \lowerIOF|WideOr4~0_combout ;
wire \lowerIOF|WideOr3~0_combout ;
wire \lowerIOF|WideOr2~0_combout ;
wire \lowerIOF|WideOr1~0_combout ;
wire \lowerIOF|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[4][0]~3_combout ;
wire \daCore|dataram|IOreg[4][6]~q ;
wire \daCore|dataram|IOreg[4][5]~q ;
wire \daCore|dataram|IOreg[4][7]~q ;
wire \daCore|dataram|IOreg[4][4]~q ;
wire \upperIOE|WideOr6~0_combout ;
wire \upperIOE|WideOr5~0_combout ;
wire \upperIOE|WideOr4~0_combout ;
wire \upperIOE|WideOr3~0_combout ;
wire \upperIOE|WideOr2~0_combout ;
wire \upperIOE|WideOr1~0_combout ;
wire \upperIOE|WideOr0~0_combout ;
wire \daCore|dataram|IOreg[4][2]~q ;
wire \daCore|dataram|IOreg[4][1]~q ;
wire \daCore|dataram|IOreg[4][3]~q ;
wire \daCore|dataram|IOreg[4][0]~q ;
wire \lowerIOE|WideOr6~0_combout ;
wire \lowerIOE|WideOr5~0_combout ;
wire \lowerIOE|WideOr4~0_combout ;
wire \lowerIOE|WideOr3~0_combout ;
wire \lowerIOE|WideOr2~0_combout ;
wire \lowerIOE|WideOr1~0_combout ;
wire \lowerIOE|WideOr0~0_combout ;
wire [3:0] \clockGenerator|counter_100Hz|count ;
wire [7:0] \daCore|aRealProcessor|PC_reg ;
wire [3:0] \clockGenerator|counter_100kHz|count ;
wire [3:0] \clockGenerator|counter_10Hz|count ;
wire [3:0] \clockGenerator|counter_10MHz|count ;
wire [3:0] \clockGenerator|counter_1Hz|count ;
wire [3:0] \clockGenerator|counter_10kHz|count ;
wire [3:0] \clockGenerator|counter_1MHz|count ;
wire [3:0] \clockGenerator|counter_1kHz|count ;


// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\daCore|dataram|IOreg[3][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\daCore|dataram|IOreg[3][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\daCore|dataram|IOreg[3][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\daCore|dataram|IOreg[3][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\daCore|dataram|IOreg[3][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\daCore|dataram|IOreg[3][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\daCore|dataram|IOreg[3][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\daCore|dataram|IOreg[3][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\clockGenerator|var_clock~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\upperIOG|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\upperIOG|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\upperIOG|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\upperIOG|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\upperIOG|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\upperIOG|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\upperIOG|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\lowerIOG|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\lowerIOG|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\lowerIOG|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\lowerIOG|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\lowerIOG|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\lowerIOG|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\lowerIOG|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\upperIOF|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\upperIOF|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\upperIOF|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\upperIOF|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\upperIOF|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\upperIOF|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\upperIOF|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\lowerIOF|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\lowerIOF|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\lowerIOF|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\lowerIOF|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\lowerIOF|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\lowerIOF|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\lowerIOF|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\upperIOE|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\upperIOE|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\upperIOE|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\upperIOE|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\upperIOE|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\upperIOE|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\upperIOE|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\lowerIOE|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\lowerIOE|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\lowerIOE|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\lowerIOE|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\lowerIOE|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\lowerIOE|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\lowerIOE|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLK50~input (
	.i(CLK50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK50~input_o ));
// synopsys translate_off
defparam \CLK50~input .bus_hold = "false";
defparam \CLK50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLK50~inputCLKENA0 (
	.inclk(\CLK50~input_o ),
	.ena(vcc),
	.outclk(\CLK50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLK50~inputCLKENA0 .clock_type = "global clock";
defparam \CLK50~inputCLKENA0 .disable_mode = "low";
defparam \CLK50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLK50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLK50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N48
cyclonev_lcell_comb \clockGenerator|counter_10MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~0_combout  = ( !\clockGenerator|counter_10MHz|count [2] & ( \clockGenerator|counter_10MHz|count [1] & ( \clockGenerator|counter_10MHz|count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_10MHz|count [0]),
	.datae(!\clockGenerator|counter_10MHz|count [2]),
	.dataf(!\clockGenerator|counter_10MHz|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10MHz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_10MHz|count~0 .lut_mask = 64'h0000000000FF0000;
defparam \clockGenerator|counter_10MHz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N50
dffeas \clockGenerator|counter_10MHz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10MHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10MHz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10MHz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N42
cyclonev_lcell_comb \clockGenerator|counter_10MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~2_combout  = ( !\clockGenerator|counter_10MHz|count [0] & ( !\clockGenerator|counter_10MHz|count [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10MHz|count [0]),
	.dataf(!\clockGenerator|counter_10MHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10MHz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_10MHz|count~2 .lut_mask = 64'hFFFF000000000000;
defparam \clockGenerator|counter_10MHz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N44
dffeas \clockGenerator|counter_10MHz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10MHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10MHz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10MHz|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N3
cyclonev_lcell_comb \clockGenerator|counter_10MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~1_combout  = ( \clockGenerator|counter_10MHz|count [1] & ( !\clockGenerator|counter_10MHz|count [2] & ( !\clockGenerator|counter_10MHz|count [0] ) ) ) # ( !\clockGenerator|counter_10MHz|count [1] & ( 
// !\clockGenerator|counter_10MHz|count [2] & ( \clockGenerator|counter_10MHz|count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_10MHz|count [0]),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10MHz|count [1]),
	.dataf(!\clockGenerator|counter_10MHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10MHz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_10MHz|count~1 .lut_mask = 64'h0F0FF0F000000000;
defparam \clockGenerator|counter_10MHz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N4
dffeas \clockGenerator|counter_10MHz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10MHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10MHz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10MHz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N43
dffeas \clockGenerator|counter_10MHz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10MHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10MHz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N9
cyclonev_lcell_comb \clockGenerator|counter_10MHz|Equal0~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|Equal0~0_combout  = ( !\clockGenerator|counter_10MHz|count [1] & ( \clockGenerator|counter_10MHz|count [2] & ( !\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10MHz|count [1]),
	.dataf(!\clockGenerator|counter_10MHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|Equal0~0 .extended_lut = "off";
defparam \clockGenerator|counter_10MHz|Equal0~0 .lut_mask = 64'h00000000F0F00000;
defparam \clockGenerator|counter_10MHz|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N37
dffeas \clockGenerator|counter_1MHz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N40
dffeas \clockGenerator|counter_1MHz|count[3]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N36
cyclonev_lcell_comb \clockGenerator|counter_1MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~2_combout  = ( !\clockGenerator|counter_1MHz|count[3]~DUPLICATE_q  & ( !\clockGenerator|counter_1MHz|count [0] $ (!\clockGenerator|counter_1MHz|count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1MHz|count [0]),
	.datad(!\clockGenerator|counter_1MHz|count [1]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1MHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|count~2 .lut_mask = 64'h0FF00FF000000000;
defparam \clockGenerator|counter_1MHz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \clockGenerator|counter_1MHz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N33
cyclonev_lcell_comb \clockGenerator|counter_1MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~0_combout  = ( \clockGenerator|counter_1MHz|count[2]~DUPLICATE_q  & ( (!\clockGenerator|counter_1MHz|count [3] & !\clockGenerator|counter_1MHz|count [0]) ) ) # ( !\clockGenerator|counter_1MHz|count[2]~DUPLICATE_q  & ( 
// (!\clockGenerator|counter_1MHz|count [0] & ((!\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ) # (!\clockGenerator|counter_1MHz|count [3]))) ) )

	.dataa(!\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1MHz|count [3]),
	.datad(!\clockGenerator|counter_1MHz|count [0]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1MHz|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|count~0 .lut_mask = 64'hFA00FA00F000F000;
defparam \clockGenerator|counter_1MHz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \clockGenerator|counter_1MHz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N32
dffeas \clockGenerator|counter_1MHz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N39
cyclonev_lcell_comb \clockGenerator|counter_1MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~1_combout  = ( \clockGenerator|counter_1MHz|count [1] & ( (\clockGenerator|counter_1MHz|count [0] & (\clockGenerator|counter_1MHz|count [2] & !\clockGenerator|counter_1MHz|count [3])) ) ) # ( 
// !\clockGenerator|counter_1MHz|count [1] & ( (!\clockGenerator|counter_1MHz|count [0] & (!\clockGenerator|counter_1MHz|count [2] & \clockGenerator|counter_1MHz|count [3])) ) )

	.dataa(!\clockGenerator|counter_1MHz|count [0]),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1MHz|count [2]),
	.datad(!\clockGenerator|counter_1MHz|count [3]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1MHz|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|count~1 .lut_mask = 64'h00A000A005000500;
defparam \clockGenerator|counter_1MHz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N41
dffeas \clockGenerator|counter_1MHz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N34
dffeas \clockGenerator|counter_1MHz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N30
cyclonev_lcell_comb \clockGenerator|counter_1MHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~3_combout  = ( \clockGenerator|counter_1MHz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_1MHz|count [3] & (!\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q  $ (!\clockGenerator|counter_1MHz|count [2]))) ) ) # ( 
// !\clockGenerator|counter_1MHz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_1MHz|count [3] & \clockGenerator|counter_1MHz|count [2]) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_1MHz|count [3]),
	.datac(!\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_1MHz|count [2]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1MHz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|count~3 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \clockGenerator|counter_1MHz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \clockGenerator|counter_1MHz|count[2]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1MHz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1MHz|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1MHz|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N45
cyclonev_lcell_comb \clockGenerator|counter_1MHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~0_combout  = ( !\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q  & ( \clockGenerator|counter_1MHz|count[3]~DUPLICATE_q  & ( (!\clockGenerator|counter_1MHz|count[2]~DUPLICATE_q  & 
// \clockGenerator|counter_1MHz|count[0]~DUPLICATE_q ) ) ) )

	.dataa(!\clockGenerator|counter_1MHz|count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_1MHz|count[0]~DUPLICATE_q ),
	.datae(!\clockGenerator|counter_1MHz|count[1]~DUPLICATE_q ),
	.dataf(!\clockGenerator|counter_1MHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out~0 .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|rco_out~0 .lut_mask = 64'h0000000000AA0000;
defparam \clockGenerator|counter_1MHz|rco_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N57
cyclonev_lcell_comb \clockGenerator|counter_1MHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~combout  = (\clockGenerator|counter_1MHz|rco_out~0_combout  & \clockGenerator|counter_10MHz|Equal0~0_combout )

	.dataa(!\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datab(!\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_1MHz|rco_out .lut_mask = 64'h1111111111111111;
defparam \clockGenerator|counter_1MHz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N10
dffeas \clockGenerator|counter_100kHz|count[3]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_100kHz|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N15
cyclonev_lcell_comb \clockGenerator|counter_100kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~2_combout  = ( \clockGenerator|counter_100kHz|count [1] & ( !\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q  & ( !\clockGenerator|counter_100kHz|count [0] ) ) ) # ( !\clockGenerator|counter_100kHz|count [1] & ( 
// !\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q  & ( \clockGenerator|counter_100kHz|count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_100kHz|count [0]),
	.datae(!\clockGenerator|counter_100kHz|count [1]),
	.dataf(!\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|count~2 .lut_mask = 64'h00FFFF0000000000;
defparam \clockGenerator|counter_100kHz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N17
dffeas \clockGenerator|counter_100kHz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100kHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100kHz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100kHz|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N9
cyclonev_lcell_comb \clockGenerator|counter_100kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~1_combout  = ( !\clockGenerator|counter_100kHz|count [3] & ( \clockGenerator|counter_100kHz|count [2] & ( (\clockGenerator|counter_100kHz|count [1] & \clockGenerator|counter_100kHz|count [0]) ) ) ) # ( 
// \clockGenerator|counter_100kHz|count [3] & ( !\clockGenerator|counter_100kHz|count [2] & ( (!\clockGenerator|counter_100kHz|count [1] & !\clockGenerator|counter_100kHz|count [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_100kHz|count [1]),
	.datad(!\clockGenerator|counter_100kHz|count [0]),
	.datae(!\clockGenerator|counter_100kHz|count [3]),
	.dataf(!\clockGenerator|counter_100kHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|count~1 .lut_mask = 64'h0000F000000F0000;
defparam \clockGenerator|counter_100kHz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N11
dffeas \clockGenerator|counter_100kHz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100kHz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100kHz|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N0
cyclonev_lcell_comb \clockGenerator|counter_100kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~0_combout  = ( !\clockGenerator|counter_100kHz|count [0] & ( \clockGenerator|counter_100kHz|count [2] & ( !\clockGenerator|counter_100kHz|count [3] ) ) ) # ( !\clockGenerator|counter_100kHz|count [0] & ( 
// !\clockGenerator|counter_100kHz|count [2] & ( (!\clockGenerator|counter_100kHz|count [3]) # (!\clockGenerator|counter_100kHz|count [1]) ) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_100kHz|count [3]),
	.datac(gnd),
	.datad(!\clockGenerator|counter_100kHz|count [1]),
	.datae(!\clockGenerator|counter_100kHz|count [0]),
	.dataf(!\clockGenerator|counter_100kHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|count~0 .lut_mask = 64'hFFCC0000CCCC0000;
defparam \clockGenerator|counter_100kHz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N2
dffeas \clockGenerator|counter_100kHz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100kHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100kHz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100kHz|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N18
cyclonev_lcell_comb \clockGenerator|counter_100kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~3_combout  = ( \clockGenerator|counter_100kHz|count [2] & ( !\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q  & ( (!\clockGenerator|counter_100kHz|count [0]) # (!\clockGenerator|counter_100kHz|count [1]) ) ) ) # ( 
// !\clockGenerator|counter_100kHz|count [2] & ( !\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q  & ( (\clockGenerator|counter_100kHz|count [0] & \clockGenerator|counter_100kHz|count [1]) ) ) )

	.dataa(!\clockGenerator|counter_100kHz|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_100kHz|count [1]),
	.datae(!\clockGenerator|counter_100kHz|count [2]),
	.dataf(!\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|count~3 .lut_mask = 64'h0055FFAA00000000;
defparam \clockGenerator|counter_100kHz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N19
dffeas \clockGenerator|counter_100kHz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100kHz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100kHz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100kHz|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N24
cyclonev_lcell_comb \clockGenerator|counter_100kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~0_combout  = ( \clockGenerator|counter_100kHz|count [0] & ( \clockGenerator|counter_100kHz|count[3]~DUPLICATE_q  & ( (!\clockGenerator|counter_100kHz|count [2] & !\clockGenerator|counter_100kHz|count [1]) ) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_100kHz|count [2]),
	.datac(gnd),
	.datad(!\clockGenerator|counter_100kHz|count [1]),
	.datae(!\clockGenerator|counter_100kHz|count [0]),
	.dataf(!\clockGenerator|counter_100kHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out~0 .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|rco_out~0 .lut_mask = 64'h000000000000CC00;
defparam \clockGenerator|counter_100kHz|rco_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N54
cyclonev_lcell_comb \clockGenerator|counter_100kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~combout  = ( \clockGenerator|counter_100kHz|rco_out~0_combout  & ( (\clockGenerator|counter_1MHz|rco_out~0_combout  & \clockGenerator|counter_10MHz|Equal0~0_combout ) ) )

	.dataa(!\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datab(!\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_100kHz|rco_out .lut_mask = 64'h0000000011111111;
defparam \clockGenerator|counter_100kHz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N47
dffeas \clockGenerator|counter_10kHz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N40
dffeas \clockGenerator|counter_10kHz|count[3]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N45
cyclonev_lcell_comb \clockGenerator|counter_10kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~2_combout  = ( !\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q  & ( !\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q  $ (!\clockGenerator|counter_10kHz|count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_10kHz|count [1]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|count~2 .lut_mask = 64'h0FF00FF000000000;
defparam \clockGenerator|counter_10kHz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N46
dffeas \clockGenerator|counter_10kHz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N39
cyclonev_lcell_comb \clockGenerator|counter_10kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~1_combout  = ( !\clockGenerator|counter_10kHz|count [3] & ( \clockGenerator|counter_10kHz|count[1]~DUPLICATE_q  & ( (\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q  & \clockGenerator|counter_10kHz|count [2]) ) ) ) # 
// ( \clockGenerator|counter_10kHz|count [3] & ( !\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q  & !\clockGenerator|counter_10kHz|count [2]) ) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q ),
	.datac(!\clockGenerator|counter_10kHz|count [2]),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10kHz|count [3]),
	.dataf(!\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|count~1 .lut_mask = 64'h0000C0C003030000;
defparam \clockGenerator|counter_10kHz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N41
dffeas \clockGenerator|counter_10kHz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N31
dffeas \clockGenerator|counter_10kHz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N42
cyclonev_lcell_comb \clockGenerator|counter_10kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~3_combout  = ( \clockGenerator|counter_10kHz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_10kHz|count [3] & (!\clockGenerator|counter_10kHz|count [0] $ (!\clockGenerator|counter_10kHz|count [2]))) ) ) # ( 
// !\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_10kHz|count [3] & \clockGenerator|counter_10kHz|count [2]) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_10kHz|count [3]),
	.datac(!\clockGenerator|counter_10kHz|count [0]),
	.datad(!\clockGenerator|counter_10kHz|count [2]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|count~3 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \clockGenerator|counter_10kHz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N44
dffeas \clockGenerator|counter_10kHz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N30
cyclonev_lcell_comb \clockGenerator|counter_10kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~0_combout  = ( !\clockGenerator|counter_10kHz|count [0] & ( \clockGenerator|counter_10kHz|count[3]~DUPLICATE_q  & ( (!\clockGenerator|counter_10kHz|count [2] & !\clockGenerator|counter_10kHz|count [1]) ) ) ) # ( 
// !\clockGenerator|counter_10kHz|count [0] & ( !\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_10kHz|count [2]),
	.datac(gnd),
	.datad(!\clockGenerator|counter_10kHz|count [1]),
	.datae(!\clockGenerator|counter_10kHz|count [0]),
	.dataf(!\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|count~0 .lut_mask = 64'hFFFF0000CC000000;
defparam \clockGenerator|counter_10kHz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N32
dffeas \clockGenerator|counter_10kHz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10kHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10kHz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N51
cyclonev_lcell_comb \clockGenerator|counter_10kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~0_combout  = ( \clockGenerator|counter_10kHz|count[3]~DUPLICATE_q  & ( !\clockGenerator|counter_10kHz|count [2] & ( (\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q  & 
// !\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_10kHz|count[0]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_10kHz|count[1]~DUPLICATE_q ),
	.datae(!\clockGenerator|counter_10kHz|count[3]~DUPLICATE_q ),
	.dataf(!\clockGenerator|counter_10kHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out~0 .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|rco_out~0 .lut_mask = 64'h00000F0000000000;
defparam \clockGenerator|counter_10kHz|rco_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N57
cyclonev_lcell_comb \clockGenerator|counter_10kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~combout  = ( \clockGenerator|counter_100kHz|rco_out~0_combout  & ( (\clockGenerator|counter_10MHz|Equal0~0_combout  & (\clockGenerator|counter_1MHz|rco_out~0_combout  & \clockGenerator|counter_10kHz|rco_out~0_combout 
// )) ) )

	.dataa(!\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datab(!\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datac(!\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_10kHz|rco_out .lut_mask = 64'h0000000001010101;
defparam \clockGenerator|counter_10kHz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \clockGenerator|counter_1kHz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N20
dffeas \clockGenerator|counter_1kHz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N28
dffeas \clockGenerator|counter_1kHz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N24
cyclonev_lcell_comb \clockGenerator|counter_1kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~3_combout  = ( \clockGenerator|counter_1kHz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_1kHz|count [3] & (!\clockGenerator|counter_1kHz|count [0] $ (!\clockGenerator|counter_1kHz|count [2]))) ) ) # ( 
// !\clockGenerator|counter_1kHz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_1kHz|count [3] & \clockGenerator|counter_1kHz|count [2]) ) )

	.dataa(!\clockGenerator|counter_1kHz|count [3]),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1kHz|count [0]),
	.datad(!\clockGenerator|counter_1kHz|count [2]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1kHz|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|count~3 .lut_mask = 64'h00AA00AA0AA00AA0;
defparam \clockGenerator|counter_1kHz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \clockGenerator|counter_1kHz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N18
cyclonev_lcell_comb \clockGenerator|counter_1kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~0_combout  = ( \clockGenerator|counter_1kHz|count [2] & ( (!\clockGenerator|counter_1kHz|count [3] & !\clockGenerator|counter_1kHz|count [0]) ) ) # ( !\clockGenerator|counter_1kHz|count [2] & ( 
// (!\clockGenerator|counter_1kHz|count [0] & ((!\clockGenerator|counter_1kHz|count [1]) # (!\clockGenerator|counter_1kHz|count [3]))) ) )

	.dataa(!\clockGenerator|counter_1kHz|count [1]),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1kHz|count [3]),
	.datad(!\clockGenerator|counter_1kHz|count [0]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1kHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|count~0 .lut_mask = 64'hFA00FA00F000F000;
defparam \clockGenerator|counter_1kHz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \clockGenerator|counter_1kHz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N27
cyclonev_lcell_comb \clockGenerator|counter_1kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~2_combout  = ( \clockGenerator|counter_1kHz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_1kHz|count [3] & !\clockGenerator|counter_1kHz|count [1]) ) ) # ( !\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q  & ( 
// (!\clockGenerator|counter_1kHz|count [3] & \clockGenerator|counter_1kHz|count [1]) ) )

	.dataa(!\clockGenerator|counter_1kHz|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_1kHz|count [1]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|count~2 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \clockGenerator|counter_1kHz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \clockGenerator|counter_1kHz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N21
cyclonev_lcell_comb \clockGenerator|counter_1kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~1_combout  = ( \clockGenerator|counter_1kHz|count[0]~DUPLICATE_q  & ( (\clockGenerator|counter_1kHz|count [1] & (\clockGenerator|counter_1kHz|count [2] & !\clockGenerator|counter_1kHz|count [3])) ) ) # ( 
// !\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_1kHz|count [1] & (!\clockGenerator|counter_1kHz|count [2] & \clockGenerator|counter_1kHz|count [3])) ) )

	.dataa(!\clockGenerator|counter_1kHz|count [1]),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1kHz|count [2]),
	.datad(!\clockGenerator|counter_1kHz|count [3]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|count~1 .lut_mask = 64'h00A000A005000500;
defparam \clockGenerator|counter_1kHz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N22
dffeas \clockGenerator|counter_1kHz|count[3]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1kHz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1kHz|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1kHz|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N3
cyclonev_lcell_comb \clockGenerator|counter_1kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~0_combout  = ( !\clockGenerator|counter_1kHz|count [2] & ( (\clockGenerator|counter_1kHz|count[3]~DUPLICATE_q  & (\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q  & !\clockGenerator|counter_1kHz|count [1])) ) )

	.dataa(!\clockGenerator|counter_1kHz|count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1kHz|count[0]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_1kHz|count [1]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1kHz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out~0 .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|rco_out~0 .lut_mask = 64'h0500050000000000;
defparam \clockGenerator|counter_1kHz|rco_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N15
cyclonev_lcell_comb \clockGenerator|counter_100Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~2_combout  = ( !\clockGenerator|counter_100Hz|count [3] & ( !\clockGenerator|counter_100Hz|count [0] $ (!\clockGenerator|counter_100Hz|count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_100Hz|count [0]),
	.datad(!\clockGenerator|counter_100Hz|count [1]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|count~2 .lut_mask = 64'h0FF00FF000000000;
defparam \clockGenerator|counter_100Hz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N54
cyclonev_lcell_comb \clockGenerator|counter_1kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~combout  = ( \clockGenerator|counter_100kHz|rco_out~0_combout  & ( (\clockGenerator|counter_10MHz|Equal0~0_combout  & (\clockGenerator|counter_1MHz|rco_out~0_combout  & (\clockGenerator|counter_1kHz|rco_out~0_combout  
// & \clockGenerator|counter_10kHz|rco_out~0_combout ))) ) )

	.dataa(!\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datab(!\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datac(!\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datad(!\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_1kHz|rco_out .lut_mask = 64'h0000000000010001;
defparam \clockGenerator|counter_1kHz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N16
dffeas \clockGenerator|counter_100Hz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \clockGenerator|counter_100Hz|count[2]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N9
cyclonev_lcell_comb \clockGenerator|counter_100Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~1_combout  = ( \clockGenerator|counter_100Hz|count[2]~DUPLICATE_q  & ( (\clockGenerator|counter_100Hz|count [1] & (\clockGenerator|counter_100Hz|count [0] & !\clockGenerator|counter_100Hz|count [3])) ) ) # ( 
// !\clockGenerator|counter_100Hz|count[2]~DUPLICATE_q  & ( (!\clockGenerator|counter_100Hz|count [1] & (!\clockGenerator|counter_100Hz|count [0] & \clockGenerator|counter_100Hz|count [3])) ) )

	.dataa(!\clockGenerator|counter_100Hz|count [1]),
	.datab(gnd),
	.datac(!\clockGenerator|counter_100Hz|count [0]),
	.datad(!\clockGenerator|counter_100Hz|count [3]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100Hz|count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|count~1 .lut_mask = 64'h00A000A005000500;
defparam \clockGenerator|counter_100Hz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N10
dffeas \clockGenerator|counter_100Hz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N12
cyclonev_lcell_comb \clockGenerator|counter_100Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~3_combout  = ( \clockGenerator|counter_100Hz|count [1] & ( (!\clockGenerator|counter_100Hz|count [3] & (!\clockGenerator|counter_100Hz|count [0] $ (!\clockGenerator|counter_100Hz|count [2]))) ) ) # ( 
// !\clockGenerator|counter_100Hz|count [1] & ( (!\clockGenerator|counter_100Hz|count [3] & \clockGenerator|counter_100Hz|count [2]) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_100Hz|count [0]),
	.datac(!\clockGenerator|counter_100Hz|count [3]),
	.datad(!\clockGenerator|counter_100Hz|count [2]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100Hz|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|count~3 .lut_mask = 64'h00F000F030C030C0;
defparam \clockGenerator|counter_100Hz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N14
dffeas \clockGenerator|counter_100Hz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N6
cyclonev_lcell_comb \clockGenerator|counter_100Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~0_combout  = ( \clockGenerator|counter_100Hz|count [3] & ( (!\clockGenerator|counter_100Hz|count [2] & (!\clockGenerator|counter_100Hz|count [1] & !\clockGenerator|counter_100Hz|count [0])) ) ) # ( 
// !\clockGenerator|counter_100Hz|count [3] & ( !\clockGenerator|counter_100Hz|count [0] ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_100Hz|count [2]),
	.datac(!\clockGenerator|counter_100Hz|count [1]),
	.datad(!\clockGenerator|counter_100Hz|count [0]),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|count~0 .lut_mask = 64'hFF00FF00C000C000;
defparam \clockGenerator|counter_100Hz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N8
dffeas \clockGenerator|counter_100Hz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \clockGenerator|counter_100Hz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_100Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_100Hz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_100Hz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N0
cyclonev_lcell_comb \clockGenerator|counter_100Hz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~0_combout  = ( !\clockGenerator|counter_100Hz|count[1]~DUPLICATE_q  & ( (\clockGenerator|counter_100Hz|count [0] & (\clockGenerator|counter_100Hz|count [3] & !\clockGenerator|counter_100Hz|count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_100Hz|count [0]),
	.datac(!\clockGenerator|counter_100Hz|count [3]),
	.datad(!\clockGenerator|counter_100Hz|count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_100Hz|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out~0 .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|rco_out~0 .lut_mask = 64'h0300030000000000;
defparam \clockGenerator|counter_100Hz|rco_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y3_N48
cyclonev_lcell_comb \clockGenerator|counter_100Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~combout  = ( \clockGenerator|counter_10MHz|Equal0~0_combout  & ( \clockGenerator|counter_100kHz|rco_out~0_combout  & ( (\clockGenerator|counter_1kHz|rco_out~0_combout  & (\clockGenerator|counter_1MHz|rco_out~0_combout 
//  & (\clockGenerator|counter_100Hz|rco_out~0_combout  & \clockGenerator|counter_10kHz|rco_out~0_combout ))) ) ) )

	.dataa(!\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datab(!\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datac(!\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.datad(!\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datae(!\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.dataf(!\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_100Hz|rco_out .lut_mask = 64'h0000000000000001;
defparam \clockGenerator|counter_100Hz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \clockGenerator|counter_10Hz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N48
cyclonev_lcell_comb \clockGenerator|counter_10Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~3_combout  = ( \clockGenerator|counter_10Hz|count [2] & ( !\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q  & ( (!\clockGenerator|counter_10Hz|count [0]) # (!\clockGenerator|counter_10Hz|count [1]) ) ) ) # ( 
// !\clockGenerator|counter_10Hz|count [2] & ( !\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q  & ( (\clockGenerator|counter_10Hz|count [0] & \clockGenerator|counter_10Hz|count [1]) ) ) )

	.dataa(!\clockGenerator|counter_10Hz|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockGenerator|counter_10Hz|count [1]),
	.datae(!\clockGenerator|counter_10Hz|count [2]),
	.dataf(!\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10Hz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_10Hz|count~3 .lut_mask = 64'h0055FFAA00000000;
defparam \clockGenerator|counter_10Hz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \clockGenerator|counter_10Hz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N16
dffeas \clockGenerator|counter_10Hz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N0
cyclonev_lcell_comb \clockGenerator|counter_10Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~0_combout  = ( !\clockGenerator|counter_10Hz|count [0] & ( \clockGenerator|counter_10Hz|count[1]~DUPLICATE_q  & ( !\clockGenerator|counter_10Hz|count [3] ) ) ) # ( !\clockGenerator|counter_10Hz|count [0] & ( 
// !\clockGenerator|counter_10Hz|count[1]~DUPLICATE_q  & ( (!\clockGenerator|counter_10Hz|count [3]) # (!\clockGenerator|counter_10Hz|count [2]) ) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_10Hz|count [3]),
	.datac(!\clockGenerator|counter_10Hz|count [2]),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10Hz|count [0]),
	.dataf(!\clockGenerator|counter_10Hz|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10Hz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_10Hz|count~0 .lut_mask = 64'hFCFC0000CCCC0000;
defparam \clockGenerator|counter_10Hz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \clockGenerator|counter_10Hz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N15
cyclonev_lcell_comb \clockGenerator|counter_10Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~2_combout  = ( \clockGenerator|counter_10Hz|count [1] & ( !\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q  & ( !\clockGenerator|counter_10Hz|count [0] ) ) ) # ( !\clockGenerator|counter_10Hz|count [1] & ( 
// !\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q  & ( \clockGenerator|counter_10Hz|count [0] ) ) )

	.dataa(!\clockGenerator|counter_10Hz|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clockGenerator|counter_10Hz|count [1]),
	.dataf(!\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10Hz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_10Hz|count~2 .lut_mask = 64'h5555AAAA00000000;
defparam \clockGenerator|counter_10Hz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \clockGenerator|counter_10Hz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N1
dffeas \clockGenerator|counter_10Hz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N39
cyclonev_lcell_comb \clockGenerator|counter_10Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~1_combout  = ( !\clockGenerator|counter_10Hz|count [3] & ( \clockGenerator|counter_10Hz|count[0]~DUPLICATE_q  & ( (\clockGenerator|counter_10Hz|count [1] & \clockGenerator|counter_10Hz|count [2]) ) ) ) # ( 
// \clockGenerator|counter_10Hz|count [3] & ( !\clockGenerator|counter_10Hz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_10Hz|count [1] & !\clockGenerator|counter_10Hz|count [2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_10Hz|count [1]),
	.datad(!\clockGenerator|counter_10Hz|count [2]),
	.datae(!\clockGenerator|counter_10Hz|count [3]),
	.dataf(!\clockGenerator|counter_10Hz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10Hz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_10Hz|count~1 .lut_mask = 64'h0000F000000F0000;
defparam \clockGenerator|counter_10Hz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N40
dffeas \clockGenerator|counter_10Hz|count[3]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_10Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_10Hz|count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N27
cyclonev_lcell_comb \clockGenerator|counter_10Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~combout  = ( !\clockGenerator|counter_10Hz|count [2] & ( (\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q  & (\clockGenerator|counter_10Hz|count[0]~DUPLICATE_q  & (!\clockGenerator|counter_10Hz|count[1]~DUPLICATE_q  
// & \clockGenerator|counter_100Hz|rco_out~combout ))) ) )

	.dataa(!\clockGenerator|counter_10Hz|count[3]~DUPLICATE_q ),
	.datab(!\clockGenerator|counter_10Hz|count[0]~DUPLICATE_q ),
	.datac(!\clockGenerator|counter_10Hz|count[1]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_100Hz|rco_out~combout ),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_10Hz|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out .extended_lut = "off";
defparam \clockGenerator|counter_10Hz|rco_out .lut_mask = 64'h0010001000000000;
defparam \clockGenerator|counter_10Hz|rco_out .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \clockGenerator|counter_1Hz|count[1] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[1] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N22
dffeas \clockGenerator|counter_1Hz|count[0]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N30
cyclonev_lcell_comb \clockGenerator|counter_1Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~0_combout  = ( !\clockGenerator|counter_1Hz|count [3] & ( \clockGenerator|counter_1Hz|count[0]~DUPLICATE_q  & ( (\clockGenerator|counter_1Hz|count [2] & \clockGenerator|counter_1Hz|count [1]) ) ) ) # ( 
// \clockGenerator|counter_1Hz|count [3] & ( !\clockGenerator|counter_1Hz|count[0]~DUPLICATE_q  & ( (!\clockGenerator|counter_1Hz|count [2] & !\clockGenerator|counter_1Hz|count [1]) ) ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_1Hz|count [2]),
	.datac(gnd),
	.datad(!\clockGenerator|counter_1Hz|count [1]),
	.datae(!\clockGenerator|counter_1Hz|count [3]),
	.dataf(!\clockGenerator|counter_1Hz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1Hz|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~0 .extended_lut = "off";
defparam \clockGenerator|counter_1Hz|count~0 .lut_mask = 64'h0000CC0000330000;
defparam \clockGenerator|counter_1Hz|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N31
dffeas \clockGenerator|counter_1Hz|count[3] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[3] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N6
cyclonev_lcell_comb \clockGenerator|counter_1Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~1_combout  = ( \clockGenerator|counter_1Hz|count [2] & ( !\clockGenerator|counter_1Hz|count [3] & ( (!\clockGenerator|counter_1Hz|count [0]) # (!\clockGenerator|counter_1Hz|count [1]) ) ) ) # ( 
// !\clockGenerator|counter_1Hz|count [2] & ( !\clockGenerator|counter_1Hz|count [3] & ( (\clockGenerator|counter_1Hz|count [0] & \clockGenerator|counter_1Hz|count [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1Hz|count [0]),
	.datad(!\clockGenerator|counter_1Hz|count [1]),
	.datae(!\clockGenerator|counter_1Hz|count [2]),
	.dataf(!\clockGenerator|counter_1Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1Hz|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~1 .extended_lut = "off";
defparam \clockGenerator|counter_1Hz|count~1 .lut_mask = 64'h000FFFF000000000;
defparam \clockGenerator|counter_1Hz|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \clockGenerator|counter_1Hz|count[2] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[2] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N21
cyclonev_lcell_comb \clockGenerator|counter_1Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~3_combout  = ( !\clockGenerator|counter_1Hz|count [0] & ( \clockGenerator|counter_1Hz|count [3] & ( (!\clockGenerator|counter_1Hz|count [2] & !\clockGenerator|counter_1Hz|count [1]) ) ) ) # ( 
// !\clockGenerator|counter_1Hz|count [0] & ( !\clockGenerator|counter_1Hz|count [3] ) )

	.dataa(gnd),
	.datab(!\clockGenerator|counter_1Hz|count [2]),
	.datac(!\clockGenerator|counter_1Hz|count [1]),
	.datad(gnd),
	.datae(!\clockGenerator|counter_1Hz|count [0]),
	.dataf(!\clockGenerator|counter_1Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1Hz|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~3 .extended_lut = "off";
defparam \clockGenerator|counter_1Hz|count~3 .lut_mask = 64'hFFFF0000C0C00000;
defparam \clockGenerator|counter_1Hz|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N23
dffeas \clockGenerator|counter_1Hz|count[0] (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[0] .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N42
cyclonev_lcell_comb \clockGenerator|counter_1Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~2_combout  = ( \clockGenerator|counter_1Hz|count [1] & ( !\clockGenerator|counter_1Hz|count [3] & ( !\clockGenerator|counter_1Hz|count [0] ) ) ) # ( !\clockGenerator|counter_1Hz|count [1] & ( 
// !\clockGenerator|counter_1Hz|count [3] & ( \clockGenerator|counter_1Hz|count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1Hz|count [0]),
	.datad(gnd),
	.datae(!\clockGenerator|counter_1Hz|count [1]),
	.dataf(!\clockGenerator|counter_1Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|counter_1Hz|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~2 .extended_lut = "off";
defparam \clockGenerator|counter_1Hz|count~2 .lut_mask = 64'h0F0FF0F000000000;
defparam \clockGenerator|counter_1Hz|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N43
dffeas \clockGenerator|counter_1Hz|count[1]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N7
dffeas \clockGenerator|counter_1Hz|count[2]~DUPLICATE (
	.clk(\CLK50~inputCLKENA0_outclk ),
	.d(\clockGenerator|counter_1Hz|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|counter_1Hz|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \clockGenerator|counter_1Hz|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N57
cyclonev_lcell_comb \clockGenerator|Mux0~0 (
// Equation(s):
// \clockGenerator|Mux0~0_combout  = ( !\clockGenerator|counter_1Hz|count [3] & ( (!\clockGenerator|counter_1Hz|count[2]~DUPLICATE_q ) # ((!\clockGenerator|counter_1Hz|count[1]~DUPLICATE_q  & !\clockGenerator|counter_1Hz|count[0]~DUPLICATE_q )) ) )

	.dataa(!\clockGenerator|counter_1Hz|count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\clockGenerator|counter_1Hz|count[2]~DUPLICATE_q ),
	.datad(!\clockGenerator|counter_1Hz|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\clockGenerator|counter_1Hz|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|Mux0~0 .extended_lut = "off";
defparam \clockGenerator|Mux0~0 .lut_mask = 64'hFAF0FAF000000000;
defparam \clockGenerator|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N30
cyclonev_lcell_comb \clockGenerator|Mux0~1 (
// Equation(s):
// \clockGenerator|Mux0~1_combout  = ( \SW[9]~input_o  & ( \clockGenerator|counter_10MHz|count[0]~DUPLICATE_q  & ( (\clockGenerator|counter_10MHz|count [2]) # (\clockGenerator|counter_10MHz|count [1]) ) ) ) # ( !\SW[9]~input_o  & ( 
// \clockGenerator|counter_10MHz|count[0]~DUPLICATE_q  & ( !\clockGenerator|Mux0~0_combout  ) ) ) # ( \SW[9]~input_o  & ( !\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q  & ( \clockGenerator|counter_10MHz|count [2] ) ) ) # ( !\SW[9]~input_o  & ( 
// !\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q  & ( !\clockGenerator|Mux0~0_combout  ) ) )

	.dataa(!\clockGenerator|counter_10MHz|count [1]),
	.datab(!\clockGenerator|counter_10MHz|count [2]),
	.datac(!\clockGenerator|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\SW[9]~input_o ),
	.dataf(!\clockGenerator|counter_10MHz|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockGenerator|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockGenerator|Mux0~1 .extended_lut = "off";
defparam \clockGenerator|Mux0~1 .lut_mask = 64'hF0F03333F0F07777;
defparam \clockGenerator|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y1_N31
dffeas \clockGenerator|var_clock (
	.clk(\CLK50~input_o ),
	.d(\clockGenerator|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockGenerator|var_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockGenerator|var_clock .is_wysiwyg = "true";
defparam \clockGenerator|var_clock .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \clockGenerator|var_clock~CLKENA0 (
	.inclk(\clockGenerator|var_clock~q ),
	.ena(vcc),
	.outclk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clockGenerator|var_clock~CLKENA0 .clock_type = "global clock";
defparam \clockGenerator|var_clock~CLKENA0 .disable_mode = "low";
defparam \clockGenerator|var_clock~CLKENA0 .ena_register_mode = "always enabled";
defparam \clockGenerator|var_clock~CLKENA0 .ena_register_power_up = "high";
defparam \clockGenerator|var_clock~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N30
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~1 (
// Equation(s):
// \daCore|aRealProcessor|Add0~1_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [1] ) + ( VCC ) + ( !VCC ))
// \daCore|aRealProcessor|Add0~2  = CARRY(( \daCore|aRealProcessor|PC_reg [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~1_sumout ),
	.cout(\daCore|aRealProcessor|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \daCore|aRealProcessor|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N32
dffeas \daCore|aRealProcessor|PC_reg[1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[1] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N33
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~5 (
// Equation(s):
// \daCore|aRealProcessor|Add0~5_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [2] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~2  ))
// \daCore|aRealProcessor|Add0~6  = CARRY(( \daCore|aRealProcessor|PC_reg [2] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~5_sumout ),
	.cout(\daCore|aRealProcessor|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~5 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N35
dffeas \daCore|aRealProcessor|PC_reg[2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[2] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N36
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~9 (
// Equation(s):
// \daCore|aRealProcessor|Add0~9_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [3] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~6  ))
// \daCore|aRealProcessor|Add0~10  = CARRY(( \daCore|aRealProcessor|PC_reg [3] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~9_sumout ),
	.cout(\daCore|aRealProcessor|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~9 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N38
dffeas \daCore|aRealProcessor|PC_reg[3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[3] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N39
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~13 (
// Equation(s):
// \daCore|aRealProcessor|Add0~13_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [4] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~10  ))
// \daCore|aRealProcessor|Add0~14  = CARRY(( \daCore|aRealProcessor|PC_reg [4] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~13_sumout ),
	.cout(\daCore|aRealProcessor|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~13 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N41
dffeas \daCore|aRealProcessor|PC_reg[4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[4] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N42
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~17 (
// Equation(s):
// \daCore|aRealProcessor|Add0~17_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [5] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~14  ))
// \daCore|aRealProcessor|Add0~18  = CARRY(( \daCore|aRealProcessor|PC_reg [5] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~17_sumout ),
	.cout(\daCore|aRealProcessor|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~17 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N44
dffeas \daCore|aRealProcessor|PC_reg[5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[5] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N45
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~25 (
// Equation(s):
// \daCore|aRealProcessor|Add0~25_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [6] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~18  ))
// \daCore|aRealProcessor|Add0~26  = CARRY(( \daCore|aRealProcessor|PC_reg [6] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~25_sumout ),
	.cout(\daCore|aRealProcessor|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~25 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N47
dffeas \daCore|aRealProcessor|PC_reg[6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[6] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N48
cyclonev_lcell_comb \daCore|aRealProcessor|Add0~21 (
// Equation(s):
// \daCore|aRealProcessor|Add0~21_sumout  = SUM(( \daCore|aRealProcessor|PC_reg [7] ) + ( GND ) + ( \daCore|aRealProcessor|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\daCore|aRealProcessor|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\daCore|aRealProcessor|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|Add0~21 .extended_lut = "off";
defparam \daCore|aRealProcessor|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \daCore|aRealProcessor|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N50
dffeas \daCore|aRealProcessor|PC_reg[7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|PC_reg[7] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N18
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux6~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux6~0_combout  = ( !\daCore|aRealProcessor|PC_reg [6] & ( !\daCore|aRealProcessor|PC_reg [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|PC_reg [6]),
	.dataf(!\daCore|aRealProcessor|PC_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux6~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux6~0 .lut_mask = 64'hFFFF000000000000;
defparam \daCore|aRealProcessor|iram|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N45
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux8~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux8~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & ((\daCore|aRealProcessor|PC_reg [3]) # (\daCore|aRealProcessor|PC_reg [2]))) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( 
// (!\daCore|aRealProcessor|PC_reg [4] & ((!\daCore|aRealProcessor|PC_reg [2]) # (!\daCore|aRealProcessor|PC_reg [3]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|PC_reg [4]),
	.datad(!\daCore|aRealProcessor|PC_reg [3]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux8~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux8~0 .lut_mask = 64'hF0A0F0A050F050F0;
defparam \daCore|aRealProcessor|iram|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N42
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux0~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux0~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & !\daCore|aRealProcessor|PC_reg [3]) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & 
// (!\daCore|aRealProcessor|PC_reg [2] $ (\daCore|aRealProcessor|PC_reg [3]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [4]),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [3]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux0~0 .lut_mask = 64'h88448844CC00CC00;
defparam \daCore|aRealProcessor|iram|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N33
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux11~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux11~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & (!\daCore|aRealProcessor|PC_reg [2] $ (!\daCore|aRealProcessor|PC_reg [3]))) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( 
// !\daCore|aRealProcessor|PC_reg [4] ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [4]),
	.datac(!\daCore|aRealProcessor|PC_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux11~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux11~0 .lut_mask = 64'hCCCCCCCC48484848;
defparam \daCore|aRealProcessor|iram|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N21
cyclonev_lcell_comb \daCore|aRealProcessor|dec|Selector1~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|Selector1~0_combout  = ( \daCore|aRealProcessor|iram|Mux11~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (!\daCore|aRealProcessor|PC_reg [5] & ((\daCore|aRealProcessor|iram|Mux0~0_combout ) # 
// (\daCore|aRealProcessor|iram|Mux8~0_combout )))) ) ) # ( !\daCore|aRealProcessor|iram|Mux11~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (\daCore|aRealProcessor|iram|Mux8~0_combout  & (!\daCore|aRealProcessor|iram|Mux0~0_combout  & 
// !\daCore|aRealProcessor|PC_reg [5]))) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux8~0_combout ),
	.datac(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [5]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|Selector1~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|Selector1~0 .lut_mask = 64'h1000100015001500;
defparam \daCore|aRealProcessor|dec|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N54
cyclonev_lcell_comb \daCore|aRealProcessor|dec|Selector2~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|Selector2~0_combout  = ( !\daCore|aRealProcessor|PC_reg [3] & ( \daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (!\daCore|aRealProcessor|PC_reg [4] & ((!\daCore|aRealProcessor|PC_reg [2]) # 
// (!\daCore|aRealProcessor|PC_reg [1])))) ) ) ) # ( \daCore|aRealProcessor|PC_reg [3] & ( !\daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & \daCore|aRealProcessor|PC_reg [4]) ) ) ) # ( !\daCore|aRealProcessor|PC_reg [3] & 
// ( !\daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (((!\daCore|aRealProcessor|PC_reg [2] & \daCore|aRealProcessor|PC_reg [1])) # (\daCore|aRealProcessor|PC_reg [4]))) ) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [1]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [4]),
	.datae(!\daCore|aRealProcessor|PC_reg [3]),
	.dataf(!\daCore|aRealProcessor|PC_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|Selector2~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|Selector2~0 .lut_mask = 64'h020F000F0E000000;
defparam \daCore|aRealProcessor|dec|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N6
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Decoder0~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Decoder0~0_combout  = ( \daCore|aRealProcessor|PC_reg [3] & ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [5] & \daCore|aRealProcessor|iram|Mux6~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|PC_reg [3] 
// & ( \daCore|aRealProcessor|PC_reg [1] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [5]) # ((!\daCore|aRealProcessor|PC_reg [2] & !\daCore|aRealProcessor|PC_reg [4])))) ) ) ) # ( \daCore|aRealProcessor|PC_reg [3] & ( 
// !\daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [5] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & !\daCore|aRealProcessor|PC_reg [4])) ) ) ) # ( !\daCore|aRealProcessor|PC_reg [3] & ( !\daCore|aRealProcessor|PC_reg [1] & ( 
// (!\daCore|aRealProcessor|PC_reg [5] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & !\daCore|aRealProcessor|PC_reg [4])) ) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [4]),
	.datae(!\daCore|aRealProcessor|PC_reg [3]),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Decoder0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Decoder0~0 .lut_mask = 64'h0C000C000E0C0C0C;
defparam \daCore|aRealProcessor|regf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N21
cyclonev_lcell_comb \daCore|aRealProcessor|regf|storage[1][5]~1 (
// Equation(s):
// \daCore|aRealProcessor|regf|storage[1][5]~1_combout  = ( \daCore|aRealProcessor|regf|Decoder0~0_combout  & ( (!\RESET_N~input_o ) # ((!\daCore|aRealProcessor|dec|Selector1~0_combout  & \daCore|aRealProcessor|dec|Selector2~0_combout )) ) ) # ( 
// !\daCore|aRealProcessor|regf|Decoder0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\daCore|aRealProcessor|dec|Selector1~0_combout ),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|dec|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][5]~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|storage[1][5]~1 .lut_mask = 64'hAAAAAAAAAAEEAAEE;
defparam \daCore|aRealProcessor|regf|storage[1][5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N56
dffeas \daCore|aRealProcessor|regf|storage[1][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][0] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N0
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux5~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux5~0_combout  = ( !\daCore|aRealProcessor|PC_reg [3] & ( \daCore|aRealProcessor|PC_reg [5] & ( (!\daCore|aRealProcessor|PC_reg [1] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & !\daCore|aRealProcessor|PC_reg [4])) ) ) ) # 
// ( \daCore|aRealProcessor|PC_reg [3] & ( !\daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [1]) # (!\daCore|aRealProcessor|PC_reg [4]))) ) ) ) # ( !\daCore|aRealProcessor|PC_reg [3] & ( 
// !\daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [1]) # ((\daCore|aRealProcessor|PC_reg [2] & !\daCore|aRealProcessor|PC_reg [4])))) ) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [1]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [4]),
	.datae(!\daCore|aRealProcessor|PC_reg [3]),
	.dataf(!\daCore|aRealProcessor|PC_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux5~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux5~0 .lut_mask = 64'h0D0C0F0C0C000000;
defparam \daCore|aRealProcessor|iram|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N12
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux6~1 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux6~1_combout  = ( !\daCore|aRealProcessor|PC_reg [4] & ( (!\daCore|aRealProcessor|PC_reg [7] & (!\daCore|aRealProcessor|PC_reg [6] & (!\daCore|aRealProcessor|PC_reg [3] & (\daCore|aRealProcessor|PC_reg [1] & 
// !\daCore|aRealProcessor|PC_reg [2])))) ) ) # ( \daCore|aRealProcessor|PC_reg [4] & ( (!\daCore|aRealProcessor|PC_reg [7] & (!\daCore|aRealProcessor|PC_reg [6] & (!\daCore|aRealProcessor|PC_reg [5] & (\daCore|aRealProcessor|PC_reg [1])))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [7]),
	.datab(!\daCore|aRealProcessor|PC_reg [6]),
	.datac(!\daCore|aRealProcessor|PC_reg [5]),
	.datad(!\daCore|aRealProcessor|PC_reg [1]),
	.datae(!\daCore|aRealProcessor|PC_reg [4]),
	.dataf(!\daCore|aRealProcessor|PC_reg [2]),
	.datag(!\daCore|aRealProcessor|PC_reg [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux6~1 .extended_lut = "on";
defparam \daCore|aRealProcessor|iram|Mux6~1 .lut_mask = 64'h0080008000000080;
defparam \daCore|aRealProcessor|iram|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N24
cyclonev_lcell_comb \daCore|aRealProcessor|regf|storage[2][0]~2 (
// Equation(s):
// \daCore|aRealProcessor|regf|storage[2][0]~2_combout  = ( \daCore|aRealProcessor|regf|Decoder0~0_combout  & ( (!\RESET_N~input_o ) # ((!\daCore|aRealProcessor|dec|Selector2~0_combout  & \daCore|aRealProcessor|dec|Selector1~0_combout )) ) ) # ( 
// !\daCore|aRealProcessor|regf|Decoder0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\RESET_N~input_o ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|dec|Selector2~0_combout ),
	.datad(!\daCore|aRealProcessor|dec|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][0]~2 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|storage[2][0]~2 .lut_mask = 64'hAAAAAAAAAAFAAAFA;
defparam \daCore|aRealProcessor|regf|storage[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas \daCore|aRealProcessor|regf|storage[2][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][0] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N27
cyclonev_lcell_comb \daCore|aRealProcessor|regf|storage[3][0]~3 (
// Equation(s):
// \daCore|aRealProcessor|regf|storage[3][0]~3_combout  = ( \daCore|aRealProcessor|regf|Decoder0~0_combout  & ( (!\RESET_N~input_o ) # ((\daCore|aRealProcessor|dec|Selector1~0_combout  & \daCore|aRealProcessor|dec|Selector2~0_combout )) ) ) # ( 
// !\daCore|aRealProcessor|regf|Decoder0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\daCore|aRealProcessor|dec|Selector1~0_combout ),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|dec|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][0]~3 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|storage[3][0]~3 .lut_mask = 64'hAAAAAAAAAABBAABB;
defparam \daCore|aRealProcessor|regf|storage[3][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \daCore|aRealProcessor|regf|storage[3][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][0] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N0
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux7~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux7~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][0]~q  & ( \daCore|aRealProcessor|regf|storage[3][0]~q  & ( ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[0][0]~q ))) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][0]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][0]~q  & ( \daCore|aRealProcessor|regf|storage[3][0]~q  & ( 
// (!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[0][0]~q ))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][0]~q )))) # 
// (\daCore|aRealProcessor|iram|Mux5~0_combout  & (((\daCore|aRealProcessor|iram|Mux6~1_combout )))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][0]~q  & ( !\daCore|aRealProcessor|regf|storage[3][0]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[0][0]~q ))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][0]~q )))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (((!\daCore|aRealProcessor|iram|Mux6~1_combout )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][0]~q  & ( !\daCore|aRealProcessor|regf|storage[3][0]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout 
//  & ((\daCore|aRealProcessor|regf|storage[0][0]~q ))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][0]~q )))) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[1][0]~q ),
	.datab(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datac(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datad(!\daCore|aRealProcessor|regf|storage[0][0]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][0]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux7~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux7~0 .lut_mask = 64'h04C434F407C737F7;
defparam \daCore|aRealProcessor|regf|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N27
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux10~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux10~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [2] & (!\daCore|aRealProcessor|PC_reg [4] & \daCore|aRealProcessor|PC_reg [3])) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( 
// (!\daCore|aRealProcessor|PC_reg [4] & (!\daCore|aRealProcessor|PC_reg [2] $ (!\daCore|aRealProcessor|PC_reg [3]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [4]),
	.datac(!\daCore|aRealProcessor|PC_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux10~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux10~0 .lut_mask = 64'h4848484808080808;
defparam \daCore|aRealProcessor|iram|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \daCore|aRealProcessor|dec|Mux0~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|Mux0~0_combout  = ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (\daCore|aRealProcessor|iram|Mux10~0_combout  & !\daCore|aRealProcessor|PC_reg [5])) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux10~0_combout ),
	.datac(!\daCore|aRealProcessor|PC_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|Mux0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|Mux0~0 .lut_mask = 64'h0000000010101010;
defparam \daCore|aRealProcessor|dec|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N0
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux15~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux15~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [3] & ((!\daCore|aRealProcessor|PC_reg [4] & (!\daCore|aRealProcessor|PC_reg [2])) # (\daCore|aRealProcessor|PC_reg [4] & 
// ((!\daCore|aRealProcessor|PC_reg [5]))))) # (\daCore|aRealProcessor|PC_reg [3] & (((!\daCore|aRealProcessor|PC_reg [5])))) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & !\daCore|aRealProcessor|PC_reg [5]) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [3]),
	.datac(!\daCore|aRealProcessor|PC_reg [4]),
	.datad(!\daCore|aRealProcessor|PC_reg [5]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux15~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux15~0 .lut_mask = 64'hF000F000BF80BF80;
defparam \daCore|aRealProcessor|iram|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N9
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux3~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux3~0_combout  = ( \daCore|aRealProcessor|PC_reg [4] & ( (\daCore|aRealProcessor|PC_reg [1] & !\daCore|aRealProcessor|PC_reg [5]) ) ) # ( !\daCore|aRealProcessor|PC_reg [4] & ( (!\daCore|aRealProcessor|PC_reg [5]) # 
// ((\daCore|aRealProcessor|PC_reg [1] & (!\daCore|aRealProcessor|PC_reg [3] & !\daCore|aRealProcessor|PC_reg [2]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [1]),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(!\daCore|aRealProcessor|PC_reg [3]),
	.datad(!\daCore|aRealProcessor|PC_reg [2]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux3~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux3~0 .lut_mask = 64'hDCCCDCCC44444444;
defparam \daCore|aRealProcessor|iram|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N3
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux1~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux1~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [2] & (!\daCore|aRealProcessor|PC_reg [3] & !\daCore|aRealProcessor|PC_reg [4])) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( 
// (!\daCore|aRealProcessor|PC_reg [3] & !\daCore|aRealProcessor|PC_reg [4]) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [3]),
	.datac(!\daCore|aRealProcessor|PC_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux1~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux1~0 .lut_mask = 64'hC0C0C0C080808080;
defparam \daCore|aRealProcessor|iram|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N12
cyclonev_lcell_comb \daCore|aRealProcessor|dec|Mux2~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|Mux2~0_combout  = ( \daCore|aRealProcessor|iram|Mux1~0_combout  & ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux15~0_combout  & (!\daCore|aRealProcessor|PC_reg [5] & 
// \daCore|aRealProcessor|iram|Mux6~0_combout )) ) ) ) # ( !\daCore|aRealProcessor|iram|Mux1~0_combout  & ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux15~0_combout  & (\daCore|aRealProcessor|iram|Mux6~0_combout  & 
// ((!\daCore|aRealProcessor|PC_reg [5]) # (\daCore|aRealProcessor|iram|Mux3~0_combout )))) ) ) ) # ( !\daCore|aRealProcessor|iram|Mux1~0_combout  & ( !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux15~0_combout  & 
// (\daCore|aRealProcessor|PC_reg [5] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & \daCore|aRealProcessor|iram|Mux3~0_combout ))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux15~0_combout ),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|iram|Mux3~0_combout ),
	.datae(!\daCore|aRealProcessor|iram|Mux1~0_combout ),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|Mux2~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|Mux2~0 .lut_mask = 64'h0001000004050404;
defparam \daCore|aRealProcessor|dec|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N30
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux14~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux14~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & \daCore|aRealProcessor|PC_reg [3]) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & 
// (!\daCore|aRealProcessor|PC_reg [2] $ (!\daCore|aRealProcessor|PC_reg [3]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [4]),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [3]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux14~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux14~0 .lut_mask = 64'h4488448800CC00CC;
defparam \daCore|aRealProcessor|iram|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N9
cyclonev_lcell_comb \daCore|aRealProcessor|dec|Mux1~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|Mux1~0_combout  = ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (!\daCore|aRealProcessor|PC_reg [5] & \daCore|aRealProcessor|iram|Mux14~0_combout )) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|PC_reg [5]),
	.datad(!\daCore|aRealProcessor|iram|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|Mux1~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|Mux1~0 .lut_mask = 64'h0000000000500050;
defparam \daCore|aRealProcessor|dec|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \daCore|aRealProcessor|alu|co|Decoder0~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|co|Decoder0~0_combout  = ( \daCore|aRealProcessor|dec|Mux2~0_combout  & ( !\daCore|aRealProcessor|dec|Mux1~0_combout  & ( !\daCore|aRealProcessor|dec|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|dec|Mux2~0_combout ),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|co|Decoder0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|co|Decoder0~0 .lut_mask = 64'h0000CCCC00000000;
defparam \daCore|aRealProcessor|alu|co|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N6
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[4]~1 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[4]~1_combout  = ( !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (!\daCore|aRealProcessor|PC_reg [5] & \daCore|aRealProcessor|iram|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[4]~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[4]~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \daCore|aRealProcessor|alu|BOUT[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N47
dffeas \daCore|aRealProcessor|regf|storage[3][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][1] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y5_N24
cyclonev_lcell_comb \daCore|aRealProcessor|dec|SB[0]~1 (
// Equation(s):
// \daCore|aRealProcessor|dec|SB[0]~1_combout  = ( !\daCore|aRealProcessor|PC_reg [3] & ( \daCore|aRealProcessor|PC_reg [5] & ( (!\daCore|aRealProcessor|PC_reg [1] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & !\daCore|aRealProcessor|PC_reg [4])) ) ) ) # 
// ( \daCore|aRealProcessor|PC_reg [3] & ( !\daCore|aRealProcessor|PC_reg [5] & ( (!\daCore|aRealProcessor|PC_reg [1] & (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((\daCore|aRealProcessor|PC_reg [4]) # (\daCore|aRealProcessor|PC_reg [2])))) ) ) ) # ( 
// !\daCore|aRealProcessor|PC_reg [3] & ( !\daCore|aRealProcessor|PC_reg [5] & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [1] & ((\daCore|aRealProcessor|PC_reg [4]))) # (\daCore|aRealProcessor|PC_reg [1] & 
// (!\daCore|aRealProcessor|PC_reg [2] & !\daCore|aRealProcessor|PC_reg [4])))) ) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [1]),
	.datac(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [4]),
	.datae(!\daCore|aRealProcessor|PC_reg [3]),
	.dataf(!\daCore|aRealProcessor|PC_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|SB[0]~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|SB[0]~1 .lut_mask = 64'h020C040C0C000000;
defparam \daCore|aRealProcessor|dec|SB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \daCore|aRealProcessor|regf|storage[2][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][1] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N59
dffeas \daCore|aRealProcessor|regf|storage[1][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][1] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N18
cyclonev_lcell_comb \daCore|aRealProcessor|dec|SB[1]~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|SB[1]~0_combout  = ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (\daCore|aRealProcessor|iram|Mux8~0_combout  & !\daCore|aRealProcessor|PC_reg [5])) ) ) # ( 
// !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (\daCore|aRealProcessor|iram|Mux8~0_combout  & (!\daCore|aRealProcessor|iram|Mux3~0_combout  & !\daCore|aRealProcessor|PC_reg [5]))) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux8~0_combout ),
	.datac(!\daCore|aRealProcessor|iram|Mux3~0_combout ),
	.datad(!\daCore|aRealProcessor|PC_reg [5]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|SB[1]~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|SB[1]~0 .lut_mask = 64'h1000100011001100;
defparam \daCore|aRealProcessor|dec|SB[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N33
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux14~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux14~0_combout  = ( \daCore|aRealProcessor|regf|storage[1][1]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[2][1]~q ))) # 
// (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][1]~q )) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][1]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[2][1]~q ))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][1]~q )) ) ) ) # ( \daCore|aRealProcessor|regf|storage[1][1]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( 
// (\daCore|aRealProcessor|regf|storage[0][1]~q ) # (\daCore|aRealProcessor|dec|SB[0]~1_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][1]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// \daCore|aRealProcessor|regf|storage[0][1]~q ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[3][1]~q ),
	.datab(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][1]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[0][1]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[1][1]~q ),
	.dataf(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux14~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux14~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \daCore|aRealProcessor|regf|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N51
cyclonev_lcell_comb \daCore|aRealProcessor|dec|WideOr3~0 (
// Equation(s):
// \daCore|aRealProcessor|dec|WideOr3~0_combout  = ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux1~0_combout  & (\daCore|aRealProcessor|PC_reg [5] & \daCore|aRealProcessor|iram|Mux6~0_combout )) ) ) # ( 
// !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [5]) # (\daCore|aRealProcessor|iram|Mux1~0_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux1~0_combout ),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|dec|WideOr3~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|dec|WideOr3~0 .lut_mask = 64'h00DD00DD00110011;
defparam \daCore|aRealProcessor|dec|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N54
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[1]~2 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[1]~2_combout  = ( \daCore|aRealProcessor|iram|Mux14~0_combout  & ( ((!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (!\daCore|aRealProcessor|regf|Mux14~0_combout )))) 
// # (\daCore|aRealProcessor|alu|BOUT[4]~1_combout ) ) ) # ( !\daCore|aRealProcessor|iram|Mux14~0_combout  & ( (!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ 
// (!\daCore|aRealProcessor|regf|Mux14~0_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|BOUT[4]~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.datad(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[1]~2 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[1]~2 .lut_mask = 64'h5A005A007B337B33;
defparam \daCore|aRealProcessor|alu|BOUT[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N36
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[0]~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[0]~0_combout  = ( \daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( (!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (((!\daCore|aRealProcessor|regf|Mux15~0_combout )))) # (\daCore|aRealProcessor|dec|WideOr3~0_combout  
// & (\daCore|aRealProcessor|iram|Mux15~0_combout  & ((\daCore|aRealProcessor|iram|Mux6~0_combout )))) ) ) # ( !\daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( (!\daCore|aRealProcessor|dec|WideOr3~0_combout  & 
// (((\daCore|aRealProcessor|regf|Mux15~0_combout )))) # (\daCore|aRealProcessor|dec|WideOr3~0_combout  & (\daCore|aRealProcessor|iram|Mux15~0_combout  & ((\daCore|aRealProcessor|iram|Mux6~0_combout )))) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux15~0_combout ),
	.datab(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.datad(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[0]~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[0]~0 .lut_mask = 64'h0C1D0C1DC0D1C0D1;
defparam \daCore|aRealProcessor|alu|BOUT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit1|Y (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit1|Y~combout  = ( \daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( !\daCore|aRealProcessor|regf|Mux6~0_combout  $ (!\daCore|aRealProcessor|alu|BOUT[1]~2_combout  $ (((\daCore|aRealProcessor|alu|BOUT[0]~0_combout ) # 
// (\daCore|aRealProcessor|regf|Mux7~0_combout )))) ) ) # ( !\daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( !\daCore|aRealProcessor|regf|Mux6~0_combout  $ (!\daCore|aRealProcessor|alu|BOUT[1]~2_combout  $ (((\daCore|aRealProcessor|regf|Mux7~0_combout  
// & \daCore|aRealProcessor|alu|BOUT[0]~0_combout )))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|BOUT[1]~2_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[0]~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit1|Y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit1|Y .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit1|Y .lut_mask = 64'h5A695A6969A569A5;
defparam \daCore|aRealProcessor|alu|ad|bit1|Y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[7]~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[7]~0_combout  = ( !\daCore|aRealProcessor|dec|Mux0~0_combout  & ( !\daCore|aRealProcessor|dec|Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[7]~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[7]~0 .lut_mask = 64'hFFFF000000000000;
defparam \daCore|aRealProcessor|alu|Y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N39
cyclonev_lcell_comb \daCore|aRealProcessor|alu|co|WideOr0~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|co|WideOr0~0_combout  = ( \daCore|aRealProcessor|iram|Mux14~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [5]) # (\daCore|aRealProcessor|iram|Mux15~0_combout ))) ) ) # ( 
// !\daCore|aRealProcessor|iram|Mux14~0_combout  & ( (\daCore|aRealProcessor|iram|Mux15~0_combout  & \daCore|aRealProcessor|iram|Mux6~0_combout ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux15~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|PC_reg [5]),
	.datad(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|co|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|co|WideOr0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|co|WideOr0~0 .lut_mask = 64'h0055005500F500F5;
defparam \daCore|aRealProcessor|alu|co|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Equal3~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|Equal3~0_combout  = ( \daCore|aRealProcessor|dec|Mux0~0_combout  & ( \daCore|aRealProcessor|dec|Mux1~0_combout  & ( !\daCore|aRealProcessor|alu|co|WideOr0~0_combout  ) ) ) # ( !\daCore|aRealProcessor|dec|Mux0~0_combout  & ( 
// \daCore|aRealProcessor|dec|Mux1~0_combout  ) ) # ( \daCore|aRealProcessor|dec|Mux0~0_combout  & ( !\daCore|aRealProcessor|dec|Mux1~0_combout  & ( !\daCore|aRealProcessor|alu|co|WideOr0~0_combout  ) ) )

	.dataa(!\daCore|aRealProcessor|alu|co|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Equal3~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Equal3~0 .lut_mask = 64'h0000AAAAFFFFAAAA;
defparam \daCore|aRealProcessor|alu|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[1]~3 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[1]~3_combout  = ( \daCore|aRealProcessor|alu|Equal3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux7~0_combout  ) ) # ( !\daCore|aRealProcessor|alu|Equal3~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[1]~2_combout  & 
// !\daCore|aRealProcessor|regf|Mux6~0_combout ) ) )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[1]~2_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[1]~3 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[1]~3 .lut_mask = 64'hA0A0A0A0CCCCCCCC;
defparam \daCore|aRealProcessor|alu|Y[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[1]~4 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[1]~4_combout  = (!\daCore|aRealProcessor|alu|Y[7]~0_combout  & ((!\daCore|aRealProcessor|alu|Y[1]~3_combout ))) # (\daCore|aRealProcessor|alu|Y[7]~0_combout  & (\daCore|aRealProcessor|alu|ad|bit1|Y~combout ))

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|alu|ad|bit1|Y~combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|Y[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[1]~4 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[1]~4 .lut_mask = 64'hF303F303F303F303;
defparam \daCore|aRealProcessor|alu|Y[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N18
cyclonev_lcell_comb \daCore|aRealProcessor|regf|storage[0][0]~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|storage[0][0]~0_combout  = ( \daCore|aRealProcessor|regf|Decoder0~0_combout  & ( (!\RESET_N~input_o ) # ((!\daCore|aRealProcessor|dec|Selector1~0_combout  & !\daCore|aRealProcessor|dec|Selector2~0_combout )) ) ) # ( 
// !\daCore|aRealProcessor|regf|Decoder0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\RESET_N~input_o ),
	.datab(!\daCore|aRealProcessor|dec|Selector1~0_combout ),
	.datac(!\daCore|aRealProcessor|dec|Selector2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][0]~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|storage[0][0]~0 .lut_mask = 64'hAAAAAAAAEAEAEAEA;
defparam \daCore|aRealProcessor|regf|storage[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N38
dffeas \daCore|aRealProcessor|regf|storage[0][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][1] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N36
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux6~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux6~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][1]~q  & ( \daCore|aRealProcessor|regf|storage[3][1]~q  & ( ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[0][1]~q )) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[1][1]~q )))) # (\daCore|aRealProcessor|iram|Mux5~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][1]~q  & ( \daCore|aRealProcessor|regf|storage[3][1]~q  & ( 
// (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[0][1]~q  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout )))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (((\daCore|aRealProcessor|iram|Mux5~0_combout ) # 
// (\daCore|aRealProcessor|regf|storage[1][1]~q )))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][1]~q  & ( !\daCore|aRealProcessor|regf|storage[3][1]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (((\daCore|aRealProcessor|iram|Mux5~0_combout )) 
// # (\daCore|aRealProcessor|regf|storage[0][1]~q ))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (((\daCore|aRealProcessor|regf|storage[1][1]~q  & !\daCore|aRealProcessor|iram|Mux5~0_combout )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][1]~q  
// & ( !\daCore|aRealProcessor|regf|storage[3][1]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[0][1]~q )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[1][1]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[0][1]~q ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][1]~q ),
	.datac(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datad(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][1]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux6~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux6~0 .lut_mask = 64'h530053F0530F53FF;
defparam \daCore|aRealProcessor|regf|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N39
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[0]~1 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[0]~1_combout  = ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|regf|Mux7~0_combout  $ (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (\daCore|aRealProcessor|alu|BOUT[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[0]~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[0]~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[0]~1 .lut_mask = 64'h000000003CC33CC3;
defparam \daCore|aRealProcessor|alu|Y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \daCore|aRealProcessor|alu|co|Decoder0~1 (
// Equation(s):
// \daCore|aRealProcessor|alu|co|Decoder0~1_combout  = ( !\daCore|aRealProcessor|dec|Mux1~0_combout  & ( (\daCore|aRealProcessor|dec|Mux0~0_combout  & \daCore|aRealProcessor|dec|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.datad(!\daCore|aRealProcessor|dec|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|co|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|co|Decoder0~1 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|co|Decoder0~1 .lut_mask = 64'h000F000F00000000;
defparam \daCore|aRealProcessor|alu|co|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N39
cyclonev_lcell_comb \daCore|aRealProcessor|alu|co|WideOr1~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|co|WideOr1~0_combout  = (\daCore|aRealProcessor|alu|co|WideOr0~0_combout  & \daCore|aRealProcessor|dec|Mux0~0_combout )

	.dataa(!\daCore|aRealProcessor|alu|co|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|co|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|co|WideOr1~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|co|WideOr1~0 .lut_mask = 64'h0505050505050505;
defparam \daCore|aRealProcessor|alu|co|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[0]~2 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[0]~2_combout  = ( \daCore|aRealProcessor|alu|co|WideOr1~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux7~0_combout  & (\daCore|aRealProcessor|alu|BOUT[0]~0_combout  & !\daCore|aRealProcessor|alu|co|Decoder0~1_combout )) # 
// (\daCore|aRealProcessor|regf|Mux7~0_combout  & ((!\daCore|aRealProcessor|alu|co|Decoder0~1_combout ) # (\daCore|aRealProcessor|alu|BOUT[0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|BOUT[0]~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|co|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|co|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[0]~2 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[0]~2 .lut_mask = 64'h000000003F033F03;
defparam \daCore|aRealProcessor|alu|Y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N12
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[0]~21 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[0]~21_combout  = ( \daCore|aRealProcessor|iram|Mux10~0_combout  & ( \daCore|aRealProcessor|dec|Mux1~0_combout  & ( (\daCore|aRealProcessor|alu|Y[0]~2_combout ) # (\daCore|aRealProcessor|alu|Y[0]~1_combout ) ) ) ) # ( 
// !\daCore|aRealProcessor|iram|Mux10~0_combout  & ( \daCore|aRealProcessor|dec|Mux1~0_combout  & ( (((\daCore|aRealProcessor|regf|Mux6~0_combout  & \daCore|aRealProcessor|alu|Equal3~0_combout )) # (\daCore|aRealProcessor|alu|Y[0]~2_combout )) # 
// (\daCore|aRealProcessor|alu|Y[0]~1_combout ) ) ) ) # ( \daCore|aRealProcessor|iram|Mux10~0_combout  & ( !\daCore|aRealProcessor|dec|Mux1~0_combout  & ( (\daCore|aRealProcessor|alu|Y[0]~2_combout ) # (\daCore|aRealProcessor|alu|Y[0]~1_combout ) ) ) ) # ( 
// !\daCore|aRealProcessor|iram|Mux10~0_combout  & ( !\daCore|aRealProcessor|dec|Mux1~0_combout  & ( (\daCore|aRealProcessor|alu|Y[0]~2_combout ) # (\daCore|aRealProcessor|alu|Y[0]~1_combout ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[0]~1_combout ),
	.datad(!\daCore|aRealProcessor|alu|Y[0]~2_combout ),
	.datae(!\daCore|aRealProcessor|iram|Mux10~0_combout ),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[0]~21 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[0]~21 .lut_mask = 64'h0FFF0FFF1FFF0FFF;
defparam \daCore|aRealProcessor|alu|Y[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N5
dffeas \daCore|aRealProcessor|regf|storage[0][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][0] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N18
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux15~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux15~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][0]~q  & ( \daCore|aRealProcessor|regf|storage[3][0]~q  & ( ((!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[0][0]~q )) # 
// (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[1][0]~q )))) # (\daCore|aRealProcessor|dec|SB[1]~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][0]~q  & ( \daCore|aRealProcessor|regf|storage[3][0]~q  & ( 
// (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[0][0]~q  & ((!\daCore|aRealProcessor|dec|SB[1]~0_combout )))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (((\daCore|aRealProcessor|dec|SB[1]~0_combout ) # 
// (\daCore|aRealProcessor|regf|storage[1][0]~q )))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][0]~q  & ( !\daCore|aRealProcessor|regf|storage[3][0]~q  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (((\daCore|aRealProcessor|dec|SB[1]~0_combout )) 
// # (\daCore|aRealProcessor|regf|storage[0][0]~q ))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (((\daCore|aRealProcessor|regf|storage[1][0]~q  & !\daCore|aRealProcessor|dec|SB[1]~0_combout )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][0]~q  
// & ( !\daCore|aRealProcessor|regf|storage[3][0]~q  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[0][0]~q )) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[1][0]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[0][0]~q ),
	.datab(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[1][0]~q ),
	.datad(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][0]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux15~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux15~0 .lut_mask = 64'h470047CC473347FF;
defparam \daCore|aRealProcessor|regf|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N0
cyclonev_lcell_comb \daCore|dataram|IOreg[3][0]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][0]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][0]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N20
dffeas \daCore|aRealProcessor|regf|storage[3][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][2] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N50
dffeas \daCore|aRealProcessor|regf|storage[2][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][2] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N11
dffeas \daCore|aRealProcessor|regf|storage[0][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][2] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N6
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux13~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux13~0_combout  = ( \daCore|aRealProcessor|regf|storage[0][2]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[2][2]~q ))) # 
// (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][2]~q )) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][2]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[2][2]~q ))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][2]~q )) ) ) ) # ( \daCore|aRealProcessor|regf|storage[0][2]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( 
// (!\daCore|aRealProcessor|dec|SB[0]~1_combout ) # (\daCore|aRealProcessor|regf|storage[1][2]~q ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][2]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (\daCore|aRealProcessor|regf|storage[1][2]~q  & 
// \daCore|aRealProcessor|dec|SB[0]~1_combout ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[3][2]~q ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][2]~q ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][2]~q ),
	.datad(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datae(!\daCore|aRealProcessor|regf|storage[0][2]~q ),
	.dataf(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux13~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux13~0 .lut_mask = 64'h0033FF330F550F55;
defparam \daCore|aRealProcessor|regf|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[7]~3 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[7]~3_combout  = ( !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux6~0_combout  & (\daCore|aRealProcessor|iram|Mux10~0_combout  & !\daCore|aRealProcessor|PC_reg [5])) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux10~0_combout ),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [5]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[7]~3 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[7]~3 .lut_mask = 64'h1100110000000000;
defparam \daCore|aRealProcessor|alu|BOUT[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[2]~4 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[2]~4_combout  = ( \daCore|aRealProcessor|dec|WideOr3~0_combout  & ( \daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( !\daCore|aRealProcessor|alu|BOUT[7]~3_combout  ) ) ) # ( 
// !\daCore|aRealProcessor|dec|WideOr3~0_combout  & ( \daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( (\daCore|aRealProcessor|regf|Mux13~0_combout  & !\daCore|aRealProcessor|alu|BOUT[7]~3_combout ) ) ) ) # ( \daCore|aRealProcessor|dec|WideOr3~0_combout 
//  & ( !\daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( !\daCore|aRealProcessor|alu|BOUT[7]~3_combout  ) ) ) # ( !\daCore|aRealProcessor|dec|WideOr3~0_combout  & ( !\daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( 
// (!\daCore|aRealProcessor|regf|Mux13~0_combout  & !\daCore|aRealProcessor|alu|BOUT[7]~3_combout ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|BOUT[7]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.dataf(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[2]~4 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[2]~4 .lut_mask = 64'h8888CCCC4444CCCC;
defparam \daCore|aRealProcessor|alu|BOUT[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[2]~5 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[2]~5_combout  = ( \daCore|aRealProcessor|alu|Equal3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux6~0_combout  ) ) # ( !\daCore|aRealProcessor|alu|Equal3~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux5~0_combout  & 
// \daCore|aRealProcessor|alu|BOUT[2]~4_combout ) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[2]~5 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[2]~5 .lut_mask = 64'h00AA00AAF0F0F0F0;
defparam \daCore|aRealProcessor|alu|Y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit1|CO~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  = ( \daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux6~0_combout  & (\daCore|aRealProcessor|alu|BOUT[1]~2_combout  & ((\daCore|aRealProcessor|alu|BOUT[0]~0_combout ) # 
// (\daCore|aRealProcessor|regf|Mux7~0_combout )))) # (\daCore|aRealProcessor|regf|Mux6~0_combout  & (((\daCore|aRealProcessor|alu|BOUT[1]~2_combout ) # (\daCore|aRealProcessor|alu|BOUT[0]~0_combout )) # (\daCore|aRealProcessor|regf|Mux7~0_combout ))) ) ) # 
// ( !\daCore|aRealProcessor|alu|co|Decoder0~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux6~0_combout  & (\daCore|aRealProcessor|regf|Mux7~0_combout  & (\daCore|aRealProcessor|alu|BOUT[0]~0_combout  & \daCore|aRealProcessor|alu|BOUT[1]~2_combout ))) # 
// (\daCore|aRealProcessor|regf|Mux6~0_combout  & (((\daCore|aRealProcessor|regf|Mux7~0_combout  & \daCore|aRealProcessor|alu|BOUT[0]~0_combout )) # (\daCore|aRealProcessor|alu|BOUT[1]~2_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux6~0_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux7~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|BOUT[0]~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[1]~2_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit1|CO~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit1|CO~0 .lut_mask = 64'h01570157157F157F;
defparam \daCore|aRealProcessor|alu|ad|bit1|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[2]~6 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[2]~6_combout  = ( \daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~0_combout  & (((!\daCore|aRealProcessor|alu|Y[2]~5_combout )))) # (\daCore|aRealProcessor|alu|Y[7]~0_combout  & 
// (!\daCore|aRealProcessor|regf|Mux5~0_combout  $ ((!\daCore|aRealProcessor|alu|BOUT[2]~4_combout )))) ) ) # ( !\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~0_combout  & (((!\daCore|aRealProcessor|alu|Y[2]~5_combout 
// )))) # (\daCore|aRealProcessor|alu|Y[7]~0_combout  & (!\daCore|aRealProcessor|regf|Mux5~0_combout  $ ((\daCore|aRealProcessor|alu|BOUT[2]~4_combout )))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|Y[2]~5_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[2]~6 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[2]~6 .lut_mask = 64'hF909F909F606F606;
defparam \daCore|aRealProcessor|alu|Y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N14
dffeas \daCore|aRealProcessor|regf|storage[1][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][2] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N48
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux5~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux5~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][2]~q  & ( \daCore|aRealProcessor|regf|storage[3][2]~q  & ( ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[0][2]~q ))) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][2]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][2]~q  & ( \daCore|aRealProcessor|regf|storage[3][2]~q  & ( 
// (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (((!\daCore|aRealProcessor|iram|Mux5~0_combout  & \daCore|aRealProcessor|regf|storage[0][2]~q )))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (((\daCore|aRealProcessor|iram|Mux5~0_combout )) # 
// (\daCore|aRealProcessor|regf|storage[1][2]~q ))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][2]~q  & ( !\daCore|aRealProcessor|regf|storage[3][2]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (((\daCore|aRealProcessor|regf|storage[0][2]~q ) 
// # (\daCore|aRealProcessor|iram|Mux5~0_combout )))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[1][2]~q  & (!\daCore|aRealProcessor|iram|Mux5~0_combout ))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][2]~q  & 
// ( !\daCore|aRealProcessor|regf|storage[3][2]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[0][2]~q ))) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// (\daCore|aRealProcessor|regf|storage[1][2]~q )))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][2]~q ),
	.datac(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|storage[0][2]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][2]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux5~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux5~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \daCore|aRealProcessor|regf|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N29
dffeas \daCore|aRealProcessor|regf|storage[3][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][3] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N17
dffeas \daCore|aRealProcessor|regf|storage[1][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][3] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \daCore|aRealProcessor|regf|storage[2][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][3] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N17
dffeas \daCore|aRealProcessor|regf|storage[0][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][3] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N42
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux12~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux12~0_combout  = ( \daCore|aRealProcessor|dec|SB[0]~1_combout  & ( \daCore|aRealProcessor|regf|storage[0][3]~q  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[1][3]~q ))) # 
// (\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[3][3]~q )) ) ) ) # ( !\daCore|aRealProcessor|dec|SB[0]~1_combout  & ( \daCore|aRealProcessor|regf|storage[0][3]~q  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout ) # 
// (\daCore|aRealProcessor|regf|storage[2][3]~q ) ) ) ) # ( \daCore|aRealProcessor|dec|SB[0]~1_combout  & ( !\daCore|aRealProcessor|regf|storage[0][3]~q  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[1][3]~q ))) # 
// (\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[3][3]~q )) ) ) ) # ( !\daCore|aRealProcessor|dec|SB[0]~1_combout  & ( !\daCore|aRealProcessor|regf|storage[0][3]~q  & ( (\daCore|aRealProcessor|regf|storage[2][3]~q  & 
// \daCore|aRealProcessor|dec|SB[1]~0_combout ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[3][3]~q ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][3]~q ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][3]~q ),
	.datad(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datae(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.dataf(!\daCore|aRealProcessor|regf|storage[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux12~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux12~0 .lut_mask = 64'h000F3355FF0F3355;
defparam \daCore|aRealProcessor|regf|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N24
cyclonev_lcell_comb \daCore|aRealProcessor|iram|Mux12~0 (
// Equation(s):
// \daCore|aRealProcessor|iram|Mux12~0_combout  = ( \daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [2] & !\daCore|aRealProcessor|PC_reg [4]) ) ) # ( !\daCore|aRealProcessor|PC_reg [1] & ( (!\daCore|aRealProcessor|PC_reg [4] & 
// (!\daCore|aRealProcessor|PC_reg [2] $ (!\daCore|aRealProcessor|PC_reg [3]))) ) )

	.dataa(!\daCore|aRealProcessor|PC_reg [2]),
	.datab(!\daCore|aRealProcessor|PC_reg [4]),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|PC_reg [3]),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|PC_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|iram|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|iram|Mux12~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|iram|Mux12~0 .lut_mask = 64'h4488448888888888;
defparam \daCore|aRealProcessor|iram|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N57
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[3]~5 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[3]~5_combout  = ( \daCore|aRealProcessor|iram|Mux12~0_combout  & ( ((!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (!\daCore|aRealProcessor|regf|Mux12~0_combout )))) 
// # (\daCore|aRealProcessor|alu|BOUT[4]~1_combout ) ) ) # ( !\daCore|aRealProcessor|iram|Mux12~0_combout  & ( (!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ 
// (!\daCore|aRealProcessor|regf|Mux12~0_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|BOUT[4]~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.datad(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[3]~5 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[3]~5 .lut_mask = 64'h5A005A007B337B33;
defparam \daCore|aRealProcessor|alu|BOUT[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N24
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux4~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux4~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][3]~q  & ( \daCore|aRealProcessor|regf|storage[1][3]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (((\daCore|aRealProcessor|regf|storage[0][3]~q ) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout )))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (((!\daCore|aRealProcessor|iram|Mux6~1_combout )) # (\daCore|aRealProcessor|regf|storage[3][3]~q ))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][3]~q  
// & ( \daCore|aRealProcessor|regf|storage[1][3]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (((\daCore|aRealProcessor|regf|storage[0][3]~q ) # (\daCore|aRealProcessor|iram|Mux6~1_combout )))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (\daCore|aRealProcessor|regf|storage[3][3]~q  & (\daCore|aRealProcessor|iram|Mux6~1_combout ))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][3]~q  & ( !\daCore|aRealProcessor|regf|storage[1][3]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (((!\daCore|aRealProcessor|iram|Mux6~1_combout  & \daCore|aRealProcessor|regf|storage[0][3]~q )))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (((!\daCore|aRealProcessor|iram|Mux6~1_combout )) # (\daCore|aRealProcessor|regf|storage[3][3]~q ))) ) ) ) 
// # ( !\daCore|aRealProcessor|regf|storage[2][3]~q  & ( !\daCore|aRealProcessor|regf|storage[1][3]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (((!\daCore|aRealProcessor|iram|Mux6~1_combout  & \daCore|aRealProcessor|regf|storage[0][3]~q )))) # 
// (\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[3][3]~q  & (\daCore|aRealProcessor|iram|Mux6~1_combout ))) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[3][3]~q ),
	.datab(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datac(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datad(!\daCore|aRealProcessor|regf|storage[0][3]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][3]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux4~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux4~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \daCore|aRealProcessor|regf|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[3]~7 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[3]~7_combout  = ( \daCore|aRealProcessor|alu|Equal3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux5~0_combout  ) ) # ( !\daCore|aRealProcessor|alu|Equal3~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[3]~5_combout  & 
// !\daCore|aRealProcessor|regf|Mux4~0_combout ) ) )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[3]~5_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux4~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[3]~7 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[3]~7 .lut_mask = 64'h88888888F0F0F0F0;
defparam \daCore|aRealProcessor|alu|Y[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N57
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit3|Y~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit3|Y~0_combout  = !\daCore|aRealProcessor|alu|BOUT[3]~5_combout  $ (!\daCore|aRealProcessor|regf|Mux4~0_combout )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[3]~5_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit3|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit3|Y~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit3|Y~0 .lut_mask = 64'h6666666666666666;
defparam \daCore|aRealProcessor|alu|ad|bit3|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[3]~8 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[3]~8_combout  = ( \daCore|aRealProcessor|alu|ad|bit3|Y~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux5~0_combout  & ((!\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ) # 
// (\daCore|aRealProcessor|alu|BOUT[2]~4_combout ))) # (\daCore|aRealProcessor|regf|Mux5~0_combout  & (!\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & \daCore|aRealProcessor|alu|BOUT[2]~4_combout )) ) ) ) # ( 
// !\daCore|aRealProcessor|alu|ad|bit3|Y~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux5~0_combout  & (\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & !\daCore|aRealProcessor|alu|BOUT[2]~4_combout )) # 
// (\daCore|aRealProcessor|regf|Mux5~0_combout  & ((!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ) # (\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ))) ) ) ) # ( \daCore|aRealProcessor|alu|ad|bit3|Y~0_combout  & ( 
// !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[3]~7_combout  ) ) ) # ( !\daCore|aRealProcessor|alu|ad|bit3|Y~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[3]~7_combout  ) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ),
	.datad(!\daCore|aRealProcessor|alu|Y[3]~7_combout ),
	.datae(!\daCore|aRealProcessor|alu|ad|bit3|Y~0_combout ),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[3]~8 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[3]~8 .lut_mask = 64'hFF00FF0071718E8E;
defparam \daCore|aRealProcessor|alu|Y[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N45
cyclonev_lcell_comb \daCore|dataram|WideOr1~0 (
// Equation(s):
// \daCore|dataram|WideOr1~0_combout  = ( \daCore|aRealProcessor|alu|Y[2]~6_combout  & ( (\daCore|aRealProcessor|alu|Y[3]~8_combout  & (!\daCore|aRealProcessor|alu|Y[0]~21_combout  $ (\daCore|aRealProcessor|alu|Y[1]~4_combout ))) ) ) # ( 
// !\daCore|aRealProcessor|alu|Y[2]~6_combout  & ( (\daCore|aRealProcessor|alu|Y[0]~21_combout  & (\daCore|aRealProcessor|alu|Y[3]~8_combout  & \daCore|aRealProcessor|alu|Y[1]~4_combout )) ) )

	.dataa(!\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.datab(!\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|WideOr1~0 .extended_lut = "off";
defparam \daCore|dataram|WideOr1~0 .lut_mask = 64'h0101010121212121;
defparam \daCore|dataram|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N24
cyclonev_lcell_comb \daCore|dataram|WideOr0~1 (
// Equation(s):
// \daCore|dataram|WideOr0~1_combout  = ( \daCore|aRealProcessor|alu|Y[1]~4_combout  & ( \daCore|aRealProcessor|alu|Y[2]~6_combout  & ( \daCore|aRealProcessor|alu|Y[3]~8_combout  ) ) ) # ( !\daCore|aRealProcessor|alu|Y[1]~4_combout  & ( 
// \daCore|aRealProcessor|alu|Y[2]~6_combout  & ( (\daCore|aRealProcessor|alu|Y[3]~8_combout  & \daCore|aRealProcessor|alu|Y[0]~21_combout ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.dataf(!\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|WideOr0~1 .extended_lut = "off";
defparam \daCore|dataram|WideOr0~1 .lut_mask = 64'h0000000003033333;
defparam \daCore|dataram|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit3|CO~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit3|CO~0_combout  = ( \daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux4~0_combout  & (\daCore|aRealProcessor|alu|BOUT[3]~5_combout  & ((!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ) # 
// (\daCore|aRealProcessor|regf|Mux5~0_combout )))) # (\daCore|aRealProcessor|regf|Mux4~0_combout  & (((!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ) # (\daCore|aRealProcessor|alu|BOUT[3]~5_combout )) # (\daCore|aRealProcessor|regf|Mux5~0_combout ))) ) ) # 
// ( !\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux4~0_combout  & (\daCore|aRealProcessor|regf|Mux5~0_combout  & (!\daCore|aRealProcessor|alu|BOUT[2]~4_combout  & \daCore|aRealProcessor|alu|BOUT[3]~5_combout ))) # 
// (\daCore|aRealProcessor|regf|Mux4~0_combout  & (((\daCore|aRealProcessor|regf|Mux5~0_combout  & !\daCore|aRealProcessor|alu|BOUT[2]~4_combout )) # (\daCore|aRealProcessor|alu|BOUT[3]~5_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux5~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|BOUT[2]~4_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux4~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[3]~5_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|ad|bit1|CO~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit3|CO~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit3|CO~0 .lut_mask = 64'h044F044F0DDF0DDF;
defparam \daCore|aRealProcessor|alu|ad|bit3|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N5
dffeas \daCore|aRealProcessor|regf|storage[2][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][4] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N2
dffeas \daCore|aRealProcessor|regf|storage[3][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][4] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N14
dffeas \daCore|aRealProcessor|regf|storage[0][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][4] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N48
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux3~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux3~0_combout  = ( \daCore|aRealProcessor|regf|storage[1][4]~q  & ( \daCore|aRealProcessor|regf|storage[0][4]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout ) # ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// (\daCore|aRealProcessor|regf|storage[2][4]~q )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[3][4]~q )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][4]~q  & ( \daCore|aRealProcessor|regf|storage[0][4]~q  & 
// ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (!\daCore|aRealProcessor|iram|Mux6~1_combout )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[2][4]~q )) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[3][4]~q ))))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[1][4]~q  & ( !\daCore|aRealProcessor|regf|storage[0][4]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (\daCore|aRealProcessor|iram|Mux6~1_combout )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[2][4]~q )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[3][4]~q ))))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][4]~q  & ( !\daCore|aRealProcessor|regf|storage[0][4]~q  & ( (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((!\daCore|aRealProcessor|iram|Mux6~1_combout  
// & (\daCore|aRealProcessor|regf|storage[2][4]~q )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[3][4]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][4]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[3][4]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[1][4]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux3~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux3~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \daCore|aRealProcessor|regf|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[4]~9 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[4]~9_combout  = ( \daCore|aRealProcessor|alu|Equal3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux4~0_combout  ) ) # ( !\daCore|aRealProcessor|alu|Equal3~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[4]~6_combout  & 
// !\daCore|aRealProcessor|regf|Mux3~0_combout ) ) )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[4]~6_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|regf|Mux4~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[4]~9 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[4]~9 .lut_mask = 64'hAA00AA00F0F0F0F0;
defparam \daCore|aRealProcessor|alu|Y[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[4]~10 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[4]~10_combout  = ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|regf|Mux3~0_combout  $ (!\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout  $ (\daCore|aRealProcessor|alu|BOUT[4]~6_combout )) ) ) # ( 
// !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[4]~9_combout  ) )

	.dataa(!\daCore|aRealProcessor|alu|Y[4]~9_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[4]~6_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[4]~10 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[4]~10 .lut_mask = 64'hAAAAAAAA3CC33CC3;
defparam \daCore|aRealProcessor|alu|Y[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N49
dffeas \daCore|aRealProcessor|regf|storage[1][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][4] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N12
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux11~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux11~0_combout  = ( \daCore|aRealProcessor|regf|storage[0][4]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[2][4]~q )) # 
// (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[3][4]~q ))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][4]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// (\daCore|aRealProcessor|regf|storage[2][4]~q )) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[3][4]~q ))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[0][4]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( 
// (!\daCore|aRealProcessor|dec|SB[0]~1_combout ) # (\daCore|aRealProcessor|regf|storage[1][4]~q ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][4]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// \daCore|aRealProcessor|regf|storage[1][4]~q ) ) ) )

	.dataa(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][4]~q ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][4]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[3][4]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[0][4]~q ),
	.dataf(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux11~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux11~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \daCore|aRealProcessor|regf|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[4]~6 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[4]~6_combout  = ( \daCore|aRealProcessor|alu|BOUT[4]~1_combout  & ( ((!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (!\daCore|aRealProcessor|regf|Mux11~0_combout )))) 
// # (\daCore|aRealProcessor|iram|Mux11~0_combout ) ) ) # ( !\daCore|aRealProcessor|alu|BOUT[4]~1_combout  & ( (!\daCore|aRealProcessor|dec|WideOr3~0_combout  & (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ 
// (!\daCore|aRealProcessor|regf|Mux11~0_combout ))) ) )

	.dataa(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datab(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datac(!\daCore|aRealProcessor|iram|Mux11~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|BOUT[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[4]~6 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[4]~6 .lut_mask = 64'h448844884F8F4F8F;
defparam \daCore|aRealProcessor|alu|BOUT[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N29
dffeas \daCore|aRealProcessor|regf|storage[0][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][5] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \daCore|aRealProcessor|regf|storage[2][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][5] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N32
dffeas \daCore|aRealProcessor|regf|storage[1][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][5] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N30
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux2~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux2~0_combout  = ( \daCore|aRealProcessor|regf|storage[1][5]~q  & ( \daCore|aRealProcessor|regf|storage[3][5]~q  & ( ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[0][5]~q )) # 
// (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[2][5]~q )))) # (\daCore|aRealProcessor|iram|Mux6~1_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][5]~q  & ( \daCore|aRealProcessor|regf|storage[3][5]~q  & ( 
// (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (\daCore|aRealProcessor|regf|storage[0][5]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (((\daCore|aRealProcessor|regf|storage[2][5]~q )) # 
// (\daCore|aRealProcessor|iram|Mux6~1_combout ))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[1][5]~q  & ( !\daCore|aRealProcessor|regf|storage[3][5]~q  & ( (!\daCore|aRealProcessor|iram|Mux5~0_combout  & (((\daCore|aRealProcessor|regf|storage[0][5]~q )) 
// # (\daCore|aRealProcessor|iram|Mux6~1_combout ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((\daCore|aRealProcessor|regf|storage[2][5]~q )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[1][5]~q  & 
// ( !\daCore|aRealProcessor|regf|storage[3][5]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[0][5]~q )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[2][5]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[0][5]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[2][5]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[1][5]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux2~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux2~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \daCore|aRealProcessor|regf|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[5]~11 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[5]~11_combout  = ( \daCore|aRealProcessor|regf|Mux2~0_combout  & ( (!\daCore|aRealProcessor|regf|Mux3~0_combout  & \daCore|aRealProcessor|alu|Equal3~0_combout ) ) ) # ( !\daCore|aRealProcessor|regf|Mux2~0_combout  & ( 
// (!\daCore|aRealProcessor|alu|Equal3~0_combout  & ((\daCore|aRealProcessor|alu|BOUT[5]~7_combout ))) # (\daCore|aRealProcessor|alu|Equal3~0_combout  & (!\daCore|aRealProcessor|regf|Mux3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|BOUT[5]~7_combout ),
	.datad(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[5]~11 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[5]~11 .lut_mask = 64'h0FCC0FCC00CC00CC;
defparam \daCore|aRealProcessor|alu|Y[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N39
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit5|Y~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit5|Y~0_combout  = !\daCore|aRealProcessor|alu|BOUT[5]~7_combout  $ (\daCore|aRealProcessor|regf|Mux2~0_combout )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[5]~7_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|regf|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit5|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit5|Y~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit5|Y~0 .lut_mask = 64'hA5A5A5A5A5A5A5A5;
defparam \daCore|aRealProcessor|alu|ad|bit5|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[5]~12 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[5]~12_combout  = ( \daCore|aRealProcessor|regf|Mux3~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|ad|bit5|Y~0_combout  $ (((!\daCore|aRealProcessor|alu|BOUT[4]~6_combout  & 
// !\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ))) ) ) ) # ( !\daCore|aRealProcessor|regf|Mux3~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|ad|bit5|Y~0_combout  $ 
// (((!\daCore|aRealProcessor|alu|BOUT[4]~6_combout ) # (!\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ))) ) ) ) # ( \daCore|aRealProcessor|regf|Mux3~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( 
// !\daCore|aRealProcessor|alu|Y[5]~11_combout  ) ) ) # ( !\daCore|aRealProcessor|regf|Mux3~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[5]~11_combout  ) ) )

	.dataa(!\daCore|aRealProcessor|alu|BOUT[4]~6_combout ),
	.datab(!\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[5]~11_combout ),
	.datad(!\daCore|aRealProcessor|alu|ad|bit5|Y~0_combout ),
	.datae(!\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[5]~12 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[5]~12 .lut_mask = 64'hF0F0F0F011EE7788;
defparam \daCore|aRealProcessor|alu|Y[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N44
dffeas \daCore|aRealProcessor|regf|storage[3][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][5] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N39
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux10~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux10~0_combout  = ( \daCore|aRealProcessor|regf|storage[0][5]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((\daCore|aRealProcessor|regf|storage[2][5]~q ))) # 
// (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][5]~q )) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][5]~q  & ( \daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// ((\daCore|aRealProcessor|regf|storage[2][5]~q ))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & (\daCore|aRealProcessor|regf|storage[3][5]~q )) ) ) ) # ( \daCore|aRealProcessor|regf|storage[0][5]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( 
// (!\daCore|aRealProcessor|dec|SB[0]~1_combout ) # (\daCore|aRealProcessor|regf|storage[1][5]~q ) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[0][5]~q  & ( !\daCore|aRealProcessor|dec|SB[1]~0_combout  & ( (\daCore|aRealProcessor|regf|storage[1][5]~q  & 
// \daCore|aRealProcessor|dec|SB[0]~1_combout ) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[3][5]~q ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][5]~q ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][5]~q ),
	.datad(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datae(!\daCore|aRealProcessor|regf|storage[0][5]~q ),
	.dataf(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux10~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux10~0 .lut_mask = 64'h0033FF330F550F55;
defparam \daCore|aRealProcessor|regf|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[5]~7 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[5]~7_combout  = ( !\daCore|aRealProcessor|alu|BOUT[7]~3_combout  & ( (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (\daCore|aRealProcessor|regf|Mux10~0_combout )) # (\daCore|aRealProcessor|dec|WideOr3~0_combout ) ) 
// )

	.dataa(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datab(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|BOUT[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[5]~7 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[5]~7 .lut_mask = 64'hB7B7B7B700000000;
defparam \daCore|aRealProcessor|alu|BOUT[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit5|CO~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  = ( \daCore|aRealProcessor|regf|Mux3~0_combout  & ( \daCore|aRealProcessor|regf|Mux2~0_combout  & ( ((!\daCore|aRealProcessor|alu|BOUT[5]~7_combout ) # (\daCore|aRealProcessor|alu|BOUT[4]~6_combout )) # 
// (\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ) ) ) ) # ( !\daCore|aRealProcessor|regf|Mux3~0_combout  & ( \daCore|aRealProcessor|regf|Mux2~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[5]~7_combout ) # 
// ((\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout  & \daCore|aRealProcessor|alu|BOUT[4]~6_combout )) ) ) ) # ( \daCore|aRealProcessor|regf|Mux3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux2~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[5]~7_combout  
// & ((\daCore|aRealProcessor|alu|BOUT[4]~6_combout ) # (\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ))) ) ) ) # ( !\daCore|aRealProcessor|regf|Mux3~0_combout  & ( !\daCore|aRealProcessor|regf|Mux2~0_combout  & ( 
// (\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout  & (\daCore|aRealProcessor|alu|BOUT[4]~6_combout  & !\daCore|aRealProcessor|alu|BOUT[5]~7_combout )) ) ) )

	.dataa(!\daCore|aRealProcessor|alu|ad|bit3|CO~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|alu|BOUT[4]~6_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[5]~7_combout ),
	.datae(!\daCore|aRealProcessor|regf|Mux3~0_combout ),
	.dataf(!\daCore|aRealProcessor|regf|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit5|CO~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit5|CO~0 .lut_mask = 64'h05005F00FF05FF5F;
defparam \daCore|aRealProcessor|alu|ad|bit5|CO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N22
dffeas \daCore|aRealProcessor|regf|storage[1][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][7] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \daCore|aRealProcessor|regf|storage[3][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][7] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N56
dffeas \daCore|aRealProcessor|regf|storage[2][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][7] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N11
dffeas \daCore|aRealProcessor|regf|storage[0][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][7] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N54
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux0~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux0~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][7]~q  & ( \daCore|aRealProcessor|regf|storage[0][7]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout ) # ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (\daCore|aRealProcessor|regf|storage[1][7]~q )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][7]~q )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][7]~q  & ( \daCore|aRealProcessor|regf|storage[0][7]~q  & 
// ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (!\daCore|aRealProcessor|iram|Mux5~0_combout )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[1][7]~q )) # 
// (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][7]~q ))))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][7]~q  & ( !\daCore|aRealProcessor|regf|storage[0][7]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// (\daCore|aRealProcessor|iram|Mux5~0_combout )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[1][7]~q )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[3][7]~q ))))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][7]~q  & ( !\daCore|aRealProcessor|regf|storage[0][7]~q  & ( (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  
// & (\daCore|aRealProcessor|regf|storage[1][7]~q )) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][7]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[1][7]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[3][7]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][7]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux0~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux0~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \daCore|aRealProcessor|regf|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X49_Y4_N46
dffeas \daCore|aRealProcessor|regf|storage[1][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[1][5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[1][6] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \daCore|aRealProcessor|regf|storage[2][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[2][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[2][6] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N8
dffeas \daCore|aRealProcessor|regf|storage[0][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[0][6] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N51
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux9~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux9~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][6]~q  & ( \daCore|aRealProcessor|regf|storage[0][6]~q  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout ) # ((!\daCore|aRealProcessor|dec|SB[1]~0_combout  & 
// (\daCore|aRealProcessor|regf|storage[1][6]~q )) # (\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][6]~q )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][6]~q  & ( \daCore|aRealProcessor|regf|storage[0][6]~q  & 
// ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & (((!\daCore|aRealProcessor|dec|SB[1]~0_combout )))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((!\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[1][6]~q )) # 
// (\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][6]~q ))))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][6]~q  & ( !\daCore|aRealProcessor|regf|storage[0][6]~q  & ( (!\daCore|aRealProcessor|dec|SB[0]~1_combout  & 
// (((\daCore|aRealProcessor|dec|SB[1]~0_combout )))) # (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((!\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[1][6]~q )) # (\daCore|aRealProcessor|dec|SB[1]~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[3][6]~q ))))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][6]~q  & ( !\daCore|aRealProcessor|regf|storage[0][6]~q  & ( (\daCore|aRealProcessor|dec|SB[0]~1_combout  & ((!\daCore|aRealProcessor|dec|SB[1]~0_combout  
// & (\daCore|aRealProcessor|regf|storage[1][6]~q )) # (\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[3][6]~q ))))) ) ) )

	.dataa(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datab(!\daCore|aRealProcessor|regf|storage[1][6]~q ),
	.datac(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|storage[3][6]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][6]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux9~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux9~0 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \daCore|aRealProcessor|regf|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[6]~8 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[6]~8_combout  = ( \daCore|aRealProcessor|regf|Mux9~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[7]~3_combout  & ((\daCore|aRealProcessor|alu|co|Decoder0~0_combout ) # (\daCore|aRealProcessor|dec|WideOr3~0_combout ))) ) 
// ) # ( !\daCore|aRealProcessor|regf|Mux9~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[7]~3_combout  & ((!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ) # (\daCore|aRealProcessor|dec|WideOr3~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[7]~3_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[6]~8 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[6]~8 .lut_mask = 64'hF300F3003F003F00;
defparam \daCore|aRealProcessor|alu|BOUT[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N42
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[6]~13 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[6]~13_combout  = ( \daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( (!\daCore|aRealProcessor|alu|Equal3~0_combout  & (!\daCore|aRealProcessor|regf|Mux1~0_combout )) # (\daCore|aRealProcessor|alu|Equal3~0_combout  & 
// ((!\daCore|aRealProcessor|regf|Mux2~0_combout ))) ) ) # ( !\daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( (\daCore|aRealProcessor|alu|Equal3~0_combout  & !\daCore|aRealProcessor|regf|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|regf|Mux1~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|Equal3~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|Mux2~0_combout ),
	.datae(!\daCore|aRealProcessor|alu|BOUT[6]~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[6]~13 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[6]~13 .lut_mask = 64'h0F00CFC00F00CFC0;
defparam \daCore|aRealProcessor|alu|Y[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N3
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[6]~14 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[6]~14_combout  = ( \daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  $ (!\daCore|aRealProcessor|regf|Mux1~0_combout ) ) ) ) # ( 
// !\daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  $ (\daCore|aRealProcessor|regf|Mux1~0_combout ) ) ) ) # ( \daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( 
// !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[6]~13_combout  ) ) ) # ( !\daCore|aRealProcessor|alu|BOUT[6]~8_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[6]~13_combout  ) ) )

	.dataa(!\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux1~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[6]~13_combout ),
	.datad(gnd),
	.datae(!\daCore|aRealProcessor|alu|BOUT[6]~8_combout ),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[6]~14 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[6]~14 .lut_mask = 64'hF0F0F0F099996666;
defparam \daCore|aRealProcessor|alu|Y[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \daCore|aRealProcessor|regf|storage[3][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|aRealProcessor|regf|storage[3][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|aRealProcessor|regf|storage[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|storage[3][6] .is_wysiwyg = "true";
defparam \daCore|aRealProcessor|regf|storage[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N12
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux1~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux1~0_combout  = ( \daCore|aRealProcessor|regf|storage[2][6]~q  & ( \daCore|aRealProcessor|regf|storage[0][6]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout ) # ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[1][6]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[3][6]~q ))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][6]~q  & ( \daCore|aRealProcessor|regf|storage[0][6]~q  & 
// ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & (!\daCore|aRealProcessor|iram|Mux5~0_combout )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[1][6]~q ))) # 
// (\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[3][6]~q )))) ) ) ) # ( \daCore|aRealProcessor|regf|storage[2][6]~q  & ( !\daCore|aRealProcessor|regf|storage[0][6]~q  & ( (!\daCore|aRealProcessor|iram|Mux6~1_combout  & 
// (\daCore|aRealProcessor|iram|Mux5~0_combout )) # (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & ((\daCore|aRealProcessor|regf|storage[1][6]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// (\daCore|aRealProcessor|regf|storage[3][6]~q )))) ) ) ) # ( !\daCore|aRealProcessor|regf|storage[2][6]~q  & ( !\daCore|aRealProcessor|regf|storage[0][6]~q  & ( (\daCore|aRealProcessor|iram|Mux6~1_combout  & ((!\daCore|aRealProcessor|iram|Mux5~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[1][6]~q ))) # (\daCore|aRealProcessor|iram|Mux5~0_combout  & (\daCore|aRealProcessor|regf|storage[3][6]~q )))) ) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux6~1_combout ),
	.datab(!\daCore|aRealProcessor|iram|Mux5~0_combout ),
	.datac(!\daCore|aRealProcessor|regf|storage[3][6]~q ),
	.datad(!\daCore|aRealProcessor|regf|storage[1][6]~q ),
	.datae(!\daCore|aRealProcessor|regf|storage[2][6]~q ),
	.dataf(!\daCore|aRealProcessor|regf|storage[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux1~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux1~0 .lut_mask = 64'h0145236789CDABEF;
defparam \daCore|aRealProcessor|regf|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[7]~17 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[7]~17_combout  = ( !\daCore|aRealProcessor|dec|Mux0~0_combout  & ( (\daCore|aRealProcessor|dec|Mux1~0_combout  & ((!\daCore|aRealProcessor|iram|Mux10~0_combout  & (\daCore|aRealProcessor|regf|Mux0~0_combout  & 
// ((!\daCore|aRealProcessor|dec|Mux2~0_combout )))) # (\daCore|aRealProcessor|iram|Mux10~0_combout  & (((\daCore|aRealProcessor|regf|Mux1~0_combout )))))) ) ) # ( \daCore|aRealProcessor|dec|Mux0~0_combout  & ( ((\daCore|aRealProcessor|regf|Mux1~0_combout  & 
// (!\daCore|aRealProcessor|alu|co|WideOr0~0_combout  & ((!\daCore|aRealProcessor|dec|Mux1~0_combout ) # (\daCore|aRealProcessor|iram|Mux10~0_combout ))))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux0~0_combout ),
	.datab(!\daCore|aRealProcessor|regf|Mux1~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|co|WideOr0~0_combout ),
	.datad(!\daCore|aRealProcessor|iram|Mux10~0_combout ),
	.datae(!\daCore|aRealProcessor|dec|Mux0~0_combout ),
	.dataf(!\daCore|aRealProcessor|dec|Mux1~0_combout ),
	.datag(!\daCore|aRealProcessor|dec|Mux2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[7]~17 .extended_lut = "on";
defparam \daCore|aRealProcessor|alu|Y[7]~17 .lut_mask = 64'h0000303050330030;
defparam \daCore|aRealProcessor|alu|Y[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N30
cyclonev_lcell_comb \daCore|aRealProcessor|regf|Mux8~0 (
// Equation(s):
// \daCore|aRealProcessor|regf|Mux8~0_combout  = ( \daCore|aRealProcessor|regf|storage[3][7]~q  & ( \daCore|aRealProcessor|dec|SB[0]~1_combout  & ( (\daCore|aRealProcessor|dec|SB[1]~0_combout ) # (\daCore|aRealProcessor|regf|storage[1][7]~q ) ) ) ) # ( 
// !\daCore|aRealProcessor|regf|storage[3][7]~q  & ( \daCore|aRealProcessor|dec|SB[0]~1_combout  & ( (\daCore|aRealProcessor|regf|storage[1][7]~q  & !\daCore|aRealProcessor|dec|SB[1]~0_combout ) ) ) ) # ( \daCore|aRealProcessor|regf|storage[3][7]~q  & ( 
// !\daCore|aRealProcessor|dec|SB[0]~1_combout  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[0][7]~q )) # (\daCore|aRealProcessor|dec|SB[1]~0_combout  & ((\daCore|aRealProcessor|regf|storage[2][7]~q ))) ) ) ) # ( 
// !\daCore|aRealProcessor|regf|storage[3][7]~q  & ( !\daCore|aRealProcessor|dec|SB[0]~1_combout  & ( (!\daCore|aRealProcessor|dec|SB[1]~0_combout  & (\daCore|aRealProcessor|regf|storage[0][7]~q )) # (\daCore|aRealProcessor|dec|SB[1]~0_combout  & 
// ((\daCore|aRealProcessor|regf|storage[2][7]~q ))) ) ) )

	.dataa(!\daCore|aRealProcessor|regf|storage[1][7]~q ),
	.datab(!\daCore|aRealProcessor|regf|storage[0][7]~q ),
	.datac(!\daCore|aRealProcessor|regf|storage[2][7]~q ),
	.datad(!\daCore|aRealProcessor|dec|SB[1]~0_combout ),
	.datae(!\daCore|aRealProcessor|regf|storage[3][7]~q ),
	.dataf(!\daCore|aRealProcessor|dec|SB[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|regf|Mux8~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|regf|Mux8~0 .lut_mask = 64'h330F330F550055FF;
defparam \daCore|aRealProcessor|regf|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \daCore|aRealProcessor|alu|BOUT[7]~9 (
// Equation(s):
// \daCore|aRealProcessor|alu|BOUT[7]~9_combout  = ( \daCore|aRealProcessor|dec|WideOr3~0_combout  & ( !\daCore|aRealProcessor|alu|BOUT[7]~3_combout  ) ) # ( !\daCore|aRealProcessor|dec|WideOr3~0_combout  & ( (!\daCore|aRealProcessor|alu|BOUT[7]~3_combout  & 
// (!\daCore|aRealProcessor|alu|co|Decoder0~0_combout  $ (\daCore|aRealProcessor|regf|Mux8~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|alu|BOUT[7]~3_combout ),
	.datac(!\daCore|aRealProcessor|alu|co|Decoder0~0_combout ),
	.datad(!\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|dec|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|BOUT[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|BOUT[7]~9 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|BOUT[7]~9 .lut_mask = 64'hC00CC00CCCCCCCCC;
defparam \daCore|aRealProcessor|alu|BOUT[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[7]~15 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[7]~15_combout  = ( \daCore|aRealProcessor|alu|co|Decoder0~1_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~17_combout  & ((!\daCore|aRealProcessor|regf|Mux0~0_combout ) # ((!\daCore|aRealProcessor|alu|co|WideOr1~0_combout ) # 
// (\daCore|aRealProcessor|alu|BOUT[7]~9_combout )))) ) ) # ( !\daCore|aRealProcessor|alu|co|Decoder0~1_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~17_combout  & ((!\daCore|aRealProcessor|alu|co|WideOr1~0_combout ) # 
// ((!\daCore|aRealProcessor|regf|Mux0~0_combout  & \daCore|aRealProcessor|alu|BOUT[7]~9_combout )))) ) )

	.dataa(!\daCore|aRealProcessor|regf|Mux0~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|co|WideOr1~0_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[7]~17_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[7]~9_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|co|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[7]~15 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[7]~15 .lut_mask = 64'hC0E0C0E0E0F0E0F0;
defparam \daCore|aRealProcessor|alu|Y[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N36
cyclonev_lcell_comb \daCore|aRealProcessor|alu|ad|bit7|Y~0 (
// Equation(s):
// \daCore|aRealProcessor|alu|ad|bit7|Y~0_combout  = ( \daCore|aRealProcessor|alu|BOUT[7]~9_combout  & ( \daCore|aRealProcessor|regf|Mux0~0_combout  ) ) # ( !\daCore|aRealProcessor|alu|BOUT[7]~9_combout  & ( !\daCore|aRealProcessor|regf|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|regf|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|BOUT[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|ad|bit7|Y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|ad|bit7|Y~0 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|ad|bit7|Y~0 .lut_mask = 64'hCCCCCCCC33333333;
defparam \daCore|aRealProcessor|alu|ad|bit7|Y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y6_N9
cyclonev_lcell_comb \daCore|aRealProcessor|alu|Y[7]~16 (
// Equation(s):
// \daCore|aRealProcessor|alu|Y[7]~16_combout  = ( \daCore|aRealProcessor|alu|ad|bit7|Y~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~15_combout ) # ((!\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  & 
// ((!\daCore|aRealProcessor|regf|Mux1~0_combout ) # (\daCore|aRealProcessor|alu|BOUT[6]~8_combout ))) # (\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  & (!\daCore|aRealProcessor|regf|Mux1~0_combout  & \daCore|aRealProcessor|alu|BOUT[6]~8_combout ))) ) ) 
// ) # ( !\daCore|aRealProcessor|alu|ad|bit7|Y~0_combout  & ( \daCore|aRealProcessor|alu|Y[7]~0_combout  & ( (!\daCore|aRealProcessor|alu|Y[7]~15_combout ) # ((!\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  & (\daCore|aRealProcessor|regf|Mux1~0_combout  & 
// !\daCore|aRealProcessor|alu|BOUT[6]~8_combout )) # (\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout  & ((!\daCore|aRealProcessor|alu|BOUT[6]~8_combout ) # (\daCore|aRealProcessor|regf|Mux1~0_combout )))) ) ) ) # ( 
// \daCore|aRealProcessor|alu|ad|bit7|Y~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~15_combout  ) ) ) # ( !\daCore|aRealProcessor|alu|ad|bit7|Y~0_combout  & ( !\daCore|aRealProcessor|alu|Y[7]~0_combout  & ( 
// !\daCore|aRealProcessor|alu|Y[7]~15_combout  ) ) )

	.dataa(!\daCore|aRealProcessor|alu|ad|bit5|CO~0_combout ),
	.datab(!\daCore|aRealProcessor|alu|Y[7]~15_combout ),
	.datac(!\daCore|aRealProcessor|regf|Mux1~0_combout ),
	.datad(!\daCore|aRealProcessor|alu|BOUT[6]~8_combout ),
	.datae(!\daCore|aRealProcessor|alu|ad|bit7|Y~0_combout ),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|aRealProcessor|alu|Y[7]~16 .extended_lut = "off";
defparam \daCore|aRealProcessor|alu|Y[7]~16 .lut_mask = 64'hCCCCCCCCDFCDECFE;
defparam \daCore|aRealProcessor|alu|Y[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y7_N48
cyclonev_lcell_comb \daCore|dataram|MW_IO~0 (
// Equation(s):
// \daCore|dataram|MW_IO~0_combout  = ( \daCore|aRealProcessor|iram|Mux0~0_combout  & ( (\daCore|aRealProcessor|iram|Mux1~0_combout  & (\daCore|aRealProcessor|PC_reg [5] & (!\daCore|aRealProcessor|iram|Mux3~0_combout  & 
// \daCore|aRealProcessor|iram|Mux6~0_combout ))) ) ) # ( !\daCore|aRealProcessor|iram|Mux0~0_combout  & ( (!\daCore|aRealProcessor|iram|Mux3~0_combout  & (\daCore|aRealProcessor|iram|Mux6~0_combout  & ((!\daCore|aRealProcessor|PC_reg [5]) # 
// (\daCore|aRealProcessor|iram|Mux1~0_combout )))) ) )

	.dataa(!\daCore|aRealProcessor|iram|Mux1~0_combout ),
	.datab(!\daCore|aRealProcessor|PC_reg [5]),
	.datac(!\daCore|aRealProcessor|iram|Mux3~0_combout ),
	.datad(!\daCore|aRealProcessor|iram|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|iram|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|MW_IO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|MW_IO~0 .extended_lut = "off";
defparam \daCore|dataram|MW_IO~0 .lut_mask = 64'h00D000D000100010;
defparam \daCore|dataram|MW_IO~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N21
cyclonev_lcell_comb \daCore|dataram|MW_IO~1 (
// Equation(s):
// \daCore|dataram|MW_IO~1_combout  = ( \daCore|aRealProcessor|alu|Y[2]~6_combout  & ( (\daCore|dataram|MW_IO~0_combout  & \daCore|aRealProcessor|alu|Y[3]~8_combout ) ) )

	.dataa(!\daCore|dataram|MW_IO~0_combout ),
	.datab(gnd),
	.datac(!\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|MW_IO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|MW_IO~1 .extended_lut = "off";
defparam \daCore|dataram|MW_IO~1 .lut_mask = 64'h0000000005050505;
defparam \daCore|dataram|MW_IO~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N42
cyclonev_lcell_comb \daCore|dataram|WideOr2~0 (
// Equation(s):
// \daCore|dataram|WideOr2~0_combout  = ( \daCore|aRealProcessor|alu|Y[2]~6_combout  & ( (!\daCore|aRealProcessor|alu|Y[0]~21_combout  & \daCore|aRealProcessor|alu|Y[3]~8_combout ) ) ) # ( !\daCore|aRealProcessor|alu|Y[2]~6_combout  & ( 
// (!\daCore|aRealProcessor|alu|Y[0]~21_combout  & (\daCore|aRealProcessor|alu|Y[3]~8_combout  & \daCore|aRealProcessor|alu|Y[1]~4_combout )) ) )

	.dataa(!\daCore|aRealProcessor|alu|Y[0]~21_combout ),
	.datab(!\daCore|aRealProcessor|alu|Y[3]~8_combout ),
	.datac(gnd),
	.datad(!\daCore|aRealProcessor|alu|Y[1]~4_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|WideOr2~0 .extended_lut = "off";
defparam \daCore|dataram|WideOr2~0 .lut_mask = 64'h0022002222222222;
defparam \daCore|dataram|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N57
cyclonev_lcell_comb \daCore|dataram|Decoder0~0 (
// Equation(s):
// \daCore|dataram|Decoder0~0_combout  = ( \daCore|aRealProcessor|alu|Y[6]~14_combout  & ( \daCore|dataram|WideOr2~0_combout  & ( (\daCore|aRealProcessor|alu|Y[7]~16_combout  & (\daCore|aRealProcessor|alu|Y[4]~10_combout  & 
// (\daCore|aRealProcessor|alu|Y[5]~12_combout  & \daCore|dataram|MW_IO~1_combout ))) ) ) )

	.dataa(!\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.datab(!\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.datad(!\daCore|dataram|MW_IO~1_combout ),
	.datae(!\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.dataf(!\daCore|dataram|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|Decoder0~0 .extended_lut = "off";
defparam \daCore|dataram|Decoder0~0 .lut_mask = 64'h0000000000000001;
defparam \daCore|dataram|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N18
cyclonev_lcell_comb \daCore|dataram|WideOr0~0 (
// Equation(s):
// \daCore|dataram|WideOr0~0_combout  = ( \daCore|aRealProcessor|alu|Y[7]~16_combout  & ( (\daCore|aRealProcessor|alu|Y[4]~10_combout  & (\daCore|aRealProcessor|alu|Y[6]~14_combout  & \daCore|aRealProcessor|alu|Y[5]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\daCore|aRealProcessor|alu|Y[4]~10_combout ),
	.datac(!\daCore|aRealProcessor|alu|Y[6]~14_combout ),
	.datad(!\daCore|aRealProcessor|alu|Y[5]~12_combout ),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|alu|Y[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|WideOr0~0 .extended_lut = "off";
defparam \daCore|dataram|WideOr0~0 .lut_mask = 64'h0000000000030003;
defparam \daCore|dataram|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \daCore|dataram|IOreg[3][0]~0 (
// Equation(s):
// \daCore|dataram|IOreg[3][0]~0_combout  = ( \daCore|dataram|WideOr0~0_combout  & ( (!\RESET_N~input_o ) # ((\daCore|dataram|WideOr1~0_combout  & (!\daCore|dataram|WideOr0~1_combout  & \daCore|dataram|Decoder0~0_combout ))) ) ) # ( 
// !\daCore|dataram|WideOr0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\daCore|dataram|WideOr1~0_combout ),
	.datab(!\RESET_N~input_o ),
	.datac(!\daCore|dataram|WideOr0~1_combout ),
	.datad(!\daCore|dataram|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\daCore|dataram|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][0]~0 .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][0]~0 .lut_mask = 64'hCCCCCCCCCCDCCCDC;
defparam \daCore|dataram|IOreg[3][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N1
dffeas \daCore|dataram|IOreg[3][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][0] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N9
cyclonev_lcell_comb \daCore|dataram|IOreg[3][1]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][1]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][1]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N10
dffeas \daCore|dataram|IOreg[3][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][1] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N45
cyclonev_lcell_comb \daCore|dataram|IOreg[3][2]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][2]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][2]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N46
dffeas \daCore|dataram|IOreg[3][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][2] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N53
dffeas \daCore|dataram|IOreg[3][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][3] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N58
dffeas \daCore|dataram|IOreg[3][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][4] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \daCore|dataram|IOreg[3][5]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][5]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][5]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N31
dffeas \daCore|dataram|IOreg[3][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][5] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \daCore|dataram|IOreg[3][6]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][6]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][6]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N35
dffeas \daCore|dataram|IOreg[3][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][6] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N39
cyclonev_lcell_comb \daCore|dataram|IOreg[3][7]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[3][7]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][7]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N40
dffeas \daCore|dataram|IOreg[3][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[3][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[3][7] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N18
cyclonev_lcell_comb \daCore|dataram|IOreg[6][4]~1 (
// Equation(s):
// \daCore|dataram|IOreg[6][4]~1_combout  = ( \RESET_N~input_o  & ( \daCore|dataram|WideOr0~0_combout  & ( (\daCore|dataram|WideOr1~0_combout  & (\daCore|dataram|MW_IO~1_combout  & (\daCore|dataram|WideOr0~1_combout  & !\daCore|dataram|WideOr2~0_combout ))) 
// ) ) ) # ( !\RESET_N~input_o  & ( \daCore|dataram|WideOr0~0_combout  ) ) # ( !\RESET_N~input_o  & ( !\daCore|dataram|WideOr0~0_combout  ) )

	.dataa(!\daCore|dataram|WideOr1~0_combout ),
	.datab(!\daCore|dataram|MW_IO~1_combout ),
	.datac(!\daCore|dataram|WideOr0~1_combout ),
	.datad(!\daCore|dataram|WideOr2~0_combout ),
	.datae(!\RESET_N~input_o ),
	.dataf(!\daCore|dataram|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[6][4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][4]~1 .extended_lut = "off";
defparam \daCore|dataram|IOreg[6][4]~1 .lut_mask = 64'hFFFF0000FFFF0100;
defparam \daCore|dataram|IOreg[6][4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \daCore|dataram|IOreg[6][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][5] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \daCore|dataram|IOreg[6][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][7] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \daCore|dataram|IOreg[6][6]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[6][6]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][6]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \daCore|dataram|IOreg[6][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][6] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \daCore|dataram|IOreg[6][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][4] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \upperIOG|WideOr6~0 (
// Equation(s):
// \upperIOG|WideOr6~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][5]~q  & (!\daCore|dataram|IOreg[6][7]~q  $ (\daCore|dataram|IOreg[6][6]~q ))) # (\daCore|dataram|IOreg[6][5]~q  & (\daCore|dataram|IOreg[6][7]~q  & 
// !\daCore|dataram|IOreg[6][6]~q )) ) ) # ( !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][5]~q  & (!\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][6]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][5]~q ),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr6~0 .extended_lut = "off";
defparam \upperIOG|WideOr6~0 .lut_mask = 64'h0808080892929292;
defparam \upperIOG|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \upperIOG|WideOr5~0 (
// Equation(s):
// \upperIOG|WideOr5~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][5]~q  & (!\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][6]~q )) # (\daCore|dataram|IOreg[6][5]~q  & (\daCore|dataram|IOreg[6][7]~q )) ) ) # ( 
// !\daCore|dataram|IOreg[6][4]~q  & ( (\daCore|dataram|IOreg[6][6]~q  & ((\daCore|dataram|IOreg[6][7]~q ) # (\daCore|dataram|IOreg[6][5]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[6][5]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[6][7]~q ),
	.datad(!\daCore|dataram|IOreg[6][6]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr5~0 .extended_lut = "off";
defparam \upperIOG|WideOr5~0 .lut_mask = 64'h005F005F05A505A5;
defparam \upperIOG|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \upperIOG|WideOr4~0 (
// Equation(s):
// \upperIOG|WideOr4~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (\daCore|dataram|IOreg[6][6]~q  & (\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][5]~q )) ) ) # ( !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  & 
// (!\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][5]~q )) # (\daCore|dataram|IOreg[6][6]~q  & (\daCore|dataram|IOreg[6][7]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][6]~q ),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr4~0 .extended_lut = "off";
defparam \upperIOG|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \upperIOG|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N15
cyclonev_lcell_comb \upperIOG|WideOr3~0 (
// Equation(s):
// \upperIOG|WideOr3~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  & (!\daCore|dataram|IOreg[6][7]~q  & !\daCore|dataram|IOreg[6][5]~q )) # (\daCore|dataram|IOreg[6][6]~q  & ((\daCore|dataram|IOreg[6][5]~q ))) ) ) # ( 
// !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  & (\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][5]~q )) # (\daCore|dataram|IOreg[6][6]~q  & (!\daCore|dataram|IOreg[6][7]~q  & !\daCore|dataram|IOreg[6][5]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][6]~q ),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr3~0 .extended_lut = "off";
defparam \upperIOG|WideOr3~0 .lut_mask = 64'h4242424285858585;
defparam \upperIOG|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \upperIOG|WideOr2~0 (
// Equation(s):
// \upperIOG|WideOr2~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][7]~q ) # ((!\daCore|dataram|IOreg[6][5]~q  & !\daCore|dataram|IOreg[6][6]~q )) ) ) # ( !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][7]~q  & 
// (!\daCore|dataram|IOreg[6][5]~q  & \daCore|dataram|IOreg[6][6]~q )) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][5]~q ),
	.datad(!\daCore|dataram|IOreg[6][6]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr2~0 .extended_lut = "off";
defparam \upperIOG|WideOr2~0 .lut_mask = 64'h00C000C0FCCCFCCC;
defparam \upperIOG|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \upperIOG|WideOr1~0 (
// Equation(s):
// \upperIOG|WideOr1~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( !\daCore|dataram|IOreg[6][7]~q  $ (((\daCore|dataram|IOreg[6][6]~q  & !\daCore|dataram|IOreg[6][5]~q ))) ) ) # ( !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  & 
// (!\daCore|dataram|IOreg[6][7]~q  & \daCore|dataram|IOreg[6][5]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][6]~q ),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr1~0 .extended_lut = "off";
defparam \upperIOG|WideOr1~0 .lut_mask = 64'h080808089C9C9C9C;
defparam \upperIOG|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \upperIOG|WideOr0~0 (
// Equation(s):
// \upperIOG|WideOr0~0_combout  = ( \daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  $ (!\daCore|dataram|IOreg[6][5]~q )) # (\daCore|dataram|IOreg[6][7]~q ) ) ) # ( !\daCore|dataram|IOreg[6][4]~q  & ( (!\daCore|dataram|IOreg[6][6]~q  $ 
// (!\daCore|dataram|IOreg[6][7]~q )) # (\daCore|dataram|IOreg[6][5]~q ) ) )

	.dataa(!\daCore|dataram|IOreg[6][6]~q ),
	.datab(!\daCore|dataram|IOreg[6][7]~q ),
	.datac(!\daCore|dataram|IOreg[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOG|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOG|WideOr0~0 .extended_lut = "off";
defparam \upperIOG|WideOr0~0 .lut_mask = 64'h6F6F6F6F7B7B7B7B;
defparam \upperIOG|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \daCore|dataram|IOreg[6][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][1] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N29
dffeas \daCore|dataram|IOreg[6][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][2] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \daCore|dataram|IOreg[6][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][3] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \daCore|dataram|IOreg[6][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[6][4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[6][0] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \lowerIOG|WideOr6~0 (
// Equation(s):
// \lowerIOG|WideOr6~0_combout  = ( \daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][1]~q  & (!\daCore|dataram|IOreg[6][2]~q  $ (\daCore|dataram|IOreg[6][3]~q ))) # (\daCore|dataram|IOreg[6][1]~q  & (!\daCore|dataram|IOreg[6][2]~q  & 
// \daCore|dataram|IOreg[6][3]~q )) ) ) # ( !\daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][1]~q  & (\daCore|dataram|IOreg[6][2]~q  & !\daCore|dataram|IOreg[6][3]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][1]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[6][2]~q ),
	.datad(!\daCore|dataram|IOreg[6][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr6~0 .extended_lut = "off";
defparam \lowerIOG|WideOr6~0 .lut_mask = 64'h0A000A00A05AA05A;
defparam \lowerIOG|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \lowerIOG|WideOr5~0 (
// Equation(s):
// \lowerIOG|WideOr5~0_combout  = ( \daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][1]~q  & (\daCore|dataram|IOreg[6][2]~q  & !\daCore|dataram|IOreg[6][3]~q )) # (\daCore|dataram|IOreg[6][1]~q  & ((\daCore|dataram|IOreg[6][3]~q ))) ) ) # ( 
// !\daCore|dataram|IOreg[6][0]~q  & ( (\daCore|dataram|IOreg[6][2]~q  & ((\daCore|dataram|IOreg[6][3]~q ) # (\daCore|dataram|IOreg[6][1]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[6][1]~q ),
	.datab(!\daCore|dataram|IOreg[6][2]~q ),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[6][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr5~0 .extended_lut = "off";
defparam \lowerIOG|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \lowerIOG|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N21
cyclonev_lcell_comb \lowerIOG|WideOr4~0 (
// Equation(s):
// \lowerIOG|WideOr4~0_combout  = ( \daCore|dataram|IOreg[6][1]~q  & ( \daCore|dataram|IOreg[6][0]~q  & ( (\daCore|dataram|IOreg[6][2]~q  & \daCore|dataram|IOreg[6][3]~q ) ) ) ) # ( \daCore|dataram|IOreg[6][1]~q  & ( !\daCore|dataram|IOreg[6][0]~q  & ( 
// !\daCore|dataram|IOreg[6][2]~q  $ (\daCore|dataram|IOreg[6][3]~q ) ) ) ) # ( !\daCore|dataram|IOreg[6][1]~q  & ( !\daCore|dataram|IOreg[6][0]~q  & ( (\daCore|dataram|IOreg[6][2]~q  & \daCore|dataram|IOreg[6][3]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[6][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[6][3]~q ),
	.datae(!\daCore|dataram|IOreg[6][1]~q ),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr4~0 .extended_lut = "off";
defparam \lowerIOG|WideOr4~0 .lut_mask = 64'h0055AA5500000055;
defparam \lowerIOG|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N33
cyclonev_lcell_comb \lowerIOG|WideOr3~0 (
// Equation(s):
// \lowerIOG|WideOr3~0_combout  = ( \daCore|dataram|IOreg[6][1]~q  & ( \daCore|dataram|IOreg[6][0]~q  & ( \daCore|dataram|IOreg[6][2]~q  ) ) ) # ( !\daCore|dataram|IOreg[6][1]~q  & ( \daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][3]~q  & 
// !\daCore|dataram|IOreg[6][2]~q ) ) ) ) # ( \daCore|dataram|IOreg[6][1]~q  & ( !\daCore|dataram|IOreg[6][0]~q  & ( (\daCore|dataram|IOreg[6][3]~q  & !\daCore|dataram|IOreg[6][2]~q ) ) ) ) # ( !\daCore|dataram|IOreg[6][1]~q  & ( 
// !\daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][3]~q  & \daCore|dataram|IOreg[6][2]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[6][3]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[6][2]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[6][1]~q ),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr3~0 .extended_lut = "off";
defparam \lowerIOG|WideOr3~0 .lut_mask = 64'h0A0A5050A0A00F0F;
defparam \lowerIOG|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \lowerIOG|WideOr2~0 (
// Equation(s):
// \lowerIOG|WideOr2~0_combout  = ( \daCore|dataram|IOreg[6][1]~q  & ( (!\daCore|dataram|IOreg[6][3]~q  & \daCore|dataram|IOreg[6][0]~q ) ) ) # ( !\daCore|dataram|IOreg[6][1]~q  & ( (!\daCore|dataram|IOreg[6][2]~q  & ((\daCore|dataram|IOreg[6][0]~q ))) # 
// (\daCore|dataram|IOreg[6][2]~q  & (!\daCore|dataram|IOreg[6][3]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[6][3]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[6][2]~q ),
	.datad(!\daCore|dataram|IOreg[6][0]~q ),
	.datae(!\daCore|dataram|IOreg[6][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr2~0 .extended_lut = "off";
defparam \lowerIOG|WideOr2~0 .lut_mask = 64'h0AFA00AA0AFA00AA;
defparam \lowerIOG|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N27
cyclonev_lcell_comb \lowerIOG|WideOr1~0 (
// Equation(s):
// \lowerIOG|WideOr1~0_combout  = ( \daCore|dataram|IOreg[6][2]~q  & ( \daCore|dataram|IOreg[6][0]~q  & ( !\daCore|dataram|IOreg[6][1]~q  $ (!\daCore|dataram|IOreg[6][3]~q ) ) ) ) # ( !\daCore|dataram|IOreg[6][2]~q  & ( \daCore|dataram|IOreg[6][0]~q  & ( 
// !\daCore|dataram|IOreg[6][3]~q  ) ) ) # ( !\daCore|dataram|IOreg[6][2]~q  & ( !\daCore|dataram|IOreg[6][0]~q  & ( (\daCore|dataram|IOreg[6][1]~q  & !\daCore|dataram|IOreg[6][3]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[6][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[6][3]~q ),
	.datae(!\daCore|dataram|IOreg[6][2]~q ),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr1~0 .extended_lut = "off";
defparam \lowerIOG|WideOr1~0 .lut_mask = 64'h55000000FF0055AA;
defparam \lowerIOG|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \lowerIOG|WideOr0~0 (
// Equation(s):
// \lowerIOG|WideOr0~0_combout  = ( \daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][2]~q  $ (!\daCore|dataram|IOreg[6][1]~q )) # (\daCore|dataram|IOreg[6][3]~q ) ) ) # ( !\daCore|dataram|IOreg[6][0]~q  & ( (!\daCore|dataram|IOreg[6][2]~q  $ 
// (!\daCore|dataram|IOreg[6][3]~q )) # (\daCore|dataram|IOreg[6][1]~q ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[6][2]~q ),
	.datac(!\daCore|dataram|IOreg[6][1]~q ),
	.datad(!\daCore|dataram|IOreg[6][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOG|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOG|WideOr0~0 .extended_lut = "off";
defparam \lowerIOG|WideOr0~0 .lut_mask = 64'h3FCF3FCF3CFF3CFF;
defparam \lowerIOG|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N15
cyclonev_lcell_comb \daCore|dataram|IOreg[5][3]~2 (
// Equation(s):
// \daCore|dataram|IOreg[5][3]~2_combout  = ( \daCore|dataram|WideOr0~0_combout  & ( (!\RESET_N~input_o ) # ((!\daCore|dataram|WideOr1~0_combout  & (\daCore|dataram|Decoder0~0_combout  & \daCore|dataram|WideOr0~1_combout ))) ) ) # ( 
// !\daCore|dataram|WideOr0~0_combout  & ( !\RESET_N~input_o  ) )

	.dataa(!\daCore|dataram|WideOr1~0_combout ),
	.datab(!\RESET_N~input_o ),
	.datac(!\daCore|dataram|Decoder0~0_combout ),
	.datad(!\daCore|dataram|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\daCore|dataram|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[5][3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][3]~2 .extended_lut = "off";
defparam \daCore|dataram|IOreg[5][3]~2 .lut_mask = 64'hCCCCCCCCCCCECCCE;
defparam \daCore|dataram|IOreg[5][3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N2
dffeas \daCore|dataram|IOreg[5][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][4] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N8
dffeas \daCore|dataram|IOreg[5][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][5] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N12
cyclonev_lcell_comb \daCore|dataram|IOreg[5][6]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[5][6]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][6]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N14
dffeas \daCore|dataram|IOreg[5][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][6] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N15
cyclonev_lcell_comb \daCore|dataram|IOreg[5][7]~feeder (
// Equation(s):
// \daCore|dataram|IOreg[5][7]~feeder_combout  = ( \daCore|aRealProcessor|regf|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][7]~feeder .extended_lut = "off";
defparam \daCore|dataram|IOreg[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \daCore|dataram|IOreg[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \daCore|dataram|IOreg[5][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(\daCore|dataram|IOreg[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(gnd),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][7] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N39
cyclonev_lcell_comb \upperIOF|WideOr6~0 (
// Equation(s):
// \upperIOF|WideOr6~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][4]~q  & (!\daCore|dataram|IOreg[5][5]~q  $ (!\daCore|dataram|IOreg[5][6]~q ))) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( (!\daCore|dataram|IOreg[5][5]~q  & 
// (!\daCore|dataram|IOreg[5][4]~q  $ (!\daCore|dataram|IOreg[5][6]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[5][4]~q ),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr6~0 .extended_lut = "off";
defparam \upperIOF|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \upperIOF|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N36
cyclonev_lcell_comb \upperIOF|WideOr5~0 (
// Equation(s):
// \upperIOF|WideOr5~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( (!\daCore|dataram|IOreg[5][4]~q  & ((\daCore|dataram|IOreg[5][6]~q ))) # (\daCore|dataram|IOreg[5][4]~q  & (\daCore|dataram|IOreg[5][5]~q )) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( 
// (\daCore|dataram|IOreg[5][6]~q  & (!\daCore|dataram|IOreg[5][4]~q  $ (!\daCore|dataram|IOreg[5][5]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[5][4]~q ),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr5~0 .extended_lut = "off";
defparam \upperIOF|WideOr5~0 .lut_mask = 64'h060606061B1B1B1B;
defparam \upperIOF|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N30
cyclonev_lcell_comb \upperIOF|WideOr4~0 (
// Equation(s):
// \upperIOF|WideOr4~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][6]~q  & ((!\daCore|dataram|IOreg[5][4]~q ) # (\daCore|dataram|IOreg[5][5]~q ))) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][5]~q  & 
// (!\daCore|dataram|IOreg[5][4]~q  & !\daCore|dataram|IOreg[5][6]~q )) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][4]~q ),
	.datad(!\daCore|dataram|IOreg[5][6]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr4~0 .extended_lut = "off";
defparam \upperIOF|WideOr4~0 .lut_mask = 64'h3000300000F300F3;
defparam \upperIOF|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \upperIOF|WideOr3~0 (
// Equation(s):
// \upperIOF|WideOr3~0_combout  = ( \daCore|dataram|IOreg[5][4]~q  & ( \daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][5]~q  & \daCore|dataram|IOreg[5][6]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][4]~q  & ( \daCore|dataram|IOreg[5][7]~q  & ( 
// (\daCore|dataram|IOreg[5][5]~q  & !\daCore|dataram|IOreg[5][6]~q ) ) ) ) # ( \daCore|dataram|IOreg[5][4]~q  & ( !\daCore|dataram|IOreg[5][7]~q  & ( !\daCore|dataram|IOreg[5][5]~q  $ (\daCore|dataram|IOreg[5][6]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][4]~q 
//  & ( !\daCore|dataram|IOreg[5][7]~q  & ( (!\daCore|dataram|IOreg[5][5]~q  & \daCore|dataram|IOreg[5][6]~q ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[5][4]~q ),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr3~0 .extended_lut = "off";
defparam \upperIOF|WideOr3~0 .lut_mask = 64'h0C0CC3C330300303;
defparam \upperIOF|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N42
cyclonev_lcell_comb \upperIOF|WideOr2~0 (
// Equation(s):
// \upperIOF|WideOr2~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][4]~q  & (!\daCore|dataram|IOreg[5][5]~q  & !\daCore|dataram|IOreg[5][6]~q )) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( ((!\daCore|dataram|IOreg[5][5]~q  & 
// \daCore|dataram|IOreg[5][6]~q )) # (\daCore|dataram|IOreg[5][4]~q ) ) )

	.dataa(!\daCore|dataram|IOreg[5][4]~q ),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr2~0 .extended_lut = "off";
defparam \upperIOF|WideOr2~0 .lut_mask = 64'h5D5D5D5D40404040;
defparam \upperIOF|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N45
cyclonev_lcell_comb \upperIOF|WideOr1~0 (
// Equation(s):
// \upperIOF|WideOr1~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( (\daCore|dataram|IOreg[5][4]~q  & (!\daCore|dataram|IOreg[5][5]~q  & \daCore|dataram|IOreg[5][6]~q )) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( (!\daCore|dataram|IOreg[5][4]~q  & 
// (\daCore|dataram|IOreg[5][5]~q  & !\daCore|dataram|IOreg[5][6]~q )) # (\daCore|dataram|IOreg[5][4]~q  & ((!\daCore|dataram|IOreg[5][6]~q ) # (\daCore|dataram|IOreg[5][5]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[5][4]~q ),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr1~0 .extended_lut = "off";
defparam \upperIOF|WideOr1~0 .lut_mask = 64'h7171717104040404;
defparam \upperIOF|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N21
cyclonev_lcell_comb \upperIOF|WideOr0~0 (
// Equation(s):
// \upperIOF|WideOr0~0_combout  = ( \daCore|dataram|IOreg[5][7]~q  & ( ((!\daCore|dataram|IOreg[5][6]~q ) # (\daCore|dataram|IOreg[5][4]~q )) # (\daCore|dataram|IOreg[5][5]~q ) ) ) # ( !\daCore|dataram|IOreg[5][7]~q  & ( (!\daCore|dataram|IOreg[5][5]~q  & 
// (\daCore|dataram|IOreg[5][6]~q )) # (\daCore|dataram|IOreg[5][5]~q  & ((!\daCore|dataram|IOreg[5][6]~q ) # (!\daCore|dataram|IOreg[5][4]~q ))) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[5][5]~q ),
	.datac(!\daCore|dataram|IOreg[5][6]~q ),
	.datad(!\daCore|dataram|IOreg[5][4]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOF|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOF|WideOr0~0 .extended_lut = "off";
defparam \upperIOF|WideOr0~0 .lut_mask = 64'h3F3C3F3CF3FFF3FF;
defparam \upperIOF|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N26
dffeas \daCore|dataram|IOreg[5][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][1] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N35
dffeas \daCore|dataram|IOreg[5][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][2] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N29
dffeas \daCore|dataram|IOreg[5][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][3] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N50
dffeas \daCore|dataram|IOreg[5][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[5][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[5][0] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N54
cyclonev_lcell_comb \lowerIOF|WideOr6~0 (
// Equation(s):
// \lowerIOF|WideOr6~0_combout  = ( \daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][1]~q  & (!\daCore|dataram|IOreg[5][2]~q  $ (\daCore|dataram|IOreg[5][3]~q ))) # (\daCore|dataram|IOreg[5][1]~q  & (!\daCore|dataram|IOreg[5][2]~q  & 
// \daCore|dataram|IOreg[5][3]~q )) ) ) # ( !\daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][1]~q  & (\daCore|dataram|IOreg[5][2]~q  & !\daCore|dataram|IOreg[5][3]~q )) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[5][1]~q ),
	.datac(!\daCore|dataram|IOreg[5][2]~q ),
	.datad(!\daCore|dataram|IOreg[5][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr6~0 .extended_lut = "off";
defparam \lowerIOF|WideOr6~0 .lut_mask = 64'h0C000C00C03CC03C;
defparam \lowerIOF|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N57
cyclonev_lcell_comb \lowerIOF|WideOr5~0 (
// Equation(s):
// \lowerIOF|WideOr5~0_combout  = ( \daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][1]~q  & (\daCore|dataram|IOreg[5][2]~q  & !\daCore|dataram|IOreg[5][3]~q )) # (\daCore|dataram|IOreg[5][1]~q  & ((\daCore|dataram|IOreg[5][3]~q ))) ) ) # ( 
// !\daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][2]~q  & ((\daCore|dataram|IOreg[5][3]~q ) # (\daCore|dataram|IOreg[5][1]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[5][2]~q ),
	.datab(!\daCore|dataram|IOreg[5][1]~q ),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[5][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr5~0 .extended_lut = "off";
defparam \lowerIOF|WideOr5~0 .lut_mask = 64'h1155115544334433;
defparam \lowerIOF|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N18
cyclonev_lcell_comb \lowerIOF|WideOr4~0 (
// Equation(s):
// \lowerIOF|WideOr4~0_combout  = ( \daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][2]~q  & (\daCore|dataram|IOreg[5][1]~q  & \daCore|dataram|IOreg[5][3]~q )) ) ) # ( !\daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][2]~q  & 
// (\daCore|dataram|IOreg[5][1]~q  & !\daCore|dataram|IOreg[5][3]~q )) # (\daCore|dataram|IOreg[5][2]~q  & ((\daCore|dataram|IOreg[5][3]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[5][2]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[5][1]~q ),
	.datad(!\daCore|dataram|IOreg[5][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr4~0 .extended_lut = "off";
defparam \lowerIOF|WideOr4~0 .lut_mask = 64'h0A550A5500050005;
defparam \lowerIOF|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N3
cyclonev_lcell_comb \lowerIOF|WideOr3~0 (
// Equation(s):
// \lowerIOF|WideOr3~0_combout  = ( \daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][2]~q  & \daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  & ( 
// !\daCore|dataram|IOreg[5][2]~q  $ (\daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( \daCore|dataram|IOreg[5][3]~q  & ( !\daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][2]~q  & \daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][3]~q 
//  & ( !\daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][2]~q  & !\daCore|dataram|IOreg[5][1]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[5][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[5][1]~q ),
	.datae(!\daCore|dataram|IOreg[5][3]~q ),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr3~0 .extended_lut = "off";
defparam \lowerIOF|WideOr3~0 .lut_mask = 64'h550000AAAA550055;
defparam \lowerIOF|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N9
cyclonev_lcell_comb \lowerIOF|WideOr2~0 (
// Equation(s):
// \lowerIOF|WideOr2~0_combout  = ( \daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][2]~q  & !\daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  ) ) # ( 
// !\daCore|dataram|IOreg[5][3]~q  & ( !\daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][2]~q  & !\daCore|dataram|IOreg[5][1]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[5][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[5][1]~q ),
	.datae(!\daCore|dataram|IOreg[5][3]~q ),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr2~0 .extended_lut = "off";
defparam \lowerIOF|WideOr2~0 .lut_mask = 64'h55000000FFFFAA00;
defparam \lowerIOF|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N33
cyclonev_lcell_comb \lowerIOF|WideOr1~0 (
// Equation(s):
// \lowerIOF|WideOr1~0_combout  = ( \daCore|dataram|IOreg[5][0]~q  & ( !\daCore|dataram|IOreg[5][3]~q  $ (((!\daCore|dataram|IOreg[5][1]~q  & \daCore|dataram|IOreg[5][2]~q ))) ) ) # ( !\daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][3]~q  & 
// (\daCore|dataram|IOreg[5][1]~q  & !\daCore|dataram|IOreg[5][2]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[5][3]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[5][1]~q ),
	.datad(!\daCore|dataram|IOreg[5][2]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr1~0 .extended_lut = "off";
defparam \lowerIOF|WideOr1~0 .lut_mask = 64'h0A000A00AA5AAA5A;
defparam \lowerIOF|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N27
cyclonev_lcell_comb \lowerIOF|WideOr0~0 (
// Equation(s):
// \lowerIOF|WideOr0~0_combout  = ( \daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  ) ) # ( !\daCore|dataram|IOreg[5][3]~q  & ( \daCore|dataram|IOreg[5][0]~q  & ( !\daCore|dataram|IOreg[5][2]~q  $ (!\daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( 
// \daCore|dataram|IOreg[5][3]~q  & ( !\daCore|dataram|IOreg[5][0]~q  & ( (!\daCore|dataram|IOreg[5][2]~q ) # (\daCore|dataram|IOreg[5][1]~q ) ) ) ) # ( !\daCore|dataram|IOreg[5][3]~q  & ( !\daCore|dataram|IOreg[5][0]~q  & ( (\daCore|dataram|IOreg[5][1]~q ) 
// # (\daCore|dataram|IOreg[5][2]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[5][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[5][1]~q ),
	.datae(!\daCore|dataram|IOreg[5][3]~q ),
	.dataf(!\daCore|dataram|IOreg[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOF|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOF|WideOr0~0 .extended_lut = "off";
defparam \lowerIOF|WideOr0~0 .lut_mask = 64'h55FFAAFF55AAFFFF;
defparam \lowerIOF|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X49_Y4_N0
cyclonev_lcell_comb \daCore|dataram|IOreg[4][0]~3 (
// Equation(s):
// \daCore|dataram|IOreg[4][0]~3_combout  = ( \RESET_N~input_o  & ( \daCore|dataram|WideOr0~1_combout  & ( (\daCore|dataram|MW_IO~1_combout  & (!\daCore|dataram|WideOr1~0_combout  & (\daCore|dataram|WideOr0~0_combout  & !\daCore|dataram|WideOr2~0_combout ))) 
// ) ) ) # ( !\RESET_N~input_o  & ( \daCore|dataram|WideOr0~1_combout  ) ) # ( !\RESET_N~input_o  & ( !\daCore|dataram|WideOr0~1_combout  ) )

	.dataa(!\daCore|dataram|MW_IO~1_combout ),
	.datab(!\daCore|dataram|WideOr1~0_combout ),
	.datac(!\daCore|dataram|WideOr0~0_combout ),
	.datad(!\daCore|dataram|WideOr2~0_combout ),
	.datae(!\RESET_N~input_o ),
	.dataf(!\daCore|dataram|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\daCore|dataram|IOreg[4][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][0]~3 .extended_lut = "off";
defparam \daCore|dataram|IOreg[4][0]~3 .lut_mask = 64'hFFFF0000FFFF0400;
defparam \daCore|dataram|IOreg[4][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N2
dffeas \daCore|dataram|IOreg[4][6] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][6] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N38
dffeas \daCore|dataram|IOreg[4][5] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][5] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N8
dffeas \daCore|dataram|IOreg[4][7] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][7] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y4_N2
dffeas \daCore|dataram|IOreg[4][4] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][4] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N33
cyclonev_lcell_comb \upperIOE|WideOr6~0 (
// Equation(s):
// \upperIOE|WideOr6~0_combout  = ( \daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( !\daCore|dataram|IOreg[4][6]~q  $ (!\daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( 
// (!\daCore|dataram|IOreg[4][6]~q  & !\daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][6]~q  & !\daCore|dataram|IOreg[4][5]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[4][6]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[4][5]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][7]~q ),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr6~0 .extended_lut = "off";
defparam \upperIOE|WideOr6~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \upperIOE|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N9
cyclonev_lcell_comb \upperIOE|WideOr5~0 (
// Equation(s):
// \upperIOE|WideOr5~0_combout  = ( \daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( \daCore|dataram|IOreg[4][5]~q  ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][6]~q  & 
// !\daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( \daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( \daCore|dataram|IOreg[4][6]~q  ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( 
// (\daCore|dataram|IOreg[4][6]~q  & \daCore|dataram|IOreg[4][5]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[4][6]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[4][5]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][7]~q ),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr5~0 .extended_lut = "off";
defparam \upperIOE|WideOr5~0 .lut_mask = 64'h0505555550500F0F;
defparam \upperIOE|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N15
cyclonev_lcell_comb \upperIOE|WideOr4~0 (
// Equation(s):
// \upperIOE|WideOr4~0_combout  = ( \daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][6]~q  & \daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( \daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( 
// \daCore|dataram|IOreg[4][6]~q  ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][6]~q  & \daCore|dataram|IOreg[4][5]~q ) ) ) )

	.dataa(!\daCore|dataram|IOreg[4][6]~q ),
	.datab(gnd),
	.datac(!\daCore|dataram|IOreg[4][5]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][7]~q ),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr4~0 .extended_lut = "off";
defparam \upperIOE|WideOr4~0 .lut_mask = 64'h0A0A555500000505;
defparam \upperIOE|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N18
cyclonev_lcell_comb \upperIOE|WideOr3~0 (
// Equation(s):
// \upperIOE|WideOr3~0_combout  = ( \daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][6]~q  & (!\daCore|dataram|IOreg[4][5]~q  & !\daCore|dataram|IOreg[4][7]~q )) # (\daCore|dataram|IOreg[4][6]~q  & (\daCore|dataram|IOreg[4][5]~q )) ) ) # ( 
// !\daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][6]~q  & (\daCore|dataram|IOreg[4][5]~q  & \daCore|dataram|IOreg[4][7]~q )) # (\daCore|dataram|IOreg[4][6]~q  & (!\daCore|dataram|IOreg[4][5]~q  & !\daCore|dataram|IOreg[4][7]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[4][6]~q ),
	.datab(!\daCore|dataram|IOreg[4][5]~q ),
	.datac(!\daCore|dataram|IOreg[4][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr3~0 .extended_lut = "off";
defparam \upperIOE|WideOr3~0 .lut_mask = 64'h4242424291919191;
defparam \upperIOE|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N21
cyclonev_lcell_comb \upperIOE|WideOr2~0 (
// Equation(s):
// \upperIOE|WideOr2~0_combout  = ( \daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][7]~q ) # ((!\daCore|dataram|IOreg[4][6]~q  & !\daCore|dataram|IOreg[4][5]~q )) ) ) # ( !\daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][6]~q  & 
// (!\daCore|dataram|IOreg[4][5]~q  & !\daCore|dataram|IOreg[4][7]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[4][6]~q ),
	.datab(!\daCore|dataram|IOreg[4][5]~q ),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[4][7]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr2~0 .extended_lut = "off";
defparam \upperIOE|WideOr2~0 .lut_mask = 64'h44004400FF88FF88;
defparam \upperIOE|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N24
cyclonev_lcell_comb \upperIOE|WideOr1~0 (
// Equation(s):
// \upperIOE|WideOr1~0_combout  = ( \daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][5]~q  & \daCore|dataram|IOreg[4][6]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( 
// (!\daCore|dataram|IOreg[4][6]~q ) # (\daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][5]~q  & !\daCore|dataram|IOreg[4][6]~q ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[4][5]~q ),
	.datac(!\daCore|dataram|IOreg[4][6]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][7]~q ),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr1~0 .extended_lut = "off";
defparam \upperIOE|WideOr1~0 .lut_mask = 64'h30300000F3F30C0C;
defparam \upperIOE|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N0
cyclonev_lcell_comb \upperIOE|WideOr0~0 (
// Equation(s):
// \upperIOE|WideOr0~0_combout  = ( \daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( \daCore|dataram|IOreg[4][4]~q  & ( !\daCore|dataram|IOreg[4][5]~q  $ (!\daCore|dataram|IOreg[4][6]~q ) ) ) ) # ( 
// \daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( (!\daCore|dataram|IOreg[4][6]~q ) # (\daCore|dataram|IOreg[4][5]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][7]~q  & ( !\daCore|dataram|IOreg[4][4]~q  & ( (\daCore|dataram|IOreg[4][6]~q ) 
// # (\daCore|dataram|IOreg[4][5]~q ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[4][5]~q ),
	.datac(!\daCore|dataram|IOreg[4][6]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][7]~q ),
	.dataf(!\daCore|dataram|IOreg[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\upperIOE|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \upperIOE|WideOr0~0 .extended_lut = "off";
defparam \upperIOE|WideOr0~0 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \upperIOE|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N47
dffeas \daCore|dataram|IOreg[4][2] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][2] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N11
dffeas \daCore|dataram|IOreg[4][1] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][1] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N23
dffeas \daCore|dataram|IOreg[4][3] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][3] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N32
dffeas \daCore|dataram|IOreg[4][0] (
	.clk(\clockGenerator|var_clock~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\daCore|aRealProcessor|regf|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET_N~input_o ),
	.sload(vcc),
	.ena(\daCore|dataram|IOreg[4][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\daCore|dataram|IOreg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \daCore|dataram|IOreg[4][0] .is_wysiwyg = "true";
defparam \daCore|dataram|IOreg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N39
cyclonev_lcell_comb \lowerIOE|WideOr6~0 (
// Equation(s):
// \lowerIOE|WideOr6~0_combout  = ( \daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][2]~q  & (!\daCore|dataram|IOreg[4][1]~q  $ (\daCore|dataram|IOreg[4][3]~q ))) # (\daCore|dataram|IOreg[4][2]~q  & (!\daCore|dataram|IOreg[4][1]~q  & 
// \daCore|dataram|IOreg[4][3]~q )) ) ) # ( !\daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][2]~q  & (!\daCore|dataram|IOreg[4][1]~q  & !\daCore|dataram|IOreg[4][3]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[4][2]~q ),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(!\daCore|dataram|IOreg[4][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr6~0 .extended_lut = "off";
defparam \lowerIOE|WideOr6~0 .lut_mask = 64'h4040404086868686;
defparam \lowerIOE|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N42
cyclonev_lcell_comb \lowerIOE|WideOr5~0 (
// Equation(s):
// \lowerIOE|WideOr5~0_combout  = ( \daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][1]~q  & (\daCore|dataram|IOreg[4][2]~q  & !\daCore|dataram|IOreg[4][3]~q )) # (\daCore|dataram|IOreg[4][1]~q  & ((\daCore|dataram|IOreg[4][3]~q ))) ) ) # ( 
// !\daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][2]~q  & ((\daCore|dataram|IOreg[4][3]~q ) # (\daCore|dataram|IOreg[4][1]~q ))) ) )

	.dataa(!\daCore|dataram|IOreg[4][2]~q ),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[4][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr5~0 .extended_lut = "off";
defparam \lowerIOE|WideOr5~0 .lut_mask = 64'h1155115544334433;
defparam \lowerIOE|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y4_N54
cyclonev_lcell_comb \lowerIOE|WideOr4~0 (
// Equation(s):
// \lowerIOE|WideOr4~0_combout  = (!\daCore|dataram|IOreg[4][2]~q  & (\daCore|dataram|IOreg[4][1]~q  & (!\daCore|dataram|IOreg[4][3]~q  & !\daCore|dataram|IOreg[4][0]~q ))) # (\daCore|dataram|IOreg[4][2]~q  & (\daCore|dataram|IOreg[4][3]~q  & 
// ((!\daCore|dataram|IOreg[4][0]~q ) # (\daCore|dataram|IOreg[4][1]~q ))))

	.dataa(!\daCore|dataram|IOreg[4][2]~q ),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(!\daCore|dataram|IOreg[4][3]~q ),
	.datad(!\daCore|dataram|IOreg[4][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr4~0 .extended_lut = "off";
defparam \lowerIOE|WideOr4~0 .lut_mask = 64'h2501250125012501;
defparam \lowerIOE|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N48
cyclonev_lcell_comb \lowerIOE|WideOr3~0 (
// Equation(s):
// \lowerIOE|WideOr3~0_combout  = ( \daCore|dataram|IOreg[4][3]~q  & ( \daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][1]~q  & \daCore|dataram|IOreg[4][2]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][3]~q  & ( \daCore|dataram|IOreg[4][0]~q  & ( 
// !\daCore|dataram|IOreg[4][1]~q  $ (\daCore|dataram|IOreg[4][2]~q ) ) ) ) # ( \daCore|dataram|IOreg[4][3]~q  & ( !\daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][1]~q  & !\daCore|dataram|IOreg[4][2]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][3]~q 
//  & ( !\daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][1]~q  & \daCore|dataram|IOreg[4][2]~q ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(!\daCore|dataram|IOreg[4][2]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][3]~q ),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr3~0 .extended_lut = "off";
defparam \lowerIOE|WideOr3~0 .lut_mask = 64'h0C0C3030C3C30303;
defparam \lowerIOE|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N45
cyclonev_lcell_comb \lowerIOE|WideOr2~0 (
// Equation(s):
// \lowerIOE|WideOr2~0_combout  = ( \daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][3]~q ) # ((!\daCore|dataram|IOreg[4][2]~q  & !\daCore|dataram|IOreg[4][1]~q )) ) ) # ( !\daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][2]~q  & 
// (!\daCore|dataram|IOreg[4][1]~q  & !\daCore|dataram|IOreg[4][3]~q )) ) )

	.dataa(!\daCore|dataram|IOreg[4][2]~q ),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(!\daCore|dataram|IOreg[4][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr2~0 .extended_lut = "off";
defparam \lowerIOE|WideOr2~0 .lut_mask = 64'h40404040F8F8F8F8;
defparam \lowerIOE|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N54
cyclonev_lcell_comb \lowerIOE|WideOr1~0 (
// Equation(s):
// \lowerIOE|WideOr1~0_combout  = ( \daCore|dataram|IOreg[4][3]~q  & ( \daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][1]~q  & \daCore|dataram|IOreg[4][2]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][3]~q  & ( \daCore|dataram|IOreg[4][0]~q  & ( 
// (!\daCore|dataram|IOreg[4][2]~q ) # (\daCore|dataram|IOreg[4][1]~q ) ) ) ) # ( !\daCore|dataram|IOreg[4][3]~q  & ( !\daCore|dataram|IOreg[4][0]~q  & ( (\daCore|dataram|IOreg[4][1]~q  & !\daCore|dataram|IOreg[4][2]~q ) ) ) )

	.dataa(gnd),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(!\daCore|dataram|IOreg[4][2]~q ),
	.datad(gnd),
	.datae(!\daCore|dataram|IOreg[4][3]~q ),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr1~0 .extended_lut = "off";
defparam \lowerIOE|WideOr1~0 .lut_mask = 64'h30300000F3F30C0C;
defparam \lowerIOE|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y3_N36
cyclonev_lcell_comb \lowerIOE|WideOr0~0 (
// Equation(s):
// \lowerIOE|WideOr0~0_combout  = ( \daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][2]~q  $ (!\daCore|dataram|IOreg[4][1]~q )) # (\daCore|dataram|IOreg[4][3]~q ) ) ) # ( !\daCore|dataram|IOreg[4][0]~q  & ( (!\daCore|dataram|IOreg[4][2]~q  $ 
// (!\daCore|dataram|IOreg[4][3]~q )) # (\daCore|dataram|IOreg[4][1]~q ) ) )

	.dataa(!\daCore|dataram|IOreg[4][2]~q ),
	.datab(!\daCore|dataram|IOreg[4][1]~q ),
	.datac(gnd),
	.datad(!\daCore|dataram|IOreg[4][3]~q ),
	.datae(gnd),
	.dataf(!\daCore|dataram|IOreg[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lowerIOE|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lowerIOE|WideOr0~0 .extended_lut = "off";
defparam \lowerIOE|WideOr0~0 .lut_mask = 64'h77BB77BB66FF66FF;
defparam \lowerIOE|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
