// Seed: 2822696246
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(negedge id_8) {id_8{id_4}}) id_2 = id_4;
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
  assign id_6 = ~id_8;
  always_comb id_8 = -1'd0;
  id_12(
      1
  );
  wand id_13 = -1;
  id_14(
      id_6, id_1, id_10
  );
endmodule
