$date
  Wed Aug 19 12:12:44 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module ula_tb $end
$var reg 2 ! op[1:0] $end
$var reg 16 " in_a[15:0] $end
$var reg 16 # in_b[15:0] $end
$var reg 16 $ out_a[15:0] $end
$var reg 1 % out_b $end
$scope module uut $end
$var reg 2 & op[1:0] $end
$var reg 16 ' in_a[15:0] $end
$var reg 16 ( in_b[15:0] $end
$var reg 16 ) out_a[15:0] $end
$var reg 1 * out_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0000000000000001 "
b0000000000000011 #
b0000000000000100 $
0%
b00 &
b0000000000000001 '
b0000000000000011 (
b0000000000000100 )
0*
#50000000
b01 !
b0000000000000011 "
b0000000000000001 #
b0000000000000010 $
b01 &
b0000000000000011 '
b0000000000000001 (
b0000000000000010 )
#100000000
b10 !
b0000000000000001 "
b0000000000000011 #
b0000000000000000 $
1%
b10 &
b0000000000000001 '
b0000000000000011 (
b0000000000000000 )
1*
#150000000
b0000000000000011 "
b0000000000000001 #
0%
b0000000000000011 '
b0000000000000001 (
0*
#200000000
b0000000000000011 #
b0000000000000011 (
#250000000
b11 !
b0000000000000001 "
b11 &
b0000000000000001 '
#300000000
b0000000000000011 "
b0000000000000001 #
1%
b0000000000000011 '
b0000000000000001 (
1*
#350000000
b0000000000000011 #
0%
b0000000000000011 (
0*
#400000000
