#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024c11fe4ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024c12028810 .scope module, "SC_Control_tb" "SC_Control_tb" 3 3;
 .timescale -9 -12;
v0000024c1208ec90_0 .net "ALUOp", 3 0, v0000024c12036450_0;  1 drivers
v0000024c1208ef10_0 .net "ALUSrc", 0 0, v0000024c11fb2ce0_0;  1 drivers
v0000024c1208f730_0 .net "Branch", 0 0, v0000024c11fb2d80_0;  1 drivers
v0000024c1208f7d0_0 .net "MemRead", 0 0, v0000024c1208f4b0_0;  1 drivers
v0000024c1208ee70_0 .net "MemWrite", 0 0, v0000024c1208f870_0;  1 drivers
v0000024c1208fa50_0 .net "MemtoReg", 0 0, v0000024c1208f190_0;  1 drivers
v0000024c1208f230_0 .net "Reg2Loc", 0 0, v0000024c1208efb0_0;  1 drivers
v0000024c1208f050_0 .net "RegWrite", 0 0, v0000024c1208f550_0;  1 drivers
v0000024c1208f0f0_0 .net "SignOp", 1 0, v0000024c1208f690_0;  1 drivers
v0000024c1208f9b0_0 .net "Uncondbranch", 0 0, v0000024c1208f5f0_0;  1 drivers
v0000024c1208f910_0 .var/i "fail_count", 31 0;
v0000024c1208eb50_0 .var/i "i", 31 0;
v0000024c1208f2d0_0 .var "opcode", 10 0;
v0000024c1208f370_0 .var/i "pass_count", 31 0;
v0000024c1208ebf0_0 .var/i "test_count", 31 0;
S_0000024c12029030 .scope task, "check_output" "check_output" 3 40, 3 40 0, S_0000024c12028810;
 .timescale -9 -12;
v0000024c11fb33d0_0 .var "exp_ALUOp", 3 0;
v0000024c11fd9410_0 .var "exp_ALUSrc", 0 0;
v0000024c1201bdb0_0 .var "exp_Branch", 0 0;
v0000024c1201be50_0 .var "exp_MemRead", 0 0;
v0000024c1201b350_0 .var "exp_MemWrite", 0 0;
v0000024c1201b3f0_0 .var "exp_MemtoReg", 0 0;
v0000024c1202d100_0 .var "exp_Reg2Loc", 0 0;
v0000024c1202d1a0_0 .var "exp_RegWrite", 0 0;
v0000024c1202d240_0 .var "exp_SignOp", 1 0;
v0000024c1202c950_0 .var "exp_Uncondbranch", 0 0;
v0000024c1202c9f0_0 .var "inst_name", 127 0;
v0000024c1202ca90_0 .var "test_opcode", 10 0;
TD_SC_Control_tb.check_output ;
    %load/vec4 v0000024c1208ebf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208ebf0_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0000024c1208f230_0;
    %load/vec4 v0000024c1202d100_0;
    %cmp/ne;
    %jmp/1 T_0.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208ef10_0;
    %load/vec4 v0000024c11fd9410_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.10;
    %jmp/1 T_0.9, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208fa50_0;
    %load/vec4 v0000024c1201b3f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.9;
    %jmp/1 T_0.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208f050_0;
    %load/vec4 v0000024c1202d1a0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.8;
    %jmp/1 T_0.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208f7d0_0;
    %load/vec4 v0000024c1201be50_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.7;
    %jmp/1 T_0.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208ee70_0;
    %load/vec4 v0000024c1201b350_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.6;
    %jmp/1 T_0.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208f730_0;
    %load/vec4 v0000024c1201bdb0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.5;
    %jmp/1 T_0.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208f9b0_0;
    %load/vec4 v0000024c1202c950_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.4;
    %jmp/1 T_0.3, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208ec90_0;
    %load/vec4 v0000024c11fb33d0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.3;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000024c1208f0f0_0;
    %load/vec4 v0000024c1202d240_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 63 "$display", "ERROR: Test %0d FAILED for %s (opcode=%b)", v0000024c1208ebf0_0, v0000024c1202c9f0_0, v0000024c1202ca90_0 {0 0 0};
    %vpi_call/w 3 64 "$display", "  Expected: Reg2Loc=%b ALUSrc=%b MemtoReg=%b RegWrite=%b MemRead=%b MemWrite=%b Branch=%b Uncondbranch=%b ALUOp=%b SignOp=%b", v0000024c1202d100_0, v0000024c11fd9410_0, v0000024c1201b3f0_0, v0000024c1202d1a0_0, v0000024c1201be50_0, v0000024c1201b350_0, v0000024c1201bdb0_0, v0000024c1202c950_0, v0000024c11fb33d0_0, v0000024c1202d240_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "  Got:      Reg2Loc=%b ALUSrc=%b MemtoReg=%b RegWrite=%b MemRead=%b MemWrite=%b Branch=%b Uncondbranch=%b ALUOp=%b SignOp=%b", v0000024c1208f230_0, v0000024c1208ef10_0, v0000024c1208fa50_0, v0000024c1208f050_0, v0000024c1208f7d0_0, v0000024c1208ee70_0, v0000024c1208f730_0, v0000024c1208f9b0_0, v0000024c1208ec90_0, v0000024c1208f0f0_0 {0 0 0};
    %load/vec4 v0000024c1208f910_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208f910_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 70 "$display", "PASS: Test %0d - %s", v0000024c1208ebf0_0, v0000024c1202c9f0_0 {0 0 0};
    %load/vec4 v0000024c1208f370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208f370_0, 0, 32;
T_0.1 ;
    %end;
S_0000024c120362c0 .scope module, "uut" "SC_Control" 3 26, 4 15 0, S_0000024c12028810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Reg2Loc";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Uncondbranch";
    .port_info 8 /OUTPUT 4 "ALUOp";
    .port_info 9 /OUTPUT 2 "SignOp";
    .port_info 10 /INPUT 11 "opcode";
v0000024c12036450_0 .var "ALUOp", 3 0;
v0000024c11fb2ce0_0 .var "ALUSrc", 0 0;
v0000024c11fb2d80_0 .var "Branch", 0 0;
v0000024c1208f4b0_0 .var "MemRead", 0 0;
v0000024c1208f870_0 .var "MemWrite", 0 0;
v0000024c1208f190_0 .var "MemtoReg", 0 0;
v0000024c1208efb0_0 .var "Reg2Loc", 0 0;
v0000024c1208f550_0 .var "RegWrite", 0 0;
v0000024c1208f690_0 .var "SignOp", 1 0;
v0000024c1208f5f0_0 .var "Uncondbranch", 0 0;
v0000024c1208f410_0 .net "opcode", 10 0, v0000024c1208f2d0_0;  1 drivers
E_0000024c12025ea0 .event anyedge, v0000024c1208f410_0;
    .scope S_0000024c120362c0;
T_1 ;
    %wait E_0000024c12025ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %load/vec4 v0000024c1208f410_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 1160, 1, 11;
    %cmp/z;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 1672, 1, 11;
    %cmp/z;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 1440, 7, 11;
    %cmp/z;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 31, 11;
    %cmp/z;
    %jmp/1 T_1.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208efb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fb2ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1208f550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fb2d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1208f5f0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024c12036450_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1208f690_0, 0, 2;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024c12028810;
T_2 ;
    %vpi_call/w 3 80 "$dumpfile", "SC_Control_tb.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024c12028810 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208ebf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208f370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208f910_0, 0, 32;
    %vpi_call/w 3 88 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 89 "$display", "Starting SC_Control Testbench" {0 0 0};
    %vpi_call/w 3 90 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 93 "$display", "\012--- Testing AND Register ---" {0 0 0};
    %pushi/vec4 1104, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 98 "$display", "\012--- Testing ORR Register ---" {0 0 0};
    %pushi/vec4 1360, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5198418, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 103 "$display", "\012--- Testing ADD Register ---" {0 0 0};
    %pushi/vec4 1112, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 108 "$display", "\012--- Testing SUB Register ---" {0 0 0};
    %pushi/vec4 1624, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 113 "$display", "\012--- Testing ADDIMM (2 variants) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024c1208eb50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 1160, 0, 32;
    %load/vec4 v0000024c1208eb50_0;
    %or;
    %pad/u 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 16708, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1145654605, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %load/vec4 v0000024c1208eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 120 "$display", "\012--- Testing SUBIMM (2 variants) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000024c1208eb50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 1672, 0, 32;
    %load/vec4 v0000024c1208eb50_0;
    %or;
    %pad/u 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21333, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1112100173, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %load/vec4 v0000024c1208eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call/w 3 127 "$display", "\012--- Testing MOVZ (4 variants) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000024c1208eb50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 1684, 0, 32;
    %load/vec4 v0000024c1208eb50_0;
    %or;
    %pad/u 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1297045082, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %load/vec4 v0000024c1208eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %vpi_call/w 3 134 "$display", "\012--- Testing B (32 variants) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
T_2.6 ;
    %load/vec4 v0000024c1208eb50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0000024c1208eb50_0;
    %or;
    %pad/u 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 66, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %load/vec4 v0000024c1208eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %vpi_call/w 3 141 "$display", "\012--- Testing CBZ (8 variants) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
T_2.8 ;
    %load/vec4 v0000024c1208eb50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 1440, 0, 32;
    %load/vec4 v0000024c1208eb50_0;
    %or;
    %pad/u 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4407898, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %load/vec4 v0000024c1208eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024c1208eb50_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %vpi_call/w 3 148 "$display", "\012--- Testing LDUR ---" {0 0 0};
    %pushi/vec4 1986, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1279546706, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 153 "$display", "\012--- Testing STUR ---" {0 0 0};
    %pushi/vec4 1984, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1398035794, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 158 "$display", "\012--- Testing 10 Undefined Opcodes ---" {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 2047, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 682, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 1365, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 1638, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 409, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 1228, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 819, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 1927, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %pushi/vec4 120, 0, 11;
    %store/vec4 v0000024c1208f2d0_0, 0, 11;
    %load/vec4 v0000024c1208f2d0_0;
    %store/vec4 v0000024c1202ca90_0, 0, 11;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 85, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1313097030, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000024c1202c9f0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c11fd9410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202d1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201be50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201b350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1201bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c1202c950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c11fb33d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024c1202d240_0, 0, 2;
    %fork TD_SC_Control_tb.check_output, S_0000024c12029030;
    %join;
    %vpi_call/w 3 171 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 172 "$display", "Test Summary" {0 0 0};
    %vpi_call/w 3 173 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 174 "$display", "Total Tests: %0d", v0000024c1208ebf0_0 {0 0 0};
    %vpi_call/w 3 175 "$display", "Passed:      %0d", v0000024c1208f370_0 {0 0 0};
    %vpi_call/w 3 176 "$display", "Failed:      %0d", v0000024c1208f910_0 {0 0 0};
    %load/vec4 v0000024c1208f910_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 3 179 "$display", "\012ALL TESTS PASSED!" {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call/w 3 181 "$display", "\012SOME TESTS FAILED!" {0 0 0};
T_2.11 ;
    %vpi_call/w 3 183 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "SingleCycleControl_testbench.txt";
    "SingleCycleControl.v";
