0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel in serial out/paralle_in_serial_out_design.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in serial out/PISO_tb.v,1750767281,verilog,,,,PISO_tb,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in serial out/paralle_in_serial_out_design.v,1750766980,verilog,,F:/Sillycon/Code/RTL/Shift register/parallel in serial out/PISO_tb.v,,paralle_in_serial_out_design,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/parallel in serial out/parallel in serial out.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
