// Seed: 2350117926
module module_0 (
    input wand id_0
);
  wire id_2;
endmodule
program module_1 #(
    parameter id_2 = 32'd69,
    parameter id_4 = 32'd38
) (
    input supply0 id_0,
    input tri id_1,
    input supply1 _id_2,
    input tri1 id_3,
    input wire _id_4,
    output logic id_5[id_4 : id_2]
);
  initial id_5 <= id_2;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_5 = 1;
  assign id_5 = id_2;
endprogram
module module_2 (
    input  wor  id_0,
    output tri1 id_1
    , id_5,
    input  wire id_2,
    input  wire id_3
);
  id_6 :
  assert property (@(id_6 or posedge 1) -1) id_5 = -1;
  else id_5 = -1;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  and primCall (id_1, id_3, id_10, id_13);
  wire id_14;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
