# Traffic-Light-Controller-with-Real-Time-Wait-Timer-using-Verilog
### **GitHub Project Description: Traffic Light Controller with Real-Time Wait Timer using Verilog**  

#### **ðŸ“Œ Overview**  
This Verilog-based **Traffic Light Controller** simulates a **real-world intersection**, managing **North, East, South, and West traffic signals** using a **Finite State Machine (FSM)**. The system integrates a **real-time wait timer**, displayed on a **7-segment LED**, and operates with precise timing through an **FPGA clock divider**.

#### **ðŸš¦ Features**  
âœ… **10-State FSM** controlling **4 traffic directions**, each following a **10s Green â†’ 2s Yellow â†’ Red cycle**  
âœ… **Clock Divider** that **reduces 50 MHz FPGA clock to 1 Hz**, ensuring real-time transitions  
âœ… **4-bit Wait Time Counter** tracking time spent in each state, displayed on a **7-segment display**  
âœ… **Testbench (TB) Included**, validating state transitions in **ModelSim/Quartus**  
âœ… **Modular Design** with separate modules for **FSM, Clock Divider, and Display Interface**  

#### **ðŸ“‚ Project Structure**  
```
ðŸ“¦ Traffic-Light-Controller  
 â”£ ðŸ“œ Traffic_light.v         # Main Traffic Light Controller (FSM)  
 â”£ ðŸ“œ Clock_Divider.v         # Clock Divider (50 MHz â†’ 1 Hz)  
 â”£ ðŸ“œ Traffic_Light_Top.v     # Top-level integration of FSM and Clock  
 â”£ ðŸ“œ Traffic_light_TB.v      # Testbench for Simulation  
 â”£ ðŸ“œ top.v                   # 7-segment display integration  
 â”£ ðŸ“œ bcd_to_7seg.v           # BCD to 7-segment decoder  
 â”£ ðŸ“œ README.md               # Project Documentation  
```

#### **ðŸ›  Tools & Technologies Used**  
- **Verilog** (FSM, Clock Divider, Traffic Controller)  
- **ModelSim/Quartus** (Simulation & FPGA Synthesis)  
- **7-Segment Display Integration**  
- **FPGA Board** (Tested on Xilinx/Intel FPGA)  

#### **ðŸ“Œ Future Improvements**  
ðŸ”¹ Implement **traffic sensors** for dynamic light adjustments  
ðŸ”¹ Add **pedestrian crossing signals** with push-button input  
ðŸ”¹ Optimize FSM transitions for **adaptive wait times**  
