vhdl work "/vol/repl311-vol1/public/stud/oberthol/DPR/experiments/audio_reconf_1/resources/dproc/dproc_wire_fixedgain/dproc_wire_fixedgain.vhd"
