/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __MPU_PLATFORM_H__
#define __MPU_PLATFORM_H__

enum {
	MT6771_M4_AXI_MST_IRDMA,
	MT6771_M7_AXI_MST_SPI1,
	MT6771_M5_AXI_MST_WPE1_RDMA1,
	MT6771_M4_AXI_MST_DMA_RD,
	MT6771_M7_AXI_MST_SSPM,
	MT6771_M5_AXI_MST_FDVT_RB,
	MT6771_M2_AXI_MST_LSCI_1,
	MT6771_M2_AXI_MST_RSC_WDMA,
	MT6771_M4_AXI_MST_LOG_TOP_MCU,
	MT6771_M4_AXI_MST_DCXO,
	MT6771_M7_AXI_MST_CCU,
	MT6771_M5_AXI_MST_RSC_RDMA0,
	MT6771_M2_AXI_MST_WPE1_RDMA1,
	MT6771_M5_AXI_MST_DPE_RDMA,
	MT6771_M4_AXI_MST_CSH,
	MT6771_M7_AXI_MST_DMA_EXT,
	MT6771_M2_AXI_MST_OWE_WDMA,
	MT6771_M6_AXI_MST_MFG_M0,
	MT6771_M5_AXI_MST_HW_VDEC_PRED_RD_EXT,
	MT6771_M2_AXI_MST_WPE0_RDMA1,
	MT6771_M3_AXI_MST_MD_MM,
	MT6771_M7_AXI_MST_CQ_DMA,
	MT6771_M7_AXI_MST_SPI3,
	MT6771_M4_AXI_MST_IPSEC,
	MT6771_M2_AXI_MST_WPE1_WDMA,
	MT6771_M5_AXI_MST_JPGENC_BSDMA,
	MT6771_M2_AXI_MST_IPUI,
	MT6771_M2_AXI_MST_IMG3O,
	MT6771_M5_AXI_MST_DISP_RDMA1,
	MT6771_M5_AXI_MST_CCUO,
	MT6771_M7_AXI_MST_SPI5,
	MT6771_M2_AXI_MST_DISP_RDMA1,
	MT6771_M5_AXI_MST_VENC_REF_CHROMA,
	MT6771_M4_AXI_MST_MCUSYS_DFD,
	MT6771_M7_AXI_MST_DX_CC,
	MT6771_M2_AXI_MST_CCUO,
	MT6771_M4_AXI_MST_DBGSYS,
	MT6771_M7_AXI_MST_IPU,
	MT6771_M5_AXI_MST_SPARE2,
	MT6771_M2_AXI_MST_MM_IOMMU,
	MT6771_M5_AXI_MST_IPUI,
	MT6771_M0_AXI_MST_MP1,
	MT6771_M5_AXI_MST_FLKO,
	MT6771_M5_AXI_MST_IPU2I,
	MT6771_M2_AXI_MST_HW_VDEC_PRED_WR_EXT,
	MT6771_M2_AXI_MST_DISP_OVL0,
	MT6771_M5_AXI_MST_SPARE4,
	MT6771_M5_AXI_MST_LMVO,
	MT6771_M5_AXI_MST_AAO,
	MT6771_M5_AXI_MST_BPCI,
	MT6771_M2_AXI_MST_FLKO,
	MT6771_M2_AXI_MST_HW_VDEC_VLD_EXT,
	MT6771_M2_AXI_MST_MDP_WDMA0,
	MT6771_M7_AXI_MST_MFG_M1,
	MT6771_M2_AXI_MST_IPU2I,
	MT6771_M5_AXI_MST_HW_VDEC_AVC_MV_EXT,
	MT6771_M2_AXI_MST_LMVO,
	MT6771_M2_AXI_MST_IPUO,
	MT6771_M4_AXI_MST_HRQ_WR,
	MT6771_M2_AXI_MST_HW_VDEC_PPWRAP_EXT,
	MT6771_M2_AXI_MST_MDP_RDMA0,
	MT6771_M5_AXI_MST_SPARE6,
	MT6771_M2_AXI_MST_BPCI,
	MT6771_M2_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT,
	MT6771_M5_AXI_MST_MFB_RDMA1,
	MT6771_M5_AXI_MST_WPE0_WDMA,
	MT6771_M2_AXI_MST_SPARE2,
	MT6771_M2_AXI_MST_DPE_WDMA,
	MT6771_M5_AXI_MST_PSO,
	MT6771_M5_AXI_MST_RRZO,
	MT6771_M2_AXI_MST_PDI,
	MT6771_M2_AXI_MST_DISP_OVL0_2L,
	MT6771_M4_AXI_MST_MMU,
	MT6771_M5_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT,
	MT6771_M2_AXI_MST_RRZO,
	MT6771_M2_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT,
	MT6771_M2_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT,
	MT6771_M5_AXI_MST_DISP_FAKE,
	MT6771_M5_AXI_MST_AFO,
	MT6771_M2_AXI_MST_SPARE4,
	MT6771_M3_AXI_MST_MD_MMU,
	MT6771_M5_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT,
	MT6771_M2_AXI_MST_VENC_REC,
	MT6771_M4_AXI_MST_TXBRP1,
	MT6771_M5_AXI_MST_SMXI,
	MT6771_M5_AXI_MST_IPUO,
	MT6771_M7_AXI_MST_SCP,
	MT6771_M5_AXI_MST_LSCI_0,
	MT6771_M5_AXI_MST_IPU2O,
	MT6771_M7_AXI_MST_CLDMA,
	MT6771_M5_AXI_MST_SOC2,
	MT6771_M5_AXI_MST_HW_VDEC_PP_EXT,
	MT6771_M2_AXI_MST_OWE_RDMA,
	MT6771_M2_AXI_MST_RSC_RDMA0,
	MT6771_M2_AXI_MST_SMXI,
	MT6771_M5_AXI_MST_RSSO_A,
	MT6771_M5_AXI_MST_WPE0_RDMA0,
	MT6771_M2_AXI_MST_SPARE6,
	MT6771_M2_AXI_MST_HW_VDEC_MC_EXT,
	MT6771_M5_AXI_MST_HW_VDEC_PRED_WR_EXT,
	MT6771_M5_AXI_MST_SPARE,
	MT6771_M5_AXI_MST_FDVT_RP,
	MT6771_M5_AXI_MST_IMGI,
	MT6771_M4_AXI_MST_BR_DMA,
	MT6771_M7_AXI_MST_UFS,
	MT6771_M7_AXI_MST_MSDC1,
	MT6771_M2_AXI_MST_SOC2,
	MT6771_M2_AXI_MST_IPU2O,
	MT6771_M4_AXI_MST_TRACE_TOP,
	MT6771_M5_AXI_MST_HW_VDEC_PPWRAP_EXT,
	MT6771_M5_AXI_MST_LSCI_2,
	MT6771_M5_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT,
	MT6771_M2_AXI_MST_FDVT_RB,
	MT6771_M5_AXI_MST_RSC_WDMA,
	MT6771_M5_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT,
	MT6771_M2_AXI_MST_IMGI,
	MT6771_M5_AXI_MST_RAWI_A,
	MT6771_M2_AXI_MST_DISP_OVL1_2L,
	MT6771_M1_AXI_MST_MP1,
	MT6771_M2_AXI_MST_PDO,
	MT6771_M4_AXI_MST_GDMA,
	MT6771_M7_AXI_MST_AUDIO,
	MT6771_M5_AXI_MST_OWE_WDMA,
	MT6771_M5_AXI_MST_VIPI,
	MT6771_M2_AXI_MST_MFB_WDMA,
	MT6771_M2_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT,
	MT6771_M7_AXI_MST_THERM,
	MT6771_M7_AXI_MST_SPI0,
	MT6771_M5_AXI_MST_UFEO,
	MT6771_M5_AXI_MST_WPE1_RDMA0,
	MT6771_M2_AXI_MST_LSCI_0,
	MT6771_M4_AXI_MST_HRQ_WR1,
	MT6771_M2_AXI_MST_WPE1_RDMA0,
	MT6771_M2_AXI_MST_VIPI,
	MT6771_M4_AXI_MST_DMA_WR,
	MT6771_M3_AXI_MST_USIP_0_DNOCACHE,
	MT6771_M7_AXI_MST_PWM,
	MT6771_M2_AXI_MST_RSSO_A,
	MT6771_M2_AXI_MST_MFB_RDMA1,
	MT6771_M4_AXI_MST_MRSG1,
	MT6771_M5_AXI_MST_SMXO,
	MT6771_M2_AXI_MST_UFEO,
	MT6771_M3_AXI_MST_USIP_1_DCACHE,
	MT6771_M2_AXI_MST_WPE0_RDMA0,
	MT6771_M7_AXI_MST_SPI2,
	MT6771_M2_AXI_MST_LSCI_2,
	MT6771_M2_AXI_MST_SMXO,
	MT6771_M4_AXI_MST_PPPHA,
	MT6771_M5_AXI_MST_DISP_WDMA0,
	MT6771_M2_AXI_MST_DISP_FAKE,
	MT6771_M7_AXI_MST_SSUSB,
	MT6771_M5_AXI_MST_FDVT_WR,
	MT6771_M2_AXI_MST_RAWI_A,
	MT6771_M3_AXI_MST_USIP_0_DCACHE,
	MT6771_M5_AXI_MST_IMGO,
	MT6771_M5_AXI_MST_MDP_WROT0,
	MT6771_M2_AXI_MST_SPARE,
	MT6771_M2_AXI_MST_VENC_REF_CHROMA,
	MT6771_M2_AXI_MST_DISP_WDMA0,
	MT6771_M2_AXI_MST_JPGENC_BSDMA,
	MT6771_M5_AXI_MST_DISP_RDMA0,
	MT6771_M2_AXI_MST_AAO,
	MT6771_M4_AXI_MST_TXCAL,
	MT6771_M5_AXI_MST_MM_IOMMU,
	MT6771_M5_AXI_MST_LCEI,
	MT6771_M7_AXI_MST_GCE_M,
	MT6771_M7_AXI_MST_SPI4,
	MT6771_M5_AXI_MST_IPU3O,
	MT6771_M2_AXI_MST_DISP_RDMA0,
	MT6771_M2_AXI_MST_IMGO,
	MT6771_M2_AXI_MST_DPE_RDMA,
	MT6771_M2_AXI_MST_LCEI,
	MT6771_M4_AXI_MST_TPC,
	MT6771_M4_AXI_MST_DEBUG,
	MT6771_M2_AXI_MST_WPE0_WDMA,
	MT6771_M2_AXI_MST_IPU3O,
	MT6771_M5_AXI_MST_AFO_1,
	MT6771_M7_AXI_MST_SPM,
	MT6771_M0_AXI_MST_MP0,
	MT6771_M3_AXI_MST_USIP_1_I,
	MT6771_M5_AXI_MST_SOCO,
	MT6771_M2_AXI_MST_AFO,
	MT6771_M2_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT,
	MT6771_M5_AXI_MST_SPARE3,
	MT6771_M5_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT,
	MT6771_M5_AXI_MST_DPE_WDMA,
	MT6771_M4_AXI_MST_RXDFE_DMA,
	MT6771_M5_AXI_MST_IMG2O,
	MT6771_M2_AXI_MST_SOCO,
	MT6771_M5_AXI_MST_WPE1_WDMA,
	MT6771_M5_AXI_MST_JPGENC_RDMA,
	MT6771_M5_AXI_MST_SPARE5,
	MT6771_M5_AXI_MST_MFB_RDMA0,
	MT6771_M5_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT,
	MT6771_M4_AXI_MST_DFE_DUMP,
	MT6771_M5_AXI_MST_VENC_REC,
	MT6771_M2_AXI_MST_PSO,
	MT6771_M4_AXI_MST_VTB,
	MT6771_M4_AXI_MST_HRQ_RD,
	MT6771_M3_AXI_MST_USIP_0_I,
	MT6771_M2_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT,
	MT6771_M4_AXI_MST_CNWDMA,
	MT6771_M5_AXI_MST_DISP_OVL0_2L,
	MT6771_M2_AXI_MST_SPARE3,
	MT6771_M5_AXI_MST_PDI,
	MT6771_M2_AXI_MST_AFO_1,
	MT6771_M2_AXI_MST_FDVT_RP,
	MT6771_M4_AXI_MST_TXBRP0,
	MT6771_M5_AXI_MST_LCSO,
	MT6771_M5_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT,
	MT6771_M5_AXI_MST_HW_VDEC_MC_EXT,
	MT6771_M5_AXI_MST_SOC1,
	MT6771_M5_AXI_MST_DISP_OVL0,
	MT6771_M2_AXI_MST_SPARE5,
	MT6771_M4_AXI_MST_TBO,
	MT6771_M2_AXI_MST_LCSO,
	MT6771_M2_AXI_MST_HW_VDEC_PRED_RD_EXT,
	MT6771_M2_AXI_MST_IMG2O,
	MT6771_M7_AXI_MST_MSDC0,
	MT6771_M5_AXI_MST_MFB_WDMA,
	MT6771_M5_AXI_MST_MDP_WDMA0,
	MT6771_M2_AXI_MST_SOC1,
	MT6771_M5_AXI_MST_CCUG,
	MT6771_M2_AXI_MST_JPGENC_RDMA,
	MT6771_M5_AXI_MST_LSCI_1,
	MT6771_M4_AXI_MST_QP,
	MT6771_M5_AXI_MST_MDP_RDMA0,
	MT6771_M5_AXI_MST_WPE0_RDMA1,
	MT6771_M1_AXI_MST_MP0,
	MT6771_M4_AXI_MST_HRQ_RD1,
	MT6771_M5_AXI_MST_UFGO,
	MT6771_M5_AXI_MST_OWE_RDMA,
	MT6771_M5_AXI_MST_HW_VDEC_VLD_EXT,
	MT6771_M2_AXI_MST_CCUG,
	MT6771_M2_AXI_MST_HW_VDEC_PP_EXT,
	MT6771_M2_AXI_MST_MDP_WROT0,
	MT6771_M5_AXI_MST_IMG3O,
	MT6771_M7_AXI_MST_MSDC2,
	MT6771_M7_AXI_MST_DEBUGTOP,
	MT6771_M5_AXI_MST_CCUI,
	MT6771_M2_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT,
	MT6771_M5_AXI_MST_DISP_OVL1_2L,
	MT6771_M2_AXI_MST_UFGO,
	MT6771_M4_AXI_MST_LOG_TOP_DSP,
	MT6771_M3_AXI_MST_USIP_1_DNOCACHE,
	MT6771_M2_AXI_MST_FDVT_WR,
	MT6771_M2_AXI_MST_HW_VDEC_AVC_MV_EXT,
	MT6771_M5_AXI_MST_PDO,
	MT6771_M2_AXI_MST_CCUI,
	MT6771_M2_AXI_MST_MFB_RDMA0,
	MT6771_M4_AXI_MST_MRSG0,
	MT6771_M7_AXI_MST_CONNSYS,
	MST_INVALID,
	NR_MST
};

static const struct mst_tbl_entry mst_tbl[] = {
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn system domain store exclusive",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Core nn non-re-orderable device write",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x20,
		.note = "Write to normal memory or re-orderable device memory",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1E01,
		.id_val = 0x400,
		.note = "MCSIB write to ensure clean",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn exclusive read or non-reorderable device read",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier or DVM complete",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE7,
		.id_val = 0x20,
		.note = "ACP read",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE7,
		.id_val = 0x22,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP0, .port = 0, .id_mask = 0x1FE5,
		.id_val = 0x24,
		.note = "Unused",
		.name = "MT6771_M0_AXI_MST_MP0"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FC1,
		.id_val = 0x40,
		.note = "Core nn read",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x1E1,
		.note = "L2 Evictions",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F25,
		.id_val = 0x5,
		.note = "Normal non-cacheable",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "SO",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x3,
		.note = "DV",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Exclusive",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1E01,
		.id_val = 0x401,
		.note = "MCSIB write to ensure clean",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "TLB NC",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Data NC/SO/Dev",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F3F,
		.id_val = 0x11,
		.note = "Instr NC",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F21,
		.id_val = 0x21,
		.note = "L2 Linefill",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x1D1,
		.note = "DVM",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FE1,
		.id_val = 0x161,
		.note = "STB Make Unique",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FFF,
		.id_val = 0x149,
		.note = "CMO Clean Unique",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1FF9,
		.id_val = 0x151,
		.note = "Store EX CleanUnique",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M0_AXI_MST_MP1, .port = 0, .id_mask = 0x1F81,
		.id_val = 0x181,
		.note = "Invalidate CleanUnique",
		.name = "MT6771_M0_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn system domain store exclusive",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Core nn non-re-orderable device write",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x20,
		.note = "Write to normal memory or re-orderable device memory",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1E01,
		.id_val = 0x400,
		.note = "MCSIB write to ensure clean",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x0,
		.note = "Core nn exclusive read or non-reorderable device read",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x8,
		.note = "Core nn barrier",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x12,
		.note = "SCU generated barrier or DVM complete",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FFD,
		.id_val = 0x14,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x18,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE7,
		.id_val = 0x20,
		.note = "ACP read",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE7,
		.id_val = 0x22,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP0, .port = 1, .id_mask = 0x1FE5,
		.id_val = 0x24,
		.note = "Unused",
		.name = "MT6771_M1_AXI_MST_MP0"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FC1,
		.id_val = 0x40,
		.note = "Core nn read",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x1E1,
		.note = "L2 Evictions",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F25,
		.id_val = 0x5,
		.note = "Normal non-cacheable",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "SO",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x3,
		.note = "DV",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Exclusive",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1E01,
		.id_val = 0x401,
		.note = "MCSIB write to ensure clean",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x1,
		.note = "TLB NC",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x9,
		.note = "Data NC/SO/Dev",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F3F,
		.id_val = 0x11,
		.note = "Instr NC",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F21,
		.id_val = 0x21,
		.note = "L2 Linefill",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x1D1,
		.note = "DVM",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FE1,
		.id_val = 0x161,
		.note = "STB Make Unique",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FFF,
		.id_val = 0x149,
		.note = "CMO Clean Unique",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1FF9,
		.id_val = 0x151,
		.note = "Store EX CleanUnique",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M1_AXI_MST_MP1, .port = 1, .id_mask = 0x1F81,
		.id_val = 0x181,
		.note = "Invalidate CleanUnique",
		.name = "MT6771_M1_AXI_MST_MP1"},
	{.master = MT6771_M2_AXI_MST_DISP_OVL0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_OVL0"},
	{.master = MT6771_M2_AXI_MST_DISP_OVL0_2L, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_OVL0_2L"},
	{.master = MT6771_M2_AXI_MST_DISP_OVL1_2L, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_OVL1_2L"},
	{.master = MT6771_M2_AXI_MST_DISP_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0xC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_RDMA0"},
	{.master = MT6771_M2_AXI_MST_DISP_RDMA1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x10,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_RDMA1"},
	{.master = MT6771_M2_AXI_MST_DISP_WDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x14,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_WDMA0"},
	{.master = MT6771_M2_AXI_MST_MDP_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x18,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MDP_RDMA0"},
	{.master = MT6771_M2_AXI_MST_MDP_WROT0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MDP_WROT0"},
	{.master = MT6771_M2_AXI_MST_MDP_WDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x20,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MDP_WDMA0"},
	{.master = MT6771_M2_AXI_MST_DISP_FAKE, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x24,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DISP_FAKE"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_MC_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x380,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_MC_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_PP_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x384,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_PP_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_VLD_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x388,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_VLD_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_AVC_MV_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x38C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_PRED_RD_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x390,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_PRED_WR_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x394,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6771_M2_AXI_MST_HW_VDEC_PPWRAP_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x398,
		.note = "",
		.name = "MT6771_M2_AXI_MST_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6771_M2_AXI_MST_IPUO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x280,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPUO"},
	{.master = MT6771_M2_AXI_MST_IPU3O, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x284,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPU3O"},
	{.master = MT6771_M2_AXI_MST_IPUI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x288,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPUI"},
	{.master = MT6771_M2_AXI_MST_IPUO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x300,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPUO"},
	{.master = MT6771_M2_AXI_MST_IPU2O, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x304,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPU2O"},
	{.master = MT6771_M2_AXI_MST_IPU3O, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x308,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPU3O"},
	{.master = MT6771_M2_AXI_MST_IPUI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x30C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPUI"},
	{.master = MT6771_M2_AXI_MST_IPU2I, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x310,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IPU2I"},
	{.master = MT6771_M2_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x80,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_REC, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x84,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_REC"},
	{.master = MT6771_M2_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x88,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x8C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x90,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6771_M2_AXI_MST_JPGENC_RDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x94,
		.note = "",
		.name = "MT6771_M2_AXI_MST_JPGENC_RDMA"},
	{.master = MT6771_M2_AXI_MST_JPGENC_BSDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x98,
		.note = "",
		.name = "MT6771_M2_AXI_MST_JPGENC_BSDMA"},
	{.master = MT6771_M2_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0x9C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0xA0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0xA4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6771_M2_AXI_MST_VENC_REF_CHROMA,
		.port = 2, .id_mask = 0x1FFC,
		.id_val = 0xA8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VENC_REF_CHROMA"},
	{.master = MT6771_M2_AXI_MST_IMGI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x100,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IMGI"},
	{.master = MT6771_M2_AXI_MST_IMG2O, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x104,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IMG2O"},
	{.master = MT6771_M2_AXI_MST_IMG3O, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x108,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IMG3O"},
	{.master = MT6771_M2_AXI_MST_VIPI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x10C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_VIPI"},
	{.master = MT6771_M2_AXI_MST_LCEI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x110,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LCEI"},
	{.master = MT6771_M2_AXI_MST_SMXI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x114,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SMXI"},
	{.master = MT6771_M2_AXI_MST_SMXO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x118,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SMXO"},
	{.master = MT6771_M2_AXI_MST_WPE0_RDMA1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x11C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE0_RDMA1"},
	{.master = MT6771_M2_AXI_MST_WPE0_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x120,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE0_RDMA0"},
	{.master = MT6771_M2_AXI_MST_WPE0_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x124,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE0_WDMA"},
	{.master = MT6771_M2_AXI_MST_FDVT_RP, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x128,
		.note = "",
		.name = "MT6771_M2_AXI_MST_FDVT_RP"},
	{.master = MT6771_M2_AXI_MST_FDVT_WR, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x12C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_FDVT_WR"},
	{.master = MT6771_M2_AXI_MST_FDVT_RB, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x130,
		.note = "",
		.name = "MT6771_M2_AXI_MST_FDVT_RB"},
	{.master = MT6771_M2_AXI_MST_WPE1_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x134,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE1_RDMA0"},
	{.master = MT6771_M2_AXI_MST_WPE1_RDMA1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x138,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE1_RDMA1"},
	{.master = MT6771_M2_AXI_MST_WPE1_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x13C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_WPE1_WDMA"},
	{.master = MT6771_M2_AXI_MST_DPE_RDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x140,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DPE_RDMA"},
	{.master = MT6771_M2_AXI_MST_DPE_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x144,
		.note = "",
		.name = "MT6771_M2_AXI_MST_DPE_WDMA"},
	{.master = MT6771_M2_AXI_MST_MFB_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x148,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MFB_RDMA0"},
	{.master = MT6771_M2_AXI_MST_MFB_RDMA1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x14C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MFB_RDMA1"},
	{.master = MT6771_M2_AXI_MST_MFB_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x150,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MFB_WDMA"},
	{.master = MT6771_M2_AXI_MST_RSC_RDMA0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x154,
		.note = "",
		.name = "MT6771_M2_AXI_MST_RSC_RDMA0"},
	{.master = MT6771_M2_AXI_MST_RSC_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x158,
		.note = "",
		.name = "MT6771_M2_AXI_MST_RSC_WDMA"},
	{.master = MT6771_M2_AXI_MST_OWE_RDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x15C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_OWE_RDMA"},
	{.master = MT6771_M2_AXI_MST_OWE_WDMA, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x160,
		.note = "",
		.name = "MT6771_M2_AXI_MST_OWE_WDMA"},
	{.master = MT6771_M2_AXI_MST_IMGO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x180,
		.note = "",
		.name = "MT6771_M2_AXI_MST_IMGO"},
	{.master = MT6771_M2_AXI_MST_RRZO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x184,
		.note = "",
		.name = "MT6771_M2_AXI_MST_RRZO"},
	{.master = MT6771_M2_AXI_MST_AAO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x188,
		.note = "",
		.name = "MT6771_M2_AXI_MST_AAO"},
	{.master = MT6771_M2_AXI_MST_AFO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x18C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_AFO"},
	{.master = MT6771_M2_AXI_MST_LSCI_0, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x190,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LSCI_0"},
	{.master = MT6771_M2_AXI_MST_LSCI_1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x194,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LSCI_1"},
	{.master = MT6771_M2_AXI_MST_PDO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x198,
		.note = "",
		.name = "MT6771_M2_AXI_MST_PDO"},
	{.master = MT6771_M2_AXI_MST_BPCI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x19C,
		.note = "",
		.name = "MT6771_M2_AXI_MST_BPCI"},
	{.master = MT6771_M2_AXI_MST_LCSO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1A0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LCSO"},
	{.master = MT6771_M2_AXI_MST_RSSO_A, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1A4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_RSSO_A"},
	{.master = MT6771_M2_AXI_MST_UFEO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1A8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_UFEO"},
	{.master = MT6771_M2_AXI_MST_SOCO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1AC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SOCO"},
	{.master = MT6771_M2_AXI_MST_SOC1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1B0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SOC1"},
	{.master = MT6771_M2_AXI_MST_SOC2, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1B4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SOC2"},
	{.master = MT6771_M2_AXI_MST_CCUI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1B8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_CCUI"},
	{.master = MT6771_M2_AXI_MST_CCUO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1BC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_CCUO"},
	{.master = MT6771_M2_AXI_MST_RAWI_A, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1C0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_RAWI_A"},
	{.master = MT6771_M2_AXI_MST_CCUG, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1C4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_CCUG"},
	{.master = MT6771_M2_AXI_MST_PSO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1C8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_PSO"},
	{.master = MT6771_M2_AXI_MST_AFO_1, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1CC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_AFO_1"},
	{.master = MT6771_M2_AXI_MST_LSCI_2, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1D0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LSCI_2"},
	{.master = MT6771_M2_AXI_MST_PDI, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1D4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_PDI"},
	{.master = MT6771_M2_AXI_MST_FLKO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1D8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_FLKO"},
	{.master = MT6771_M2_AXI_MST_LMVO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1DC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_LMVO"},
	{.master = MT6771_M2_AXI_MST_UFGO, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1E0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_UFGO"},
	{.master = MT6771_M2_AXI_MST_SPARE, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1E4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE"},
	{.master = MT6771_M2_AXI_MST_SPARE2, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1E8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE2"},
	{.master = MT6771_M2_AXI_MST_SPARE3, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1EC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE3"},
	{.master = MT6771_M2_AXI_MST_SPARE4, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1F0,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE4"},
	{.master = MT6771_M2_AXI_MST_SPARE5, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1F4,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE5"},
	{.master = MT6771_M2_AXI_MST_SPARE6, .port = 2, .id_mask = 0x1FFC,
		.id_val = 0x1F8,
		.note = "",
		.name = "MT6771_M2_AXI_MST_SPARE6"},
	{.master = MT6771_M2_AXI_MST_MM_IOMMU, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x3FC,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MM_IOMMU"},
	{.master = MT6771_M2_AXI_MST_MM_IOMMU, .port = 2, .id_mask = 0x1FFF,
		.id_val = 0x3FD,
		.note = "",
		.name = "MT6771_M2_AXI_MST_MM_IOMMU"},
	{.master = MT6771_M5_AXI_MST_DISP_OVL0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_OVL0"},
	{.master = MT6771_M5_AXI_MST_DISP_OVL0_2L, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_OVL0_2L"},
	{.master = MT6771_M5_AXI_MST_DISP_OVL1_2L, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_OVL1_2L"},
	{.master = MT6771_M5_AXI_MST_DISP_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0xC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_RDMA0"},
	{.master = MT6771_M5_AXI_MST_DISP_RDMA1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x10,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_RDMA1"},
	{.master = MT6771_M5_AXI_MST_DISP_WDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x14,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_WDMA0"},
	{.master = MT6771_M5_AXI_MST_MDP_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x18,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MDP_RDMA0"},
	{.master = MT6771_M5_AXI_MST_MDP_WROT0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MDP_WROT0"},
	{.master = MT6771_M5_AXI_MST_MDP_WDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x20,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MDP_WDMA0"},
	{.master = MT6771_M5_AXI_MST_DISP_FAKE, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x24,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DISP_FAKE"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_MC_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x380,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_MC_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_PP_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x384,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_PP_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_VLD_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x388,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_VLD_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_AVC_MV_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x38C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_PRED_RD_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x390,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_PRED_WR_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x394,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6771_M5_AXI_MST_HW_VDEC_PPWRAP_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x398,
		.note = "",
		.name = "MT6771_M5_AXI_MST_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6771_M5_AXI_MST_IPUO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x280,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPUO"},
	{.master = MT6771_M5_AXI_MST_IPU3O, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x284,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPU3O"},
	{.master = MT6771_M5_AXI_MST_IPUI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x288,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPUI"},
	{.master = MT6771_M5_AXI_MST_IPUO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x300,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPUO"},
	{.master = MT6771_M5_AXI_MST_IPU2O, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x304,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPU2O"},
	{.master = MT6771_M5_AXI_MST_IPU3O, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x308,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPU3O"},
	{.master = MT6771_M5_AXI_MST_IPUI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x30C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPUI"},
	{.master = MT6771_M5_AXI_MST_IPU2I, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x310,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IPU2I"},
	{.master = MT6771_M5_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x80,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_RCPU_HW_VDEC_MC_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_REC, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x84,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_REC"},
	{.master = MT6771_M5_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x88,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_BSDMA_HW_VDEC_PP_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x8C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_SV_COMV_HW_VDEC_PRED_WR_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x90,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_RD_COMV_HW_VDEC_PRED_RD_EXT"},
	{.master = MT6771_M5_AXI_MST_JPGENC_RDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x94,
		.note = "",
		.name = "MT6771_M5_AXI_MST_JPGENC_RDMA"},
	{.master = MT6771_M5_AXI_MST_JPGENC_BSDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x98,
		.note = "",
		.name = "MT6771_M5_AXI_MST_JPGENC_BSDMA"},
	{.master = MT6771_M5_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0x9C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_CUR_LUMA_HW_VDEC_VLD_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0xA0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_CUR_CHROMA_HW_VDEC_PPWRAP_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0xA4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_REF_LUMA_HW_VDEC_AVC_MV_EXT"},
	{.master = MT6771_M5_AXI_MST_VENC_REF_CHROMA,
		.port = 5, .id_mask = 0x1FFC,
		.id_val = 0xA8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VENC_REF_CHROMA"},
	{.master = MT6771_M5_AXI_MST_IMGI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x100,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IMGI"},
	{.master = MT6771_M5_AXI_MST_IMG2O, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x104,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IMG2O"},
	{.master = MT6771_M5_AXI_MST_IMG3O, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x108,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IMG3O"},
	{.master = MT6771_M5_AXI_MST_VIPI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x10C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_VIPI"},
	{.master = MT6771_M5_AXI_MST_LCEI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x110,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LCEI"},
	{.master = MT6771_M5_AXI_MST_SMXI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x114,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SMXI"},
	{.master = MT6771_M5_AXI_MST_SMXO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x118,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SMXO"},
	{.master = MT6771_M5_AXI_MST_WPE0_RDMA1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x11C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE0_RDMA1"},
	{.master = MT6771_M5_AXI_MST_WPE0_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x120,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE0_RDMA0"},
	{.master = MT6771_M5_AXI_MST_WPE0_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x124,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE0_WDMA"},
	{.master = MT6771_M5_AXI_MST_FDVT_RP, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x128,
		.note = "",
		.name = "MT6771_M5_AXI_MST_FDVT_RP"},
	{.master = MT6771_M5_AXI_MST_FDVT_WR, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x12C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_FDVT_WR"},
	{.master = MT6771_M5_AXI_MST_FDVT_RB, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x130,
		.note = "",
		.name = "MT6771_M5_AXI_MST_FDVT_RB"},
	{.master = MT6771_M5_AXI_MST_WPE1_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x134,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE1_RDMA0"},
	{.master = MT6771_M5_AXI_MST_WPE1_RDMA1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x138,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE1_RDMA1"},
	{.master = MT6771_M5_AXI_MST_WPE1_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x13C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_WPE1_WDMA"},
	{.master = MT6771_M5_AXI_MST_DPE_RDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x140,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DPE_RDMA"},
	{.master = MT6771_M5_AXI_MST_DPE_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x144,
		.note = "",
		.name = "MT6771_M5_AXI_MST_DPE_WDMA"},
	{.master = MT6771_M5_AXI_MST_MFB_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x148,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MFB_RDMA0"},
	{.master = MT6771_M5_AXI_MST_MFB_RDMA1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x14C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MFB_RDMA1"},
	{.master = MT6771_M5_AXI_MST_MFB_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x150,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MFB_WDMA"},
	{.master = MT6771_M5_AXI_MST_RSC_RDMA0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x154,
		.note = "",
		.name = "MT6771_M5_AXI_MST_RSC_RDMA0"},
	{.master = MT6771_M5_AXI_MST_RSC_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x158,
		.note = "",
		.name = "MT6771_M5_AXI_MST_RSC_WDMA"},
	{.master = MT6771_M5_AXI_MST_OWE_RDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x15C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_OWE_RDMA"},
	{.master = MT6771_M5_AXI_MST_OWE_WDMA, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x160,
		.note = "",
		.name = "MT6771_M5_AXI_MST_OWE_WDMA"},
	{.master = MT6771_M5_AXI_MST_IMGO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x180,
		.note = "",
		.name = "MT6771_M5_AXI_MST_IMGO"},
	{.master = MT6771_M5_AXI_MST_RRZO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x184,
		.note = "",
		.name = "MT6771_M5_AXI_MST_RRZO"},
	{.master = MT6771_M5_AXI_MST_AAO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x188,
		.note = "",
		.name = "MT6771_M5_AXI_MST_AAO"},
	{.master = MT6771_M5_AXI_MST_AFO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x18C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_AFO"},
	{.master = MT6771_M5_AXI_MST_LSCI_0, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x190,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LSCI_0"},
	{.master = MT6771_M5_AXI_MST_LSCI_1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x194,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LSCI_1"},
	{.master = MT6771_M5_AXI_MST_PDO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x198,
		.note = "",
		.name = "MT6771_M5_AXI_MST_PDO"},
	{.master = MT6771_M5_AXI_MST_BPCI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x19C,
		.note = "",
		.name = "MT6771_M5_AXI_MST_BPCI"},
	{.master = MT6771_M5_AXI_MST_LCSO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1A0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LCSO"},
	{.master = MT6771_M5_AXI_MST_RSSO_A, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1A4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_RSSO_A"},
	{.master = MT6771_M5_AXI_MST_UFEO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1A8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_UFEO"},
	{.master = MT6771_M5_AXI_MST_SOCO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1AC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SOCO"},
	{.master = MT6771_M5_AXI_MST_SOC1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1B0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SOC1"},
	{.master = MT6771_M5_AXI_MST_SOC2, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1B4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SOC2"},
	{.master = MT6771_M5_AXI_MST_CCUI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1B8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_CCUI"},
	{.master = MT6771_M5_AXI_MST_CCUO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1BC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_CCUO"},
	{.master = MT6771_M5_AXI_MST_RAWI_A, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1C0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_RAWI_A"},
	{.master = MT6771_M5_AXI_MST_CCUG, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1C4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_CCUG"},
	{.master = MT6771_M5_AXI_MST_PSO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1C8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_PSO"},
	{.master = MT6771_M5_AXI_MST_AFO_1, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1CC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_AFO_1"},
	{.master = MT6771_M5_AXI_MST_LSCI_2, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1D0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LSCI_2"},
	{.master = MT6771_M5_AXI_MST_PDI, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1D4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_PDI"},
	{.master = MT6771_M5_AXI_MST_FLKO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1D8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_FLKO"},
	{.master = MT6771_M5_AXI_MST_LMVO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1DC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_LMVO"},
	{.master = MT6771_M5_AXI_MST_UFGO, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1E0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_UFGO"},
	{.master = MT6771_M5_AXI_MST_SPARE, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1E4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE"},
	{.master = MT6771_M5_AXI_MST_SPARE2, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1E8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE2"},
	{.master = MT6771_M5_AXI_MST_SPARE3, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1EC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE3"},
	{.master = MT6771_M5_AXI_MST_SPARE4, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1F0,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE4"},
	{.master = MT6771_M5_AXI_MST_SPARE5, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1F4,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE5"},
	{.master = MT6771_M5_AXI_MST_SPARE6, .port = 5, .id_mask = 0x1FFC,
		.id_val = 0x1F8,
		.note = "",
		.name = "MT6771_M5_AXI_MST_SPARE6"},
	{.master = MT6771_M5_AXI_MST_MM_IOMMU, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x3FC,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MM_IOMMU"},
	{.master = MT6771_M5_AXI_MST_MM_IOMMU, .port = 5, .id_mask = 0x1FFF,
		.id_val = 0x3FD,
		.note = "",
		.name = "MT6771_M5_AXI_MST_MM_IOMMU"},
	{.master = MT6771_M6_AXI_MST_MFG_M0, .port = 6, .id_mask = 0x1FC0,
		.id_val = 0x0,
		.note = "",
		.name = "MT6771_M6_AXI_MST_MFG_M0"},
	{.master = MT6771_M7_AXI_MST_SSUSB, .port = 7, .id_mask = 0x1FE7,
		.id_val = 0x80,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SSUSB"},
	{.master = MT6771_M7_AXI_MST_PWM, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x84,
		.note = "",
		.name = "MT6771_M7_AXI_MST_PWM"},
	{.master = MT6771_M7_AXI_MST_MSDC1, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x8C,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MSDC1"},
	{.master = MT6771_M7_AXI_MST_MSDC2, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x94,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MSDC2"},
	{.master = MT6771_M7_AXI_MST_SPI0, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x9C,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI0"},
	{.master = MT6771_M7_AXI_MST_DEBUGTOP, .port = 7, .id_mask = 0x1FDF,
		.id_val = 0x2,
		.note = "",
		.name = "MT6771_M7_AXI_MST_DEBUGTOP"},
	{.master = MT6771_M7_AXI_MST_AUDIO, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x106,
		.note = "",
		.name = "MT6771_M7_AXI_MST_AUDIO"},
	{.master = MT6771_M7_AXI_MST_IPU, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x206,
		.note = "",
		.name = "MT6771_M7_AXI_MST_IPU"},
	{.master = MT6771_M7_AXI_MST_SPI1, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x306,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI1"},
	{.master = MT6771_M7_AXI_MST_CCU, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x26,
		.note = "",
		.name = "MT6771_M7_AXI_MST_CCU"},
	{.master = MT6771_M7_AXI_MST_SPM, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x126,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPM"},
	{.master = MT6771_M7_AXI_MST_THERM, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x326,
		.note = "",
		.name = "MT6771_M7_AXI_MST_THERM"},
	{.master = MT6771_M7_AXI_MST_UFS, .port = 7, .id_mask = 0x1CFF,
		.id_val = 0x46,
		.note = "",
		.name = "MT6771_M7_AXI_MST_UFS"},
	{.master = MT6771_M7_AXI_MST_DMA_EXT, .port = 7, .id_mask = 0x1EFF,
		.id_val = 0x66,
		.note = "",
		.name = "MT6771_M7_AXI_MST_DMA_EXT"},
	{.master = MT6771_M7_AXI_MST_PWM, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x186,
		.note = "",
		.name = "MT6771_M7_AXI_MST_PWM"},
	{.master = MT6771_M7_AXI_MST_MSDC1, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x386,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MSDC1"},
	{.master = MT6771_M7_AXI_MST_MSDC2, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x586,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MSDC2"},
	{.master = MT6771_M7_AXI_MST_SPI0, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x786,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI0"},
	{.master = MT6771_M7_AXI_MST_SPI2, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0xA6,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI2"},
	{.master = MT6771_M7_AXI_MST_SPI3, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x1A6,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI3"},
	{.master = MT6771_M7_AXI_MST_SPI4, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x2A6,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI4"},
	{.master = MT6771_M7_AXI_MST_SPI5, .port = 7, .id_mask = 0x1FFF,
		.id_val = 0x3A6,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SPI5"},
	{.master = MT6771_M7_AXI_MST_MSDC0, .port = 7, .id_mask = 0x18FF,
		.id_val = 0xC6,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MSDC0"},
	{.master = MT6771_M7_AXI_MST_CONNSYS, .port = 7, .id_mask = 0x1FDF,
		.id_val = 0xA,
		.note = "",
		.name = "MT6771_M7_AXI_MST_CONNSYS"},
	{.master = MT6771_M7_AXI_MST_DX_CC, .port = 7, .id_mask = 0x1E1F,
		.id_val = 0xE,
		.note = "",
		.name = "MT6771_M7_AXI_MST_DX_CC"},
	{.master = MT6771_M7_AXI_MST_CQ_DMA, .port = 7, .id_mask = 0x1F9F,
		.id_val = 0x12,
		.note = "",
		.name = "MT6771_M7_AXI_MST_CQ_DMA"},
	{.master = MT6771_M7_AXI_MST_CLDMA, .port = 7, .id_mask = 0x1F9F,
		.id_val = 0x16,
		.note = "",
		.name = "MT6771_M7_AXI_MST_CLDMA"},
	{.master = MT6771_M7_AXI_MST_GCE_M, .port = 7, .id_mask = 0x1F9F,
		.id_val = 0x1A,
		.note = "",
		.name = "MT6771_M7_AXI_MST_GCE_M"},
	{.master = MT6771_M7_AXI_MST_SCP, .port = 7, .id_mask = 0x1F3F,
		.id_val = 0x1E,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SCP"},
	{.master = MT6771_M7_AXI_MST_SSPM, .port = 7, .id_mask = 0x1F3F,
		.id_val = 0x3E,
		.note = "",
		.name = "MT6771_M7_AXI_MST_SSPM"},
	{.master = MT6771_M7_AXI_MST_MFG_M1, .port = 7, .id_mask = 0x1F81,
		.id_val = 0x1,
		.note = "",
		.name = "MT6771_M7_AXI_MST_MFG_M1"},
	{.master = MT6771_M3_AXI_MST_MD_MM, .port = 3, .id_mask = 0x1F83,
		.id_val = 0x0,
		.note = "",
		.name = "MT6771_M3_AXI_MST_MD_MM"},
	{.master = MT6771_M3_AXI_MST_MD_MMU, .port = 3, .id_mask = 0x1F83,
		.id_val = 0x1,
		.note = "",
		.name = "MT6771_M3_AXI_MST_MD_MMU"},
	{.master = MT6771_M3_AXI_MST_USIP_0_I, .port = 3, .id_mask = 0x1E1F,
		.id_val = 0x2,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_0_I"},
	{.master = MT6771_M3_AXI_MST_USIP_0_DCACHE,
		.port = 3, .id_mask = 0x1E1F,
		.id_val = 0x6,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_0_DCACHE"},
	{.master = MT6771_M3_AXI_MST_USIP_0_DNOCACHE,
		.port = 3, .id_mask = 0x1E1F,
		.id_val = 0xA,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_0_DNOCACHE"},
	{.master = MT6771_M3_AXI_MST_USIP_1_I, .port = 3, .id_mask = 0x1E1F,
		.id_val = 0x12,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_1_I"},
	{.master = MT6771_M3_AXI_MST_USIP_1_DCACHE,
		.port = 3, .id_mask = 0x1E1F,
		.id_val = 0x16,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_1_DCACHE"},
	{.master = MT6771_M3_AXI_MST_USIP_1_DNOCACHE,
		.port = 3, .id_mask = 0x1E1F,
		.id_val = 0x1A,
		.note = "",
		.name = "MT6771_M3_AXI_MST_USIP_1_DNOCACHE"},
	{.master = MT6771_M4_AXI_MST_HRQ_RD, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x0,
		.note = "",
		.name = "MT6771_M4_AXI_MST_HRQ_RD"},
	{.master = MT6771_M4_AXI_MST_HRQ_RD1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1008,
		.note = "",
		.name = "MT6771_M4_AXI_MST_HRQ_RD1"},
	{.master = MT6771_M4_AXI_MST_HRQ_WR, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1002,
		.note = "",
		.name = "MT6771_M4_AXI_MST_HRQ_WR"},
	{.master = MT6771_M4_AXI_MST_HRQ_WR1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x100A,
		.note = "",
		.name = "MT6771_M4_AXI_MST_HRQ_WR1"},
	{.master = MT6771_M4_AXI_MST_VTB, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x100C,
		.note = "",
		.name = "MT6771_M4_AXI_MST_VTB"},
	{.master = MT6771_M4_AXI_MST_TBO, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1014,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TBO"},
	{.master = MT6771_M4_AXI_MST_DEBUG, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1004,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DEBUG"},
	{.master = MT6771_M4_AXI_MST_DFE_DUMP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x808,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DFE_DUMP"},
	{.master = MT6771_M4_AXI_MST_BR_DMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x80A,
		.note = "",
		.name = "MT6771_M4_AXI_MST_BR_DMA"},
	{.master = MT6771_M4_AXI_MST_IRDMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x10,
		.note = "",
		.name = "MT6771_M4_AXI_MST_IRDMA"},
	{.master = MT6771_M4_AXI_MST_TXBRP0, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x50,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TXBRP0"},
	{.master = MT6771_M4_AXI_MST_TXBRP1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x150,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TXBRP1"},
	{.master = MT6771_M4_AXI_MST_TXCAL, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xD0,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TXCAL"},
	{.master = MT6771_M4_AXI_MST_TPC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1D0,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TPC"},
	{.master = MT6771_M4_AXI_MST_RXDFE_DMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x70,
		.note = "",
		.name = "MT6771_M4_AXI_MST_RXDFE_DMA"},
	{.master = MT6771_M4_AXI_MST_MRSG0, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xF0,
		.note = "",
		.name = "MT6771_M4_AXI_MST_MRSG0"},
	{.master = MT6771_M4_AXI_MST_MRSG1, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x170,
		.note = "",
		.name = "MT6771_M4_AXI_MST_MRSG1"},
	{.master = MT6771_M4_AXI_MST_CNWDMA, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x130,
		.note = "",
		.name = "MT6771_M4_AXI_MST_CNWDMA"},
	{.master = MT6771_M4_AXI_MST_CSH, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xB0,
		.note = "",
		.name = "MT6771_M4_AXI_MST_CSH"},
	{.master = MT6771_M4_AXI_MST_DCXO, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x30,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DCXO"},
	{.master = MT6771_M4_AXI_MST_DMA_RD, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1804,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DMA_RD"},
	{.master = MT6771_M4_AXI_MST_DMA_WR, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1806,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DMA_WR"},
	{.master = MT6771_M4_AXI_MST_MMU, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1800,
		.note = "",
		.name = "MT6771_M4_AXI_MST_MMU"},
	{.master = MT6771_M4_AXI_MST_QP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1802,
		.note = "",
		.name = "MT6771_M4_AXI_MST_QP"},
	{.master = MT6771_M4_AXI_MST_LOG_TOP_MCU, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x24,
		.note = "",
		.name = "MT6771_M4_AXI_MST_LOG_TOP_MCU"},
	{.master = MT6771_M4_AXI_MST_LOG_TOP_DSP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x6,
		.note = "",
		.name = "MT6771_M4_AXI_MST_LOG_TOP_DSP"},
	{.master = MT6771_M4_AXI_MST_TRACE_TOP, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x8,
		.note = "",
		.name = "MT6771_M4_AXI_MST_TRACE_TOP"},
	{.master = MT6771_M4_AXI_MST_PPPHA, .port = 4, .id_mask = 0x1FDF,
		.id_val = 0x2,
		.note = "",
		.name = "MT6771_M4_AXI_MST_PPPHA"},
	{.master = MT6771_M4_AXI_MST_IPSEC, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xA,
		.note = "",
		.name = "MT6771_M4_AXI_MST_IPSEC"},
	{.master = MT6771_M4_AXI_MST_GDMA, .port = 4, .id_mask = 0x1E3F,
		.id_val = 0xE,
		.note = "",
		.name = "MT6771_M4_AXI_MST_GDMA"},
	{.master = MT6771_M4_AXI_MST_DBGSYS, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0xE,
		.note = "",
		.name = "MT6771_M4_AXI_MST_DBGSYS"},
	{.master = MT6771_M4_AXI_MST_MCUSYS_DFD, .port = 4, .id_mask = 0x1FFF,
		.id_val = 0x1,
		.note = "",
		.name = "MT6771_M4_AXI_MST_MCUSYS_DFD"},
};

#endif /* __MPU_PLATFORM_H__ */
