/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/*
 * MT41K512M16TNA-125:E
 * 15 row + 3 bank + 10 col + 1 rank + 3 width = 32 = 4 GB
 * tRCD 13125 ps
 * tRP 13125 ps
 * tCL 13125 ps
 * 528M DDR clock = .528G = 1893.9ps/clocks
 * 13125ps / 1893.9ps/clocks = 6.93 clocks
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x00020036		/* them 25576 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
/*
 * tRFC:0x89:138 clocks		(260000/1893.9)
 * tXS:0x8e:143 clocks		(270000/1893.9)
 * tXP:b'011': 4 clocks		(6000/1893.9)
 * tXPDLL:b'1100': 13 clocks	(24000/1893.9)
 * tFAW:b'11010': 27 clocks	(50000/1893.9)
 * tCL:b'0100': 7 clocks	(13125/1893.9)
 */
DATA 4, MX6_MMDC_P0_MDCFG0, 0x898E79a4	/* them 555A7975 */
/*
 * tRCD:b'110': 7 clocks	(13125/1893.9)
 * tRP:b'110': 7 clocks		(13125/1893.9)
 * tRC:b'11010': 27 clocks	(50625/1893.9)
 * tRAS:b'10011': 20 clocks	(37500/1893.9)
 * tRPA:b'1': 8 clocks		(tRP[+1]) 7
 * tWR:b'111': 8 clocks		(15000/1893.9)
 * tMRD:b'1011': 12 clocks	(min 4 clocks)4
 * tCWL:b'100': 6 clocks	(tCL-1)
 */
DATA 4, MX6_MMDC_P0_MDCFG1, 0xDB538F64	/* them FF538E64 */
/*
 * tDLLK:0x1ff, 512 clocks	(Jedec for DDR3)
 * tRTP:b'011': 4 clocks	(7500/1893.9)
 * tWTR:same bank b'011': 4 clocks (7500/1893.9)
 * tRRD:b'101': 6 clocks	(10000/1893.9)
 */
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DD
/*
 * RTW_SAME: 2 cycles,
 * WTR_DIFF: 3 cycles,
 * WTW_DIFF: 3 cycles,
 * RTW_DIFF: 2 cycles,
 * RTR_DIFF: 2 cycles
 */
DATA 4, MX6_MMDC_P0_MDRWD, 0x0f9f26d2
/*
 * tXPR:0x8e: 143 cycles,	(270000/1893.9)
 * SDE_to_RST:0x10: 14 cycles, (Jedec)
 * RST_to_CKE:0x23: 33 cycles	(Jedec)
 */
DATA 4, MX6_MMDC_P0_MDOR, 0x008E1023	/* them 005B0E21 */
DATA 4, MX6_MMDC_P0_MDOTC, 0x09444040
DATA 4, MX6_MMDC_P0_MDPDC, 0x00025576
/* end of CS0 US 0x90000000-1  */
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047	/* them 00000027,  0x50000000-1 */
/* row:15 bits */
#if 1
DATA 4, MX6_MMDC_P0_MDCTL, 0xC41A0000	/* them c31a0000, row 14 bits */
#else
DATA 4, MX6_MMDC_P0_MDCTL, 0x841A0000	/* them c31a0000, row 14 bits */
#endif
DATA 4, MX6_MMDC_P0_MDSCR, 0x04088032
DATA 4, MX6_MMDC_P0_MDSCR, 0x0408803a
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033
DATA 4, MX6_MMDC_P0_MDSCR, 0x0000803b
DATA 4, MX6_MMDC_P0_MDSCR, 0x00428031
DATA 4, MX6_MMDC_P0_MDSCR, 0x00428039
/* A12 - 1 dll on(fast exit), CAS 7 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x19308030	/* them 09408030, A12 - 0 dll powrdown, CAS 8 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x19308038	/* them 09408038 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008048
/* force a calibration */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003	/* them A1380003, no calibration */
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003	/* them A1380003, no calibration */
/* 8 refreshes at a time */
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800		/* them 00005800, 6 refreshes at a time */
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227

#if 1
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x433C0350
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x03400338
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x433C0350
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x03400304
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x423A3E4A
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x443A3648
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x383E4238
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x42364A3E
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x001f0024
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00240021
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x00150028
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x0009001c
#else
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x43540368
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x03440340
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x43540368
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x034C0310
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x42363844
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x463E384E
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3A363C34
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x40364A3E
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x001F0024
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x00210024
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x0016002A
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x00180025
#endif

DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
