{
    "paperId": "b7e6db1bbbe842b8b2e7136263cddf1d47435e24",
    "title": "Self-Learning Tuning for Post-Silicon Validation",
    "year": 2021,
    "venue": "arXiv.org",
    "authors": [
        "P. Domanski",
        "D. Pfl√ºger",
        "J. Rivoir",
        "Raphael Latty"
    ],
    "doi": null,
    "arxivId": "2111.08995",
    "url": "https://www.semanticscholar.org/paper/b7e6db1bbbe842b8b2e7136263cddf1d47435e24",
    "isOpenAccess": false,
    "openAccessPdf": "",
    "publicationTypes": [
        "JournalArticle"
    ],
    "s2FieldsOfStudy": [
        {
            "category": "Computer Science",
            "source": "external"
        },
        {
            "category": "Computer Science",
            "source": "s2-fos-model"
        },
        {
            "category": "Engineering",
            "source": "s2-fos-model"
        }
    ],
    "abstract": "Increasing complexity of modern chips makes design validation more difficult. Existing approaches are not able anymore to cope with the complexity of tasks such as robust performance tuning in post-silicon validation. Therefore, we propose a novel approach based on learn-to-optimize and reinforcement learning in order to solve complex and mixed-type tuning tasks in a efficient and robust way.",
    "citationCount": 5,
    "referenceCount": 37
}