{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585687634555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585687634556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 16:47:14 2020 " "Processing started: Tue Mar 31 16:47:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585687634556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585687634556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prog_cnt -c prog_cnt --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off prog_cnt -c prog_cnt --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585687634556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585687634882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585687634882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/comparch/inst_reg/inst_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /comparch/inst_reg/inst_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_reg " "Found entity 1: inst_reg" {  } { { "../inst_reg/inst_reg.v" "" { Text "D:/CompArch/inst_reg/inst_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585687644043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585687644043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt " "Found entity 1: prog_cnt" {  } { { "prog_cnt.v" "" { Text "D:/CompArch/prog_cnt/prog_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585687644045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585687644045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_cnt_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file prog_cnt_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt_tb " "Found entity 1: prog_cnt_tb" {  } { { "prog_cnt_tb.v" "" { Text "D:/CompArch/prog_cnt/prog_cnt_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585687644067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585687644067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prog_cnt " "Elaborating entity \"prog_cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1585687644093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prog_cnt.v(14) " "Verilog HDL assignment warning at prog_cnt.v(14): truncated value with size 32 to match size of target (16)" {  } { { "prog_cnt.v" "" { Text "D:/CompArch/prog_cnt/prog_cnt.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1585687644094 "|prog_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_reg inst_reg:PC_reg " "Elaborating entity \"inst_reg\" for hierarchy \"inst_reg:PC_reg\"" {  } { { "prog_cnt.v" "PC_reg" { Text "D:/CompArch/prog_cnt/prog_cnt.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585687644113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585687644500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 16:47:24 2020 " "Processing ended: Tue Mar 31 16:47:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585687644500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585687644500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585687644500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585687644500 ""}
