// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_39_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        w_address0,
        w_ce0,
        w_we0,
        w_d0,
        w_q0,
        conv_i109,
        sext_ln41_1,
        sext_ln41_2,
        sext_ln41_3,
        sext_ln41_41,
        sext_ln41_42,
        sext_ln41_43,
        sext_ln41_45,
        sext_ln41_46,
        sext_ln41_47,
        sext_ln41_49,
        sext_ln41_50,
        sext_ln41_51,
        sext_ln41_52,
        sext_ln41_53,
        sext_ln41_54,
        sext_ln41_55,
        sext_ln41_56,
        sext_ln41_57,
        sext_ln41_58,
        sext_ln41_59,
        sext_ln41_60,
        sext_ln41_61,
        sext_ln41_62,
        sext_ln41_63,
        sext_ln41_64,
        sext_ln41_65,
        sext_ln41_66,
        sext_ln41_67,
        sext_ln41_68,
        sext_ln41_69,
        sext_ln41_70,
        sext_ln41_71,
        sext_ln41_72,
        sext_ln41_73,
        sext_ln41_74,
        sext_ln41_75,
        sext_ln41_76,
        sext_ln41_77,
        sext_ln41_78,
        sext_ln39,
        grp_fu_3434_p_din0,
        grp_fu_3434_p_din1,
        grp_fu_3434_p_dout0,
        grp_fu_3434_p_ce,
        grp_fu_3438_p_din0,
        grp_fu_3438_p_din1,
        grp_fu_3438_p_dout0,
        grp_fu_3438_p_ce,
        grp_fu_3442_p_din0,
        grp_fu_3442_p_din1,
        grp_fu_3442_p_dout0,
        grp_fu_3442_p_ce,
        grp_fu_3446_p_din0,
        grp_fu_3446_p_din1,
        grp_fu_3446_p_dout0,
        grp_fu_3446_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] w_address0;
output   w_ce0;
output   w_we0;
output  [31:0] w_d0;
input  [31:0] w_q0;
input  [31:0] conv_i109;
input  [31:0] sext_ln41_1;
input  [31:0] sext_ln41_2;
input  [31:0] sext_ln41_3;
input  [31:0] sext_ln41_41;
input  [31:0] sext_ln41_42;
input  [31:0] sext_ln41_43;
input  [31:0] sext_ln41_45;
input  [31:0] sext_ln41_46;
input  [31:0] sext_ln41_47;
input  [31:0] sext_ln41_49;
input  [31:0] sext_ln41_50;
input  [31:0] sext_ln41_51;
input  [31:0] sext_ln41_52;
input  [31:0] sext_ln41_53;
input  [31:0] sext_ln41_54;
input  [31:0] sext_ln41_55;
input  [31:0] sext_ln41_56;
input  [31:0] sext_ln41_57;
input  [31:0] sext_ln41_58;
input  [31:0] sext_ln41_59;
input  [31:0] sext_ln41_60;
input  [31:0] sext_ln41_61;
input  [31:0] sext_ln41_62;
input  [31:0] sext_ln41_63;
input  [31:0] sext_ln41_64;
input  [31:0] sext_ln41_65;
input  [31:0] sext_ln41_66;
input  [31:0] sext_ln41_67;
input  [31:0] sext_ln41_68;
input  [31:0] sext_ln41_69;
input  [31:0] sext_ln41_70;
input  [31:0] sext_ln41_71;
input  [31:0] sext_ln41_72;
input  [31:0] sext_ln41_73;
input  [31:0] sext_ln41_74;
input  [31:0] sext_ln41_75;
input  [31:0] sext_ln41_76;
input  [31:0] sext_ln41_77;
input  [31:0] sext_ln41_78;
input  [31:0] sext_ln39;
output  [31:0] grp_fu_3434_p_din0;
output  [31:0] grp_fu_3434_p_din1;
input  [63:0] grp_fu_3434_p_dout0;
output   grp_fu_3434_p_ce;
output  [31:0] grp_fu_3438_p_din0;
output  [31:0] grp_fu_3438_p_din1;
input  [63:0] grp_fu_3438_p_dout0;
output   grp_fu_3438_p_ce;
output  [63:0] grp_fu_3442_p_din0;
output  [31:0] grp_fu_3442_p_din1;
input  [63:0] grp_fu_3442_p_dout0;
output   grp_fu_3442_p_ce;
output  [63:0] grp_fu_3446_p_din0;
output  [31:0] grp_fu_3446_p_din1;
input  [63:0] grp_fu_3446_p_dout0;
output   grp_fu_3446_p_ce;

reg ap_idle;
reg[10:0] A_address0;
reg A_ce0;
reg[10:0] A_address1;
reg A_ce1;
reg[5:0] w_address0;
reg w_ce0;
reg w_we0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_subdone;
reg   [0:0] icmp_ln39_reg_2857;
reg    ap_condition_exit_pp0_iter0_stage9;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_subdone;
reg   [31:0] reg_822;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_826;
reg  signed [63:0] reg_830;
reg  signed [63:0] reg_835;
reg  signed [63:0] reg_840;
reg  signed [63:0] reg_845;
reg  signed [63:0] reg_850;
reg  signed [63:0] reg_855;
reg  signed [63:0] reg_860;
reg  signed [63:0] reg_865;
reg  signed [63:0] reg_870;
reg  signed [63:0] reg_875;
reg   [63:0] reg_880;
reg   [63:0] reg_884;
wire  signed [63:0] sext_ln39_cast_fu_888_p1;
reg  signed [63:0] sext_ln39_cast_reg_2651;
wire  signed [63:0] sext_ln41_78_cast_fu_892_p1;
reg  signed [63:0] sext_ln41_78_cast_reg_2656;
wire  signed [63:0] sext_ln41_77_cast_fu_896_p1;
reg  signed [63:0] sext_ln41_77_cast_reg_2661;
wire  signed [63:0] sext_ln41_76_cast_fu_900_p1;
reg  signed [63:0] sext_ln41_76_cast_reg_2666;
wire  signed [63:0] sext_ln41_75_cast_fu_904_p1;
reg  signed [63:0] sext_ln41_75_cast_reg_2671;
wire  signed [63:0] sext_ln41_74_cast_fu_908_p1;
reg  signed [63:0] sext_ln41_74_cast_reg_2676;
wire  signed [63:0] sext_ln41_73_cast_fu_912_p1;
reg  signed [63:0] sext_ln41_73_cast_reg_2681;
wire  signed [63:0] sext_ln41_72_cast_fu_916_p1;
reg  signed [63:0] sext_ln41_72_cast_reg_2686;
wire  signed [63:0] sext_ln41_71_cast_fu_920_p1;
reg  signed [63:0] sext_ln41_71_cast_reg_2691;
wire  signed [63:0] sext_ln41_70_cast_fu_924_p1;
reg  signed [63:0] sext_ln41_70_cast_reg_2696;
wire  signed [63:0] sext_ln41_69_cast_fu_928_p1;
reg  signed [63:0] sext_ln41_69_cast_reg_2701;
wire  signed [63:0] sext_ln41_68_cast_fu_932_p1;
reg  signed [63:0] sext_ln41_68_cast_reg_2706;
wire  signed [63:0] sext_ln41_67_cast_fu_936_p1;
reg  signed [63:0] sext_ln41_67_cast_reg_2711;
wire  signed [63:0] sext_ln41_66_cast_fu_940_p1;
reg  signed [63:0] sext_ln41_66_cast_reg_2716;
wire  signed [63:0] sext_ln41_65_cast_fu_944_p1;
reg  signed [63:0] sext_ln41_65_cast_reg_2721;
wire  signed [63:0] sext_ln41_64_cast_fu_948_p1;
reg  signed [63:0] sext_ln41_64_cast_reg_2726;
wire  signed [63:0] sext_ln41_63_cast_fu_952_p1;
reg  signed [63:0] sext_ln41_63_cast_reg_2731;
wire  signed [63:0] sext_ln41_62_cast_fu_956_p1;
reg  signed [63:0] sext_ln41_62_cast_reg_2736;
wire  signed [63:0] sext_ln41_61_cast_fu_960_p1;
reg  signed [63:0] sext_ln41_61_cast_reg_2741;
wire  signed [63:0] sext_ln41_60_cast_fu_964_p1;
reg  signed [63:0] sext_ln41_60_cast_reg_2746;
wire  signed [63:0] sext_ln41_59_cast_fu_968_p1;
reg  signed [63:0] sext_ln41_59_cast_reg_2751;
wire  signed [63:0] sext_ln41_58_cast_fu_972_p1;
reg  signed [63:0] sext_ln41_58_cast_reg_2756;
wire  signed [63:0] sext_ln41_57_cast_fu_976_p1;
reg  signed [63:0] sext_ln41_57_cast_reg_2761;
wire  signed [63:0] sext_ln41_56_cast_fu_980_p1;
reg  signed [63:0] sext_ln41_56_cast_reg_2766;
wire  signed [63:0] sext_ln41_55_cast_fu_984_p1;
reg  signed [63:0] sext_ln41_55_cast_reg_2771;
wire  signed [63:0] sext_ln41_54_cast_fu_988_p1;
reg  signed [63:0] sext_ln41_54_cast_reg_2776;
wire  signed [63:0] sext_ln41_53_cast_fu_992_p1;
reg  signed [63:0] sext_ln41_53_cast_reg_2781;
wire  signed [63:0] sext_ln41_52_cast_fu_996_p1;
reg  signed [63:0] sext_ln41_52_cast_reg_2786;
wire  signed [63:0] sext_ln41_51_cast_fu_1000_p1;
reg  signed [63:0] sext_ln41_51_cast_reg_2791;
wire  signed [63:0] sext_ln41_50_cast_fu_1004_p1;
reg  signed [63:0] sext_ln41_50_cast_reg_2796;
wire  signed [63:0] sext_ln41_49_cast_fu_1008_p1;
reg  signed [63:0] sext_ln41_49_cast_reg_2801;
wire  signed [63:0] sext_ln41_47_cast_fu_1012_p1;
reg  signed [63:0] sext_ln41_47_cast_reg_2806;
wire  signed [63:0] sext_ln41_46_cast_fu_1016_p1;
reg  signed [63:0] sext_ln41_46_cast_reg_2811;
wire  signed [63:0] sext_ln41_45_cast_fu_1020_p1;
reg  signed [63:0] sext_ln41_45_cast_reg_2816;
wire  signed [63:0] sext_ln41_43_cast_fu_1024_p1;
reg  signed [63:0] sext_ln41_43_cast_reg_2821;
wire  signed [63:0] sext_ln41_42_cast_fu_1028_p1;
reg  signed [63:0] sext_ln41_42_cast_reg_2826;
wire  signed [63:0] sext_ln41_41_cast_fu_1032_p1;
reg  signed [63:0] sext_ln41_41_cast_reg_2831;
wire  signed [63:0] sext_ln41_3_cast_fu_1036_p1;
reg  signed [63:0] sext_ln41_3_cast_reg_2836;
wire  signed [63:0] sext_ln41_2_cast_fu_1040_p1;
reg  signed [63:0] sext_ln41_2_cast_reg_2841;
wire  signed [63:0] sext_ln41_1_cast_fu_1044_p1;
reg  signed [63:0] sext_ln41_1_cast_reg_2846;
wire  signed [63:0] conv_i109_cast_fu_1048_p1;
reg  signed [63:0] conv_i109_cast_reg_2851;
wire   [0:0] icmp_ln39_fu_1060_p2;
wire   [10:0] add_ln41_40_fu_1097_p2;
reg   [10:0] add_ln41_40_reg_2861;
reg   [5:0] w_addr_reg_2913;
reg   [5:0] w_addr_reg_2913_pp0_iter1_reg;
reg   [31:0] w_load_reg_2928;
wire  signed [63:0] sext_ln41_fu_1164_p1;
wire  signed [63:0] sext_ln41_40_fu_1169_p1;
wire  signed [63:0] sext_ln41_44_fu_1194_p1;
wire  signed [63:0] sext_ln41_48_fu_1199_p1;
wire  signed [63:0] sext_ln41_4_fu_1224_p1;
wire  signed [63:0] sext_ln41_5_fu_1229_p1;
wire  signed [63:0] sext_ln41_6_fu_1254_p1;
wire  signed [63:0] sext_ln41_7_fu_1259_p1;
wire  signed [63:0] sext_ln41_8_fu_1284_p1;
wire  signed [63:0] sext_ln41_9_fu_1289_p1;
wire  signed [63:0] sext_ln41_10_fu_1314_p1;
wire  signed [63:0] sext_ln41_11_fu_1319_p1;
wire  signed [63:0] sext_ln41_12_fu_1344_p1;
wire  signed [63:0] sext_ln41_13_fu_1349_p1;
reg   [31:0] tmp_3_reg_3083;
wire  signed [63:0] sext_ln41_14_fu_1421_p1;
wire  signed [63:0] sext_ln41_15_fu_1426_p1;
reg   [31:0] tmp_5_reg_3108;
wire  signed [63:0] sext_ln41_16_fu_1498_p1;
wire  signed [63:0] sext_ln41_17_fu_1503_p1;
reg   [31:0] tmp_7_reg_3133;
wire  signed [63:0] sext_ln41_18_fu_1575_p1;
wire  signed [63:0] sext_ln41_19_fu_1580_p1;
reg   [31:0] tmp_9_reg_3158;
wire  signed [63:0] sext_ln41_20_fu_1652_p1;
wire  signed [63:0] sext_ln41_21_fu_1657_p1;
reg   [31:0] tmp_11_reg_3183;
wire  signed [63:0] sext_ln41_22_fu_1729_p1;
wire  signed [63:0] sext_ln41_23_fu_1734_p1;
reg   [31:0] tmp_13_reg_3208;
wire  signed [63:0] sext_ln41_24_fu_1806_p1;
wire  signed [63:0] sext_ln41_25_fu_1811_p1;
reg   [31:0] tmp_15_reg_3233;
wire  signed [63:0] sext_ln41_26_fu_1883_p1;
wire  signed [63:0] sext_ln41_27_fu_1888_p1;
reg   [31:0] tmp_17_reg_3258;
wire  signed [63:0] sext_ln41_28_fu_1960_p1;
wire  signed [63:0] sext_ln41_29_fu_1965_p1;
reg   [31:0] tmp_19_reg_3283;
wire  signed [63:0] sext_ln41_30_fu_2037_p1;
wire  signed [63:0] sext_ln41_31_fu_2042_p1;
reg   [31:0] tmp_21_reg_3308;
wire  signed [63:0] sext_ln41_32_fu_2114_p1;
wire  signed [63:0] sext_ln41_33_fu_2119_p1;
reg   [31:0] tmp_23_reg_3333;
wire  signed [63:0] sext_ln41_34_fu_2191_p1;
wire  signed [63:0] sext_ln41_35_fu_2196_p1;
reg   [31:0] tmp_25_reg_3348;
wire  signed [63:0] sext_ln41_36_fu_2248_p1;
wire  signed [63:0] sext_ln41_37_fu_2253_p1;
reg   [31:0] tmp_27_reg_3363;
wire  signed [63:0] sext_ln41_38_fu_2305_p1;
wire  signed [63:0] sext_ln41_39_fu_2310_p1;
reg   [31:0] tmp_29_reg_3378;
reg   [31:0] tmp_31_reg_3383;
reg   [31:0] tmp_33_reg_3388;
reg   [31:0] tmp_35_reg_3393;
reg   [31:0] tmp_37_reg_3398;
reg   [31:0] tmp_39_reg_3403;
reg   [31:0] trunc_ln41_s_reg_3408;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln41_1_fu_1103_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln41_2_fu_1114_p1;
wire   [63:0] i_3_cast_fu_1072_p1;
wire   [63:0] zext_ln41_3_fu_1129_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln41_4_fu_1139_p1;
wire   [63:0] zext_ln41_5_fu_1149_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln41_6_fu_1159_p1;
wire   [63:0] zext_ln41_7_fu_1179_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln41_8_fu_1189_p1;
wire   [63:0] zext_ln41_9_fu_1209_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln41_10_fu_1219_p1;
wire   [63:0] zext_ln41_11_fu_1239_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln41_12_fu_1249_p1;
wire   [63:0] zext_ln41_13_fu_1269_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln41_14_fu_1279_p1;
wire   [63:0] zext_ln41_15_fu_1299_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln41_16_fu_1309_p1;
wire   [63:0] zext_ln41_17_fu_1329_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln41_18_fu_1339_p1;
wire   [63:0] zext_ln41_19_fu_1359_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln41_20_fu_1369_p1;
wire   [63:0] zext_ln41_21_fu_1436_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln41_22_fu_1446_p1;
wire   [63:0] zext_ln41_23_fu_1513_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln41_24_fu_1523_p1;
wire   [63:0] zext_ln41_25_fu_1590_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln41_26_fu_1600_p1;
wire   [63:0] zext_ln41_27_fu_1667_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln41_28_fu_1677_p1;
wire   [63:0] zext_ln41_29_fu_1744_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln41_30_fu_1754_p1;
wire   [63:0] zext_ln41_31_fu_1821_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln41_32_fu_1831_p1;
wire   [63:0] zext_ln41_33_fu_1898_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln41_34_fu_1908_p1;
wire   [63:0] zext_ln41_35_fu_1975_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln41_36_fu_1985_p1;
wire   [63:0] zext_ln41_37_fu_2052_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln41_38_fu_2062_p1;
wire   [63:0] zext_ln41_39_fu_2129_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln41_40_fu_2139_p1;
reg   [5:0] i_fu_214;
wire   [5:0] add_ln39_fu_1066_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_i_1;
reg  signed [31:0] grp_fu_806_p0;
reg  signed [31:0] grp_fu_810_p0;
reg  signed [63:0] grp_fu_814_p0;
reg  signed [31:0] grp_fu_814_p1;
reg  signed [63:0] grp_fu_818_p0;
reg  signed [31:0] grp_fu_818_p1;
wire   [8:0] tmp_1_fu_1085_p3;
wire   [10:0] tmp_s_fu_1077_p3;
wire   [10:0] zext_ln41_fu_1093_p1;
wire   [10:0] or_ln41_fu_1108_p2;
wire   [10:0] or_ln41_1_fu_1124_p2;
wire   [10:0] or_ln41_2_fu_1134_p2;
wire   [10:0] or_ln41_3_fu_1144_p2;
wire   [10:0] or_ln41_4_fu_1154_p2;
wire   [10:0] or_ln41_5_fu_1174_p2;
wire   [10:0] or_ln41_6_fu_1184_p2;
wire   [10:0] add_ln41_41_fu_1204_p2;
wire   [10:0] add_ln41_42_fu_1214_p2;
wire   [10:0] add_ln41_43_fu_1234_p2;
wire   [10:0] add_ln41_44_fu_1244_p2;
wire   [10:0] add_ln41_45_fu_1264_p2;
wire   [10:0] add_ln41_46_fu_1274_p2;
wire   [10:0] add_ln41_47_fu_1294_p2;
wire   [10:0] add_ln41_48_fu_1304_p2;
wire   [10:0] add_ln41_49_fu_1324_p2;
wire   [10:0] add_ln41_50_fu_1334_p2;
wire   [10:0] add_ln41_51_fu_1354_p2;
wire   [10:0] add_ln41_52_fu_1364_p2;
wire   [63:0] shl_ln2_fu_1374_p3;
wire   [63:0] add_ln41_fu_1381_p2;
wire   [31:0] tmp_2_fu_1387_p4;
wire   [63:0] shl_ln41_1_fu_1397_p3;
wire   [63:0] add_ln41_1_fu_1405_p2;
wire   [10:0] add_ln41_53_fu_1431_p2;
wire   [10:0] add_ln41_54_fu_1441_p2;
wire   [63:0] shl_ln41_2_fu_1451_p3;
wire   [63:0] add_ln41_2_fu_1458_p2;
wire   [31:0] tmp_4_fu_1464_p4;
wire   [63:0] shl_ln41_3_fu_1474_p3;
wire   [63:0] add_ln41_3_fu_1482_p2;
wire   [10:0] add_ln41_55_fu_1508_p2;
wire   [10:0] add_ln41_56_fu_1518_p2;
wire   [63:0] shl_ln41_4_fu_1528_p3;
wire   [63:0] add_ln41_4_fu_1535_p2;
wire   [31:0] tmp_6_fu_1541_p4;
wire   [63:0] shl_ln41_5_fu_1551_p3;
wire   [63:0] add_ln41_5_fu_1559_p2;
wire   [10:0] add_ln41_57_fu_1585_p2;
wire   [10:0] add_ln41_58_fu_1595_p2;
wire   [63:0] shl_ln41_6_fu_1605_p3;
wire   [63:0] add_ln41_6_fu_1612_p2;
wire   [31:0] tmp_8_fu_1618_p4;
wire   [63:0] shl_ln41_7_fu_1628_p3;
wire   [63:0] add_ln41_7_fu_1636_p2;
wire   [10:0] add_ln41_59_fu_1662_p2;
wire   [10:0] add_ln41_60_fu_1672_p2;
wire   [63:0] shl_ln41_8_fu_1682_p3;
wire   [63:0] add_ln41_8_fu_1689_p2;
wire   [31:0] tmp_10_fu_1695_p4;
wire   [63:0] shl_ln41_9_fu_1705_p3;
wire   [63:0] add_ln41_9_fu_1713_p2;
wire   [10:0] add_ln41_61_fu_1739_p2;
wire   [10:0] add_ln41_62_fu_1749_p2;
wire   [63:0] shl_ln41_s_fu_1759_p3;
wire   [63:0] add_ln41_10_fu_1766_p2;
wire   [31:0] tmp_12_fu_1772_p4;
wire   [63:0] shl_ln41_10_fu_1782_p3;
wire   [63:0] add_ln41_11_fu_1790_p2;
wire   [10:0] add_ln41_63_fu_1816_p2;
wire   [10:0] add_ln41_64_fu_1826_p2;
wire   [63:0] shl_ln41_11_fu_1836_p3;
wire   [63:0] add_ln41_12_fu_1843_p2;
wire   [31:0] tmp_14_fu_1849_p4;
wire   [63:0] shl_ln41_12_fu_1859_p3;
wire   [63:0] add_ln41_13_fu_1867_p2;
wire   [10:0] add_ln41_65_fu_1893_p2;
wire   [10:0] add_ln41_66_fu_1903_p2;
wire   [63:0] shl_ln41_13_fu_1913_p3;
wire   [63:0] add_ln41_14_fu_1920_p2;
wire   [31:0] tmp_16_fu_1926_p4;
wire   [63:0] shl_ln41_14_fu_1936_p3;
wire   [63:0] add_ln41_15_fu_1944_p2;
wire   [10:0] add_ln41_67_fu_1970_p2;
wire   [10:0] add_ln41_68_fu_1980_p2;
wire   [63:0] shl_ln41_15_fu_1990_p3;
wire   [63:0] add_ln41_16_fu_1997_p2;
wire   [31:0] tmp_18_fu_2003_p4;
wire   [63:0] shl_ln41_16_fu_2013_p3;
wire   [63:0] add_ln41_17_fu_2021_p2;
wire   [10:0] add_ln41_69_fu_2047_p2;
wire   [10:0] add_ln41_70_fu_2057_p2;
wire   [63:0] shl_ln41_17_fu_2067_p3;
wire   [63:0] add_ln41_18_fu_2074_p2;
wire   [31:0] tmp_20_fu_2080_p4;
wire   [63:0] shl_ln41_18_fu_2090_p3;
wire   [63:0] add_ln41_19_fu_2098_p2;
wire   [10:0] add_ln41_71_fu_2124_p2;
wire   [10:0] add_ln41_72_fu_2134_p2;
wire   [63:0] shl_ln41_19_fu_2144_p3;
wire   [63:0] add_ln41_20_fu_2151_p2;
wire   [31:0] tmp_22_fu_2157_p4;
wire   [63:0] shl_ln41_20_fu_2167_p3;
wire   [63:0] add_ln41_21_fu_2175_p2;
wire   [63:0] shl_ln41_21_fu_2201_p3;
wire   [63:0] add_ln41_22_fu_2208_p2;
wire   [31:0] tmp_24_fu_2214_p4;
wire   [63:0] shl_ln41_22_fu_2224_p3;
wire   [63:0] add_ln41_23_fu_2232_p2;
wire   [63:0] shl_ln41_23_fu_2258_p3;
wire   [63:0] add_ln41_24_fu_2265_p2;
wire   [31:0] tmp_26_fu_2271_p4;
wire   [63:0] shl_ln41_24_fu_2281_p3;
wire   [63:0] add_ln41_25_fu_2289_p2;
wire   [63:0] shl_ln41_25_fu_2315_p3;
wire   [63:0] add_ln41_26_fu_2322_p2;
wire   [31:0] tmp_28_fu_2328_p4;
wire   [63:0] shl_ln41_26_fu_2338_p3;
wire   [63:0] add_ln41_27_fu_2346_p2;
wire   [63:0] shl_ln41_27_fu_2362_p3;
wire   [63:0] add_ln41_28_fu_2369_p2;
wire   [31:0] tmp_30_fu_2375_p4;
wire   [63:0] shl_ln41_28_fu_2385_p3;
wire   [63:0] add_ln41_29_fu_2393_p2;
wire   [63:0] shl_ln41_29_fu_2409_p3;
wire   [63:0] add_ln41_30_fu_2416_p2;
wire   [31:0] tmp_32_fu_2422_p4;
wire   [63:0] shl_ln41_30_fu_2432_p3;
wire   [63:0] add_ln41_31_fu_2440_p2;
wire   [63:0] shl_ln41_31_fu_2456_p3;
wire   [63:0] add_ln41_32_fu_2463_p2;
wire   [31:0] tmp_34_fu_2469_p4;
wire   [63:0] shl_ln41_32_fu_2479_p3;
wire   [63:0] add_ln41_33_fu_2487_p2;
wire   [63:0] shl_ln41_33_fu_2503_p3;
wire   [63:0] add_ln41_34_fu_2510_p2;
wire   [31:0] tmp_36_fu_2516_p4;
wire   [63:0] shl_ln41_34_fu_2526_p3;
wire   [63:0] add_ln41_35_fu_2534_p2;
wire   [63:0] shl_ln41_35_fu_2550_p3;
wire   [63:0] add_ln41_36_fu_2557_p2;
wire   [31:0] tmp_38_fu_2563_p4;
wire   [63:0] shl_ln41_36_fu_2573_p3;
wire   [63:0] add_ln41_37_fu_2581_p2;
wire   [63:0] shl_ln41_37_fu_2597_p3;
wire   [63:0] add_ln41_38_fu_2604_p2;
wire   [31:0] tmp_40_fu_2610_p4;
wire   [63:0] shl_ln41_38_fu_2620_p3;
wire   [63:0] add_ln41_39_fu_2628_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [19:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_gemver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage9),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln39_fu_1060_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_214 <= add_ln39_fu_1066_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_214 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln39_fu_1060_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln41_40_reg_2861[10 : 3] <= add_ln41_40_fu_1097_p2[10 : 3];
        w_addr_reg_2913 <= i_3_cast_fu_1072_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i109_cast_reg_2851 <= conv_i109_cast_fu_1048_p1;
        icmp_ln39_reg_2857 <= icmp_ln39_fu_1060_p2;
        sext_ln39_cast_reg_2651 <= sext_ln39_cast_fu_888_p1;
        sext_ln41_1_cast_reg_2846 <= sext_ln41_1_cast_fu_1044_p1;
        sext_ln41_2_cast_reg_2841 <= sext_ln41_2_cast_fu_1040_p1;
        sext_ln41_3_cast_reg_2836 <= sext_ln41_3_cast_fu_1036_p1;
        sext_ln41_41_cast_reg_2831 <= sext_ln41_41_cast_fu_1032_p1;
        sext_ln41_42_cast_reg_2826 <= sext_ln41_42_cast_fu_1028_p1;
        sext_ln41_43_cast_reg_2821 <= sext_ln41_43_cast_fu_1024_p1;
        sext_ln41_45_cast_reg_2816 <= sext_ln41_45_cast_fu_1020_p1;
        sext_ln41_46_cast_reg_2811 <= sext_ln41_46_cast_fu_1016_p1;
        sext_ln41_47_cast_reg_2806 <= sext_ln41_47_cast_fu_1012_p1;
        sext_ln41_49_cast_reg_2801 <= sext_ln41_49_cast_fu_1008_p1;
        sext_ln41_50_cast_reg_2796 <= sext_ln41_50_cast_fu_1004_p1;
        sext_ln41_51_cast_reg_2791 <= sext_ln41_51_cast_fu_1000_p1;
        sext_ln41_52_cast_reg_2786 <= sext_ln41_52_cast_fu_996_p1;
        sext_ln41_53_cast_reg_2781 <= sext_ln41_53_cast_fu_992_p1;
        sext_ln41_54_cast_reg_2776 <= sext_ln41_54_cast_fu_988_p1;
        sext_ln41_55_cast_reg_2771 <= sext_ln41_55_cast_fu_984_p1;
        sext_ln41_56_cast_reg_2766 <= sext_ln41_56_cast_fu_980_p1;
        sext_ln41_57_cast_reg_2761 <= sext_ln41_57_cast_fu_976_p1;
        sext_ln41_58_cast_reg_2756 <= sext_ln41_58_cast_fu_972_p1;
        sext_ln41_59_cast_reg_2751 <= sext_ln41_59_cast_fu_968_p1;
        sext_ln41_60_cast_reg_2746 <= sext_ln41_60_cast_fu_964_p1;
        sext_ln41_61_cast_reg_2741 <= sext_ln41_61_cast_fu_960_p1;
        sext_ln41_62_cast_reg_2736 <= sext_ln41_62_cast_fu_956_p1;
        sext_ln41_63_cast_reg_2731 <= sext_ln41_63_cast_fu_952_p1;
        sext_ln41_64_cast_reg_2726 <= sext_ln41_64_cast_fu_948_p1;
        sext_ln41_65_cast_reg_2721 <= sext_ln41_65_cast_fu_944_p1;
        sext_ln41_66_cast_reg_2716 <= sext_ln41_66_cast_fu_940_p1;
        sext_ln41_67_cast_reg_2711 <= sext_ln41_67_cast_fu_936_p1;
        sext_ln41_68_cast_reg_2706 <= sext_ln41_68_cast_fu_932_p1;
        sext_ln41_69_cast_reg_2701 <= sext_ln41_69_cast_fu_928_p1;
        sext_ln41_70_cast_reg_2696 <= sext_ln41_70_cast_fu_924_p1;
        sext_ln41_71_cast_reg_2691 <= sext_ln41_71_cast_fu_920_p1;
        sext_ln41_72_cast_reg_2686 <= sext_ln41_72_cast_fu_916_p1;
        sext_ln41_73_cast_reg_2681 <= sext_ln41_73_cast_fu_912_p1;
        sext_ln41_74_cast_reg_2676 <= sext_ln41_74_cast_fu_908_p1;
        sext_ln41_75_cast_reg_2671 <= sext_ln41_75_cast_fu_904_p1;
        sext_ln41_76_cast_reg_2666 <= sext_ln41_76_cast_fu_900_p1;
        sext_ln41_77_cast_reg_2661 <= sext_ln41_77_cast_fu_896_p1;
        sext_ln41_78_cast_reg_2656 <= sext_ln41_78_cast_fu_892_p1;
        tmp_25_reg_3348 <= {{add_ln41_23_fu_2232_p2[63:32]}};
        w_addr_reg_2913_pp0_iter1_reg <= w_addr_reg_2913;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_822 <= A_q1;
        reg_826 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_830 <= grp_fu_3434_p_dout0;
        reg_835 <= grp_fu_3438_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_840 <= grp_fu_3434_p_dout0;
        reg_845 <= grp_fu_3438_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_850 <= grp_fu_3434_p_dout0;
        reg_855 <= grp_fu_3438_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_860 <= grp_fu_3434_p_dout0;
        reg_865 <= grp_fu_3438_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_870 <= grp_fu_3434_p_dout0;
        reg_875 <= grp_fu_3438_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) 
    | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_2857 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_880 <= grp_fu_3442_p_dout0;
        reg_884 <= grp_fu_3446_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_11_reg_3183 <= {{add_ln41_9_fu_1713_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_13_reg_3208 <= {{add_ln41_11_fu_1790_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_15_reg_3233 <= {{add_ln41_13_fu_1867_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_17_reg_3258 <= {{add_ln41_15_fu_1944_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_19_reg_3283 <= {{add_ln41_17_fu_2021_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_21_reg_3308 <= {{add_ln41_19_fu_2098_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_23_reg_3333 <= {{add_ln41_21_fu_2175_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_27_reg_3363 <= {{add_ln41_25_fu_2289_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_29_reg_3378 <= {{add_ln41_27_fu_2346_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_31_reg_3383 <= {{add_ln41_29_fu_2393_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_33_reg_3388 <= {{add_ln41_31_fu_2440_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_35_reg_3393 <= {{add_ln41_33_fu_2487_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_37_reg_3398 <= {{add_ln41_35_fu_2534_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_39_reg_3403 <= {{add_ln41_37_fu_2581_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_3_reg_3083 <= {{add_ln41_1_fu_1405_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_5_reg_3108 <= {{add_ln41_3_fu_1482_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_7_reg_3133 <= {{add_ln41_5_fu_1559_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_9_reg_3158 <= {{add_ln41_7_fu_1636_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        trunc_ln41_s_reg_3408 <= {{add_ln41_39_fu_2628_p2[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2857 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_load_reg_2928 <= w_q0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address0 = zext_ln41_40_fu_2139_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address0 = zext_ln41_38_fu_2062_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address0 = zext_ln41_36_fu_1985_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address0 = zext_ln41_34_fu_1908_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address0 = zext_ln41_32_fu_1831_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address0 = zext_ln41_30_fu_1754_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address0 = zext_ln41_28_fu_1677_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address0 = zext_ln41_26_fu_1600_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address0 = zext_ln41_24_fu_1523_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address0 = zext_ln41_22_fu_1446_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address0 = zext_ln41_20_fu_1369_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address0 = zext_ln41_18_fu_1339_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address0 = zext_ln41_16_fu_1309_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address0 = zext_ln41_14_fu_1279_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address0 = zext_ln41_12_fu_1249_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address0 = zext_ln41_10_fu_1219_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address0 = zext_ln41_8_fu_1189_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address0 = zext_ln41_6_fu_1159_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address0 = zext_ln41_4_fu_1139_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address0 = zext_ln41_2_fu_1114_p1;
        end else begin
            A_address0 = 'bx;
        end
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            A_address1 = zext_ln41_39_fu_2129_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            A_address1 = zext_ln41_37_fu_2052_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            A_address1 = zext_ln41_35_fu_1975_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            A_address1 = zext_ln41_33_fu_1898_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            A_address1 = zext_ln41_31_fu_1821_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            A_address1 = zext_ln41_29_fu_1744_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            A_address1 = zext_ln41_27_fu_1667_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            A_address1 = zext_ln41_25_fu_1590_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            A_address1 = zext_ln41_23_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            A_address1 = zext_ln41_21_fu_1436_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            A_address1 = zext_ln41_19_fu_1359_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            A_address1 = zext_ln41_17_fu_1329_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            A_address1 = zext_ln41_15_fu_1299_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            A_address1 = zext_ln41_13_fu_1269_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            A_address1 = zext_ln41_11_fu_1239_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            A_address1 = zext_ln41_9_fu_1209_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            A_address1 = zext_ln41_7_fu_1179_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            A_address1 = zext_ln41_5_fu_1149_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            A_address1 = zext_ln41_3_fu_1129_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            A_address1 = zext_ln41_1_fu_1103_p1;
        end else begin
            A_address1 = 'bx;
        end
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_2857 == 1'd1) & (1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 6'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_806_p0 = sext_ln41_38_fu_2305_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_806_p0 = sext_ln41_36_fu_2248_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_806_p0 = sext_ln41_34_fu_2191_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_806_p0 = sext_ln41_32_fu_2114_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_806_p0 = sext_ln41_30_fu_2037_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_806_p0 = sext_ln41_28_fu_1960_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_806_p0 = sext_ln41_26_fu_1883_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_806_p0 = sext_ln41_24_fu_1806_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_806_p0 = sext_ln41_22_fu_1729_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_806_p0 = sext_ln41_20_fu_1652_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_806_p0 = sext_ln41_18_fu_1575_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_806_p0 = sext_ln41_16_fu_1498_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_806_p0 = sext_ln41_14_fu_1421_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_806_p0 = sext_ln41_12_fu_1344_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_806_p0 = sext_ln41_10_fu_1314_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_806_p0 = sext_ln41_8_fu_1284_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_806_p0 = sext_ln41_6_fu_1254_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_806_p0 = sext_ln41_4_fu_1224_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_806_p0 = sext_ln41_44_fu_1194_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_806_p0 = sext_ln41_fu_1164_p1;
    end else begin
        grp_fu_806_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_810_p0 = sext_ln41_39_fu_2310_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_810_p0 = sext_ln41_37_fu_2253_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_810_p0 = sext_ln41_35_fu_2196_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_810_p0 = sext_ln41_33_fu_2119_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_810_p0 = sext_ln41_31_fu_2042_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_810_p0 = sext_ln41_29_fu_1965_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_810_p0 = sext_ln41_27_fu_1888_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_810_p0 = sext_ln41_25_fu_1811_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_810_p0 = sext_ln41_23_fu_1734_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_810_p0 = sext_ln41_21_fu_1657_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_810_p0 = sext_ln41_19_fu_1580_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_810_p0 = sext_ln41_17_fu_1503_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_810_p0 = sext_ln41_15_fu_1426_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_810_p0 = sext_ln41_13_fu_1349_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_810_p0 = sext_ln41_11_fu_1319_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_810_p0 = sext_ln41_9_fu_1289_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_810_p0 = sext_ln41_7_fu_1259_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_810_p0 = sext_ln41_5_fu_1229_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_810_p0 = sext_ln41_48_fu_1199_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_810_p0 = sext_ln41_40_fu_1169_p1;
    end else begin
        grp_fu_810_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_814_p0 = reg_870;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_814_p0 = reg_860;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_814_p0 = reg_850;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_814_p0 = reg_840;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_814_p0 = reg_830;
    end else begin
        grp_fu_814_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_814_p1 = sext_ln41_78_cast_reg_2656;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_814_p1 = sext_ln41_76_cast_reg_2666;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_814_p1 = sext_ln41_74_cast_reg_2676;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_814_p1 = sext_ln41_72_cast_reg_2686;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_814_p1 = sext_ln41_70_cast_reg_2696;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_814_p1 = sext_ln41_68_cast_reg_2706;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_814_p1 = sext_ln41_66_cast_reg_2716;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_814_p1 = sext_ln41_64_cast_reg_2726;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_814_p1 = sext_ln41_62_cast_reg_2736;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_814_p1 = sext_ln41_60_cast_reg_2746;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_814_p1 = sext_ln41_58_cast_reg_2756;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_814_p1 = sext_ln41_56_cast_reg_2766;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_814_p1 = sext_ln41_54_cast_reg_2776;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_814_p1 = sext_ln41_52_cast_reg_2786;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_814_p1 = sext_ln41_50_cast_reg_2796;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_814_p1 = sext_ln41_47_cast_reg_2806;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_814_p1 = sext_ln41_45_cast_reg_2816;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_814_p1 = sext_ln41_42_cast_reg_2826;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_814_p1 = sext_ln41_3_cast_reg_2836;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_814_p1 = sext_ln41_1_cast_reg_2846;
    end else begin
        grp_fu_814_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_818_p0 = reg_875;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_818_p0 = reg_865;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_818_p0 = reg_855;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_818_p0 = reg_845;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_818_p0 = reg_835;
    end else begin
        grp_fu_818_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_818_p1 = sext_ln39_cast_reg_2651;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_818_p1 = sext_ln41_77_cast_reg_2661;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_818_p1 = sext_ln41_75_cast_reg_2671;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_818_p1 = sext_ln41_73_cast_reg_2681;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_818_p1 = sext_ln41_71_cast_reg_2691;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_818_p1 = sext_ln41_69_cast_reg_2701;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_818_p1 = sext_ln41_67_cast_reg_2711;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_818_p1 = sext_ln41_65_cast_reg_2721;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_818_p1 = sext_ln41_63_cast_reg_2731;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_818_p1 = sext_ln41_61_cast_reg_2741;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_818_p1 = sext_ln41_59_cast_reg_2751;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_818_p1 = sext_ln41_57_cast_reg_2761;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_818_p1 = sext_ln41_55_cast_reg_2771;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_818_p1 = sext_ln41_53_cast_reg_2781;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_818_p1 = sext_ln41_51_cast_reg_2791;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_818_p1 = sext_ln41_49_cast_reg_2801;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_818_p1 = sext_ln41_46_cast_reg_2811;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_818_p1 = sext_ln41_43_cast_reg_2821;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_818_p1 = sext_ln41_41_cast_reg_2831;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_818_p1 = sext_ln41_2_cast_reg_2841;
    end else begin
        grp_fu_818_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        w_address0 = w_addr_reg_2913_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_address0 = i_3_cast_fu_1072_p1;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        w_ce0 = 1'b1;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        w_we0 = 1'b1;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage9)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_1066_p2 = (ap_sig_allocacmp_i_1 + 6'd1);

assign add_ln41_10_fu_1766_p2 = (shl_ln41_s_fu_1759_p3 + reg_880);

assign add_ln41_11_fu_1790_p2 = (shl_ln41_10_fu_1782_p3 + reg_884);

assign add_ln41_12_fu_1843_p2 = (shl_ln41_11_fu_1836_p3 + reg_880);

assign add_ln41_13_fu_1867_p2 = (shl_ln41_12_fu_1859_p3 + reg_884);

assign add_ln41_14_fu_1920_p2 = (shl_ln41_13_fu_1913_p3 + reg_880);

assign add_ln41_15_fu_1944_p2 = (shl_ln41_14_fu_1936_p3 + reg_884);

assign add_ln41_16_fu_1997_p2 = (shl_ln41_15_fu_1990_p3 + reg_880);

assign add_ln41_17_fu_2021_p2 = (shl_ln41_16_fu_2013_p3 + reg_884);

assign add_ln41_18_fu_2074_p2 = (shl_ln41_17_fu_2067_p3 + reg_880);

assign add_ln41_19_fu_2098_p2 = (shl_ln41_18_fu_2090_p3 + reg_884);

assign add_ln41_1_fu_1405_p2 = (shl_ln41_1_fu_1397_p3 + reg_884);

assign add_ln41_20_fu_2151_p2 = (shl_ln41_19_fu_2144_p3 + reg_880);

assign add_ln41_21_fu_2175_p2 = (shl_ln41_20_fu_2167_p3 + reg_884);

assign add_ln41_22_fu_2208_p2 = (shl_ln41_21_fu_2201_p3 + reg_880);

assign add_ln41_23_fu_2232_p2 = (shl_ln41_22_fu_2224_p3 + reg_884);

assign add_ln41_24_fu_2265_p2 = (shl_ln41_23_fu_2258_p3 + reg_880);

assign add_ln41_25_fu_2289_p2 = (shl_ln41_24_fu_2281_p3 + reg_884);

assign add_ln41_26_fu_2322_p2 = (shl_ln41_25_fu_2315_p3 + reg_880);

assign add_ln41_27_fu_2346_p2 = (shl_ln41_26_fu_2338_p3 + reg_884);

assign add_ln41_28_fu_2369_p2 = (shl_ln41_27_fu_2362_p3 + reg_880);

assign add_ln41_29_fu_2393_p2 = (shl_ln41_28_fu_2385_p3 + reg_884);

assign add_ln41_2_fu_1458_p2 = (shl_ln41_2_fu_1451_p3 + reg_880);

assign add_ln41_30_fu_2416_p2 = (shl_ln41_29_fu_2409_p3 + reg_880);

assign add_ln41_31_fu_2440_p2 = (shl_ln41_30_fu_2432_p3 + reg_884);

assign add_ln41_32_fu_2463_p2 = (shl_ln41_31_fu_2456_p3 + reg_880);

assign add_ln41_33_fu_2487_p2 = (shl_ln41_32_fu_2479_p3 + reg_884);

assign add_ln41_34_fu_2510_p2 = (shl_ln41_33_fu_2503_p3 + reg_880);

assign add_ln41_35_fu_2534_p2 = (shl_ln41_34_fu_2526_p3 + reg_884);

assign add_ln41_36_fu_2557_p2 = (shl_ln41_35_fu_2550_p3 + reg_880);

assign add_ln41_37_fu_2581_p2 = (shl_ln41_36_fu_2573_p3 + reg_884);

assign add_ln41_38_fu_2604_p2 = (shl_ln41_37_fu_2597_p3 + reg_880);

assign add_ln41_39_fu_2628_p2 = (shl_ln41_38_fu_2620_p3 + reg_884);

assign add_ln41_3_fu_1482_p2 = (shl_ln41_3_fu_1474_p3 + reg_884);

assign add_ln41_40_fu_1097_p2 = (tmp_s_fu_1077_p3 + zext_ln41_fu_1093_p1);

assign add_ln41_41_fu_1204_p2 = (add_ln41_40_reg_2861 + 11'd8);

assign add_ln41_42_fu_1214_p2 = (add_ln41_40_reg_2861 + 11'd9);

assign add_ln41_43_fu_1234_p2 = (add_ln41_40_reg_2861 + 11'd10);

assign add_ln41_44_fu_1244_p2 = (add_ln41_40_reg_2861 + 11'd11);

assign add_ln41_45_fu_1264_p2 = (add_ln41_40_reg_2861 + 11'd12);

assign add_ln41_46_fu_1274_p2 = (add_ln41_40_reg_2861 + 11'd13);

assign add_ln41_47_fu_1294_p2 = (add_ln41_40_reg_2861 + 11'd14);

assign add_ln41_48_fu_1304_p2 = (add_ln41_40_reg_2861 + 11'd15);

assign add_ln41_49_fu_1324_p2 = (add_ln41_40_reg_2861 + 11'd16);

assign add_ln41_4_fu_1535_p2 = (shl_ln41_4_fu_1528_p3 + reg_880);

assign add_ln41_50_fu_1334_p2 = (add_ln41_40_reg_2861 + 11'd17);

assign add_ln41_51_fu_1354_p2 = (add_ln41_40_reg_2861 + 11'd18);

assign add_ln41_52_fu_1364_p2 = (add_ln41_40_reg_2861 + 11'd19);

assign add_ln41_53_fu_1431_p2 = (add_ln41_40_reg_2861 + 11'd20);

assign add_ln41_54_fu_1441_p2 = (add_ln41_40_reg_2861 + 11'd21);

assign add_ln41_55_fu_1508_p2 = (add_ln41_40_reg_2861 + 11'd22);

assign add_ln41_56_fu_1518_p2 = (add_ln41_40_reg_2861 + 11'd23);

assign add_ln41_57_fu_1585_p2 = (add_ln41_40_reg_2861 + 11'd24);

assign add_ln41_58_fu_1595_p2 = (add_ln41_40_reg_2861 + 11'd25);

assign add_ln41_59_fu_1662_p2 = (add_ln41_40_reg_2861 + 11'd26);

assign add_ln41_5_fu_1559_p2 = (shl_ln41_5_fu_1551_p3 + reg_884);

assign add_ln41_60_fu_1672_p2 = (add_ln41_40_reg_2861 + 11'd27);

assign add_ln41_61_fu_1739_p2 = (add_ln41_40_reg_2861 + 11'd28);

assign add_ln41_62_fu_1749_p2 = (add_ln41_40_reg_2861 + 11'd29);

assign add_ln41_63_fu_1816_p2 = (add_ln41_40_reg_2861 + 11'd30);

assign add_ln41_64_fu_1826_p2 = (add_ln41_40_reg_2861 + 11'd31);

assign add_ln41_65_fu_1893_p2 = (add_ln41_40_reg_2861 + 11'd32);

assign add_ln41_66_fu_1903_p2 = (add_ln41_40_reg_2861 + 11'd33);

assign add_ln41_67_fu_1970_p2 = (add_ln41_40_reg_2861 + 11'd34);

assign add_ln41_68_fu_1980_p2 = (add_ln41_40_reg_2861 + 11'd35);

assign add_ln41_69_fu_2047_p2 = (add_ln41_40_reg_2861 + 11'd36);

assign add_ln41_6_fu_1612_p2 = (shl_ln41_6_fu_1605_p3 + reg_880);

assign add_ln41_70_fu_2057_p2 = (add_ln41_40_reg_2861 + 11'd37);

assign add_ln41_71_fu_2124_p2 = (add_ln41_40_reg_2861 + 11'd38);

assign add_ln41_72_fu_2134_p2 = (add_ln41_40_reg_2861 + 11'd39);

assign add_ln41_7_fu_1636_p2 = (shl_ln41_7_fu_1628_p3 + reg_884);

assign add_ln41_8_fu_1689_p2 = (shl_ln41_8_fu_1682_p3 + reg_880);

assign add_ln41_9_fu_1713_p2 = (shl_ln41_9_fu_1705_p3 + reg_884);

assign add_ln41_fu_1381_p2 = (shl_ln2_fu_1374_p3 + reg_880);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage9;

assign conv_i109_cast_fu_1048_p1 = $signed(conv_i109);

assign grp_fu_3434_p_ce = 1'b1;

assign grp_fu_3434_p_din0 = grp_fu_806_p0;

assign grp_fu_3434_p_din1 = conv_i109_cast_reg_2851;

assign grp_fu_3438_p_ce = 1'b1;

assign grp_fu_3438_p_din0 = grp_fu_810_p0;

assign grp_fu_3438_p_din1 = conv_i109_cast_reg_2851;

assign grp_fu_3442_p_ce = 1'b1;

assign grp_fu_3442_p_din0 = grp_fu_814_p0;

assign grp_fu_3442_p_din1 = grp_fu_814_p1;

assign grp_fu_3446_p_ce = 1'b1;

assign grp_fu_3446_p_din0 = grp_fu_818_p0;

assign grp_fu_3446_p_din1 = grp_fu_818_p1;

assign i_3_cast_fu_1072_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln39_fu_1060_p2 = ((ap_sig_allocacmp_i_1 == 6'd40) ? 1'b1 : 1'b0);

assign or_ln41_1_fu_1124_p2 = (11'd2 | add_ln41_40_reg_2861);

assign or_ln41_2_fu_1134_p2 = (11'd3 | add_ln41_40_reg_2861);

assign or_ln41_3_fu_1144_p2 = (11'd4 | add_ln41_40_reg_2861);

assign or_ln41_4_fu_1154_p2 = (11'd5 | add_ln41_40_reg_2861);

assign or_ln41_5_fu_1174_p2 = (11'd6 | add_ln41_40_reg_2861);

assign or_ln41_6_fu_1184_p2 = (11'd7 | add_ln41_40_reg_2861);

assign or_ln41_fu_1108_p2 = (11'd1 | add_ln41_40_fu_1097_p2);

assign sext_ln39_cast_fu_888_p1 = $signed(sext_ln39);

assign sext_ln41_10_fu_1314_p1 = $signed(reg_822);

assign sext_ln41_11_fu_1319_p1 = $signed(reg_826);

assign sext_ln41_12_fu_1344_p1 = $signed(reg_822);

assign sext_ln41_13_fu_1349_p1 = $signed(reg_826);

assign sext_ln41_14_fu_1421_p1 = $signed(reg_822);

assign sext_ln41_15_fu_1426_p1 = $signed(reg_826);

assign sext_ln41_16_fu_1498_p1 = $signed(reg_822);

assign sext_ln41_17_fu_1503_p1 = $signed(reg_826);

assign sext_ln41_18_fu_1575_p1 = $signed(reg_822);

assign sext_ln41_19_fu_1580_p1 = $signed(reg_826);

assign sext_ln41_1_cast_fu_1044_p1 = $signed(sext_ln41_1);

assign sext_ln41_20_fu_1652_p1 = $signed(reg_822);

assign sext_ln41_21_fu_1657_p1 = $signed(reg_826);

assign sext_ln41_22_fu_1729_p1 = $signed(reg_822);

assign sext_ln41_23_fu_1734_p1 = $signed(reg_826);

assign sext_ln41_24_fu_1806_p1 = $signed(reg_822);

assign sext_ln41_25_fu_1811_p1 = $signed(reg_826);

assign sext_ln41_26_fu_1883_p1 = $signed(reg_822);

assign sext_ln41_27_fu_1888_p1 = $signed(reg_826);

assign sext_ln41_28_fu_1960_p1 = $signed(reg_822);

assign sext_ln41_29_fu_1965_p1 = $signed(reg_826);

assign sext_ln41_2_cast_fu_1040_p1 = $signed(sext_ln41_2);

assign sext_ln41_30_fu_2037_p1 = $signed(reg_822);

assign sext_ln41_31_fu_2042_p1 = $signed(reg_826);

assign sext_ln41_32_fu_2114_p1 = $signed(reg_822);

assign sext_ln41_33_fu_2119_p1 = $signed(reg_826);

assign sext_ln41_34_fu_2191_p1 = $signed(reg_822);

assign sext_ln41_35_fu_2196_p1 = $signed(reg_826);

assign sext_ln41_36_fu_2248_p1 = $signed(reg_822);

assign sext_ln41_37_fu_2253_p1 = $signed(reg_826);

assign sext_ln41_38_fu_2305_p1 = $signed(reg_822);

assign sext_ln41_39_fu_2310_p1 = $signed(reg_826);

assign sext_ln41_3_cast_fu_1036_p1 = $signed(sext_ln41_3);

assign sext_ln41_40_fu_1169_p1 = $signed(reg_826);

assign sext_ln41_41_cast_fu_1032_p1 = $signed(sext_ln41_41);

assign sext_ln41_42_cast_fu_1028_p1 = $signed(sext_ln41_42);

assign sext_ln41_43_cast_fu_1024_p1 = $signed(sext_ln41_43);

assign sext_ln41_44_fu_1194_p1 = $signed(reg_822);

assign sext_ln41_45_cast_fu_1020_p1 = $signed(sext_ln41_45);

assign sext_ln41_46_cast_fu_1016_p1 = $signed(sext_ln41_46);

assign sext_ln41_47_cast_fu_1012_p1 = $signed(sext_ln41_47);

assign sext_ln41_48_fu_1199_p1 = $signed(reg_826);

assign sext_ln41_49_cast_fu_1008_p1 = $signed(sext_ln41_49);

assign sext_ln41_4_fu_1224_p1 = $signed(reg_822);

assign sext_ln41_50_cast_fu_1004_p1 = $signed(sext_ln41_50);

assign sext_ln41_51_cast_fu_1000_p1 = $signed(sext_ln41_51);

assign sext_ln41_52_cast_fu_996_p1 = $signed(sext_ln41_52);

assign sext_ln41_53_cast_fu_992_p1 = $signed(sext_ln41_53);

assign sext_ln41_54_cast_fu_988_p1 = $signed(sext_ln41_54);

assign sext_ln41_55_cast_fu_984_p1 = $signed(sext_ln41_55);

assign sext_ln41_56_cast_fu_980_p1 = $signed(sext_ln41_56);

assign sext_ln41_57_cast_fu_976_p1 = $signed(sext_ln41_57);

assign sext_ln41_58_cast_fu_972_p1 = $signed(sext_ln41_58);

assign sext_ln41_59_cast_fu_968_p1 = $signed(sext_ln41_59);

assign sext_ln41_5_fu_1229_p1 = $signed(reg_826);

assign sext_ln41_60_cast_fu_964_p1 = $signed(sext_ln41_60);

assign sext_ln41_61_cast_fu_960_p1 = $signed(sext_ln41_61);

assign sext_ln41_62_cast_fu_956_p1 = $signed(sext_ln41_62);

assign sext_ln41_63_cast_fu_952_p1 = $signed(sext_ln41_63);

assign sext_ln41_64_cast_fu_948_p1 = $signed(sext_ln41_64);

assign sext_ln41_65_cast_fu_944_p1 = $signed(sext_ln41_65);

assign sext_ln41_66_cast_fu_940_p1 = $signed(sext_ln41_66);

assign sext_ln41_67_cast_fu_936_p1 = $signed(sext_ln41_67);

assign sext_ln41_68_cast_fu_932_p1 = $signed(sext_ln41_68);

assign sext_ln41_69_cast_fu_928_p1 = $signed(sext_ln41_69);

assign sext_ln41_6_fu_1254_p1 = $signed(reg_822);

assign sext_ln41_70_cast_fu_924_p1 = $signed(sext_ln41_70);

assign sext_ln41_71_cast_fu_920_p1 = $signed(sext_ln41_71);

assign sext_ln41_72_cast_fu_916_p1 = $signed(sext_ln41_72);

assign sext_ln41_73_cast_fu_912_p1 = $signed(sext_ln41_73);

assign sext_ln41_74_cast_fu_908_p1 = $signed(sext_ln41_74);

assign sext_ln41_75_cast_fu_904_p1 = $signed(sext_ln41_75);

assign sext_ln41_76_cast_fu_900_p1 = $signed(sext_ln41_76);

assign sext_ln41_77_cast_fu_896_p1 = $signed(sext_ln41_77);

assign sext_ln41_78_cast_fu_892_p1 = $signed(sext_ln41_78);

assign sext_ln41_7_fu_1259_p1 = $signed(reg_826);

assign sext_ln41_8_fu_1284_p1 = $signed(reg_822);

assign sext_ln41_9_fu_1289_p1 = $signed(reg_826);

assign sext_ln41_fu_1164_p1 = $signed(reg_822);

assign shl_ln2_fu_1374_p3 = {{w_load_reg_2928}, {32'd0}};

assign shl_ln41_10_fu_1782_p3 = {{tmp_12_fu_1772_p4}, {32'd0}};

assign shl_ln41_11_fu_1836_p3 = {{tmp_13_reg_3208}, {32'd0}};

assign shl_ln41_12_fu_1859_p3 = {{tmp_14_fu_1849_p4}, {32'd0}};

assign shl_ln41_13_fu_1913_p3 = {{tmp_15_reg_3233}, {32'd0}};

assign shl_ln41_14_fu_1936_p3 = {{tmp_16_fu_1926_p4}, {32'd0}};

assign shl_ln41_15_fu_1990_p3 = {{tmp_17_reg_3258}, {32'd0}};

assign shl_ln41_16_fu_2013_p3 = {{tmp_18_fu_2003_p4}, {32'd0}};

assign shl_ln41_17_fu_2067_p3 = {{tmp_19_reg_3283}, {32'd0}};

assign shl_ln41_18_fu_2090_p3 = {{tmp_20_fu_2080_p4}, {32'd0}};

assign shl_ln41_19_fu_2144_p3 = {{tmp_21_reg_3308}, {32'd0}};

assign shl_ln41_1_fu_1397_p3 = {{tmp_2_fu_1387_p4}, {32'd0}};

assign shl_ln41_20_fu_2167_p3 = {{tmp_22_fu_2157_p4}, {32'd0}};

assign shl_ln41_21_fu_2201_p3 = {{tmp_23_reg_3333}, {32'd0}};

assign shl_ln41_22_fu_2224_p3 = {{tmp_24_fu_2214_p4}, {32'd0}};

assign shl_ln41_23_fu_2258_p3 = {{tmp_25_reg_3348}, {32'd0}};

assign shl_ln41_24_fu_2281_p3 = {{tmp_26_fu_2271_p4}, {32'd0}};

assign shl_ln41_25_fu_2315_p3 = {{tmp_27_reg_3363}, {32'd0}};

assign shl_ln41_26_fu_2338_p3 = {{tmp_28_fu_2328_p4}, {32'd0}};

assign shl_ln41_27_fu_2362_p3 = {{tmp_29_reg_3378}, {32'd0}};

assign shl_ln41_28_fu_2385_p3 = {{tmp_30_fu_2375_p4}, {32'd0}};

assign shl_ln41_29_fu_2409_p3 = {{tmp_31_reg_3383}, {32'd0}};

assign shl_ln41_2_fu_1451_p3 = {{tmp_3_reg_3083}, {32'd0}};

assign shl_ln41_30_fu_2432_p3 = {{tmp_32_fu_2422_p4}, {32'd0}};

assign shl_ln41_31_fu_2456_p3 = {{tmp_33_reg_3388}, {32'd0}};

assign shl_ln41_32_fu_2479_p3 = {{tmp_34_fu_2469_p4}, {32'd0}};

assign shl_ln41_33_fu_2503_p3 = {{tmp_35_reg_3393}, {32'd0}};

assign shl_ln41_34_fu_2526_p3 = {{tmp_36_fu_2516_p4}, {32'd0}};

assign shl_ln41_35_fu_2550_p3 = {{tmp_37_reg_3398}, {32'd0}};

assign shl_ln41_36_fu_2573_p3 = {{tmp_38_fu_2563_p4}, {32'd0}};

assign shl_ln41_37_fu_2597_p3 = {{tmp_39_reg_3403}, {32'd0}};

assign shl_ln41_38_fu_2620_p3 = {{tmp_40_fu_2610_p4}, {32'd0}};

assign shl_ln41_3_fu_1474_p3 = {{tmp_4_fu_1464_p4}, {32'd0}};

assign shl_ln41_4_fu_1528_p3 = {{tmp_5_reg_3108}, {32'd0}};

assign shl_ln41_5_fu_1551_p3 = {{tmp_6_fu_1541_p4}, {32'd0}};

assign shl_ln41_6_fu_1605_p3 = {{tmp_7_reg_3133}, {32'd0}};

assign shl_ln41_7_fu_1628_p3 = {{tmp_8_fu_1618_p4}, {32'd0}};

assign shl_ln41_8_fu_1682_p3 = {{tmp_9_reg_3158}, {32'd0}};

assign shl_ln41_9_fu_1705_p3 = {{tmp_10_fu_1695_p4}, {32'd0}};

assign shl_ln41_s_fu_1759_p3 = {{tmp_11_reg_3183}, {32'd0}};

assign tmp_10_fu_1695_p4 = {{add_ln41_8_fu_1689_p2[63:32]}};

assign tmp_12_fu_1772_p4 = {{add_ln41_10_fu_1766_p2[63:32]}};

assign tmp_14_fu_1849_p4 = {{add_ln41_12_fu_1843_p2[63:32]}};

assign tmp_16_fu_1926_p4 = {{add_ln41_14_fu_1920_p2[63:32]}};

assign tmp_18_fu_2003_p4 = {{add_ln41_16_fu_1997_p2[63:32]}};

assign tmp_1_fu_1085_p3 = {{ap_sig_allocacmp_i_1}, {3'd0}};

assign tmp_20_fu_2080_p4 = {{add_ln41_18_fu_2074_p2[63:32]}};

assign tmp_22_fu_2157_p4 = {{add_ln41_20_fu_2151_p2[63:32]}};

assign tmp_24_fu_2214_p4 = {{add_ln41_22_fu_2208_p2[63:32]}};

assign tmp_26_fu_2271_p4 = {{add_ln41_24_fu_2265_p2[63:32]}};

assign tmp_28_fu_2328_p4 = {{add_ln41_26_fu_2322_p2[63:32]}};

assign tmp_2_fu_1387_p4 = {{add_ln41_fu_1381_p2[63:32]}};

assign tmp_30_fu_2375_p4 = {{add_ln41_28_fu_2369_p2[63:32]}};

assign tmp_32_fu_2422_p4 = {{add_ln41_30_fu_2416_p2[63:32]}};

assign tmp_34_fu_2469_p4 = {{add_ln41_32_fu_2463_p2[63:32]}};

assign tmp_36_fu_2516_p4 = {{add_ln41_34_fu_2510_p2[63:32]}};

assign tmp_38_fu_2563_p4 = {{add_ln41_36_fu_2557_p2[63:32]}};

assign tmp_40_fu_2610_p4 = {{add_ln41_38_fu_2604_p2[63:32]}};

assign tmp_4_fu_1464_p4 = {{add_ln41_2_fu_1458_p2[63:32]}};

assign tmp_6_fu_1541_p4 = {{add_ln41_4_fu_1535_p2[63:32]}};

assign tmp_8_fu_1618_p4 = {{add_ln41_6_fu_1612_p2[63:32]}};

assign tmp_s_fu_1077_p3 = {{ap_sig_allocacmp_i_1}, {5'd0}};

assign w_d0 = trunc_ln41_s_reg_3408;

assign zext_ln41_10_fu_1219_p1 = add_ln41_42_fu_1214_p2;

assign zext_ln41_11_fu_1239_p1 = add_ln41_43_fu_1234_p2;

assign zext_ln41_12_fu_1249_p1 = add_ln41_44_fu_1244_p2;

assign zext_ln41_13_fu_1269_p1 = add_ln41_45_fu_1264_p2;

assign zext_ln41_14_fu_1279_p1 = add_ln41_46_fu_1274_p2;

assign zext_ln41_15_fu_1299_p1 = add_ln41_47_fu_1294_p2;

assign zext_ln41_16_fu_1309_p1 = add_ln41_48_fu_1304_p2;

assign zext_ln41_17_fu_1329_p1 = add_ln41_49_fu_1324_p2;

assign zext_ln41_18_fu_1339_p1 = add_ln41_50_fu_1334_p2;

assign zext_ln41_19_fu_1359_p1 = add_ln41_51_fu_1354_p2;

assign zext_ln41_1_fu_1103_p1 = add_ln41_40_fu_1097_p2;

assign zext_ln41_20_fu_1369_p1 = add_ln41_52_fu_1364_p2;

assign zext_ln41_21_fu_1436_p1 = add_ln41_53_fu_1431_p2;

assign zext_ln41_22_fu_1446_p1 = add_ln41_54_fu_1441_p2;

assign zext_ln41_23_fu_1513_p1 = add_ln41_55_fu_1508_p2;

assign zext_ln41_24_fu_1523_p1 = add_ln41_56_fu_1518_p2;

assign zext_ln41_25_fu_1590_p1 = add_ln41_57_fu_1585_p2;

assign zext_ln41_26_fu_1600_p1 = add_ln41_58_fu_1595_p2;

assign zext_ln41_27_fu_1667_p1 = add_ln41_59_fu_1662_p2;

assign zext_ln41_28_fu_1677_p1 = add_ln41_60_fu_1672_p2;

assign zext_ln41_29_fu_1744_p1 = add_ln41_61_fu_1739_p2;

assign zext_ln41_2_fu_1114_p1 = or_ln41_fu_1108_p2;

assign zext_ln41_30_fu_1754_p1 = add_ln41_62_fu_1749_p2;

assign zext_ln41_31_fu_1821_p1 = add_ln41_63_fu_1816_p2;

assign zext_ln41_32_fu_1831_p1 = add_ln41_64_fu_1826_p2;

assign zext_ln41_33_fu_1898_p1 = add_ln41_65_fu_1893_p2;

assign zext_ln41_34_fu_1908_p1 = add_ln41_66_fu_1903_p2;

assign zext_ln41_35_fu_1975_p1 = add_ln41_67_fu_1970_p2;

assign zext_ln41_36_fu_1985_p1 = add_ln41_68_fu_1980_p2;

assign zext_ln41_37_fu_2052_p1 = add_ln41_69_fu_2047_p2;

assign zext_ln41_38_fu_2062_p1 = add_ln41_70_fu_2057_p2;

assign zext_ln41_39_fu_2129_p1 = add_ln41_71_fu_2124_p2;

assign zext_ln41_3_fu_1129_p1 = or_ln41_1_fu_1124_p2;

assign zext_ln41_40_fu_2139_p1 = add_ln41_72_fu_2134_p2;

assign zext_ln41_4_fu_1139_p1 = or_ln41_2_fu_1134_p2;

assign zext_ln41_5_fu_1149_p1 = or_ln41_3_fu_1144_p2;

assign zext_ln41_6_fu_1159_p1 = or_ln41_4_fu_1154_p2;

assign zext_ln41_7_fu_1179_p1 = or_ln41_5_fu_1174_p2;

assign zext_ln41_8_fu_1189_p1 = or_ln41_6_fu_1184_p2;

assign zext_ln41_9_fu_1209_p1 = add_ln41_41_fu_1204_p2;

assign zext_ln41_fu_1093_p1 = tmp_1_fu_1085_p3;

always @ (posedge ap_clk) begin
    add_ln41_40_reg_2861[2:0] <= 3'b000;
end

endmodule //kernel_gemver_kernel_gemver_Pipeline_VITIS_LOOP_39_6
