// Seed: 319166577
module module_0;
  wire id_1;
  assign id_2 = id_1;
  id_3(
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(1'h0),
      .id_4(-1),
      .id_5(id_1),
      .id_6(id_1),
      .id_7(id_2),
      .id_8(-1 == id_1 * id_2 ^ id_2),
      .id_9(-1)
  );
  assign id_1 = -1;
  wire id_4;
  assign id_1 = 1;
  always begin : LABEL_0
    disable id_5;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    inout supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input wire id_12,
    output tri id_13,
    input wand id_14,
    output wire id_15,
    output supply1 id_16,
    output tri id_17
);
  wire id_19;
  module_0 modCall_1 ();
  wand id_20;
  generate
    wire id_21;
  endgenerate
  id_22 :
  assert property (@(negedge 1'b0 or posedge id_14) 1) $display(id_8, id_20, -1, id_7);
  supply1 id_23 = 1;
  assign id_13 = -1 == id_20;
endmodule
