;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-110
	MOV -1, <-26
	MOV -17, <-20
	DJN -1, @-20
	ADD #270, <0
	SPL 0, <-22
	SLT 12, @-10
	ADD 210, 60
	JMP -207, @-920
	SUB 0, 0
	SPL <0, 9
	SPL <0, 9
	SPL <0, 9
	CMP -702, -0
	SUB @121, 103
	SUB @0, @2
	SUB @0, @2
	ADD 210, 60
	SUB -207, <-120
	SUB 120, 600
	SUB 0, @310
	SPL 0, 29
	SUB 200, 0
	SUB 200, 0
	SUB 0, @310
	SUB #-10, 0
	SPL 0, 29
	ADD 210, 60
	SPL 0, 29
	SUB @0, @2
	SUB -127, <100
	SUB 200, 0
	SUB 200, 0
	SUB 200, 0
	SUB 200, 0
	JMZ 0, 90
	SUB -207, <-920
	ADD 210, 60
	JMP -5, @-980
	SUB 0, 0
	JMP -5, @-980
	SPL 0, <-22
	CMP -207, <-110
	SPL 0, <-22
	SUB 0, 0
	JMN 250, 61
	MOV -1, <-26
	SPL 0, <-22
	SPL 0, <-22
	CMP -207, <-110
	MOV -1, <-26
	CMP -207, <-110
	SLT 12, @-10
	ADD 210, 60
	SPL 0, <-22
	SLT 12, @-10
	ADD 210, 60
	JMP -207, @-920
	SUB 0, 0
	SPL <0, 9
	SUB 0, 0
	SUB @121, 103
	SUB @0, @2
	SUB @0, @2
