// Seed: 3136382934
module module_0;
  tri0 id_1;
  wand id_2 = 1'b0 * 1;
  assign id_1 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  logic id_2
);
  initial id_0 <= 1;
  assign id_0 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3
    , id_20,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7,
    input uwire id_8,
    output tri id_9,
    output wor id_10,
    inout wor id_11,
    input uwire id_12,
    output wire id_13,
    input tri id_14,
    input tri id_15,
    input wand id_16,
    input wire id_17,
    output supply1 id_18
    , id_21
);
  wire id_22;
  module_0 modCall_1 ();
endmodule
