Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 12 17:36:11 2022
| Host         : DESKTOP-NTH2LGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.351        0.000                      0                67728        0.033        0.000                      0                67728        3.750        0.000                       0                  8230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.351        0.000                      0                67728        0.033        0.000                      0                67728        3.750        0.000                       0                  8230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 pixel_addr3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 1.419ns (16.462%)  route 7.201ns (83.538%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  pixel_addr3_reg[9]/Q
                         net (fo=312, routed)         5.509    11.087    ram2/Q[9]
    SLICE_X55Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.211 r  ram2/data_o[7]_i_40/O
                         net (fo=1, routed)           0.000    11.211    ram2/data_o[7]_i_40_n_0
    SLICE_X55Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    11.428 r  ram2/data_o_reg[7]_i_18/O
                         net (fo=1, routed)           0.000    11.428    ram2/data_o_reg[7]_i_18_n_0
    SLICE_X55Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    11.522 r  ram2/data_o_reg[7]_i_7__0/O
                         net (fo=1, routed)           1.692    13.215    ram2/data_o_reg[7]_i_7__0_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I5_O)        0.316    13.531 r  ram2/data_o[7]_i_2/O
                         net (fo=1, routed)           0.000    13.531    ram2/data_o[7]_i_2_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    13.743 r  ram2/data_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.743    ram2/data_o_reg[7]_i_1_n_0
    SLICE_X32Y27         FDRE                                         r  ram2/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.434    14.806    ram2/clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  ram2/data_o_reg[7]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.064    15.093    ram2/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 pixel_addr3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 1.419ns (17.137%)  route 6.862ns (82.863%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  pixel_addr3_reg[9]/Q
                         net (fo=312, routed)         5.335    10.913    ram2/Q[9]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.037 r  ram2/data_o[9]_i_40/O
                         net (fo=1, routed)           0.000    11.037    ram2/data_o[9]_i_40_n_0
    SLICE_X61Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.254 r  ram2/data_o_reg[9]_i_18/O
                         net (fo=1, routed)           0.000    11.254    ram2/data_o_reg[9]_i_18_n_0
    SLICE_X61Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    11.348 r  ram2/data_o_reg[9]_i_7__0/O
                         net (fo=1, routed)           1.527    12.875    ram2/data_o_reg[9]_i_7__0_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.316    13.191 r  ram2/data_o[9]_i_2/O
                         net (fo=1, routed)           0.000    13.191    ram2/data_o[9]_i_2_n_0
    SLICE_X43Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    13.403 r  ram2/data_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.403    ram2/data_o_reg[9]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  ram2/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.436    14.808    ram2/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  ram2/data_o_reg[9]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.064    15.023    ram2/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -13.403    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.029ns (25.143%)  route 6.040ns (74.857%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.717     5.269    clk_IBUF_BUFG
    SLICE_X45Y127        FDRE                                         r  pixel_addr2_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y127        FDRE (Prop_fdre_C_Q)         0.456     5.725 r  pixel_addr2_reg[0]_rep__11/Q
                         net (fo=128, routed)         2.919     8.644    ram1/RAM_reg_9216_9471_5_5/A0
    SLICE_X34Y95         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.287     8.930 r  ram1/RAM_reg_9216_9471_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.930    ram1/RAM_reg_9216_9471_5_5/OA
    SLICE_X34Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     9.144 r  ram1/RAM_reg_9216_9471_5_5/F7.A/O
                         net (fo=1, routed)           0.000     9.144    ram1/RAM_reg_9216_9471_5_5/O1
    SLICE_X34Y95         MUXF8 (Prop_muxf8_I1_O)      0.088     9.232 r  ram1/RAM_reg_9216_9471_5_5/F8/O
                         net (fo=1, routed)           1.064    10.297    ram1/RAM_reg_9216_9471_5_5_n_0
    SLICE_X35Y106        LUT6 (Prop_lut6_I5_O)        0.319    10.616 r  ram1/data_o[5]_i_19/O
                         net (fo=1, routed)           0.000    10.616    ram1/data_o[5]_i_19_n_0
    SLICE_X35Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    10.861 r  ram1/data_o_reg[5]_i_8/O
                         net (fo=1, routed)           0.000    10.861    ram1/data_o_reg[5]_i_8_n_0
    SLICE_X35Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    10.965 r  ram1/data_o_reg[5]_i_3/O
                         net (fo=1, routed)           2.056    13.021    ram1/data_o_reg[5]_i_3_n_0
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.316    13.337 r  ram1/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    13.337    ram1/data_o0[5]
    SLICE_X48Y82         FDRE                                         r  ram1/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.430    14.801    ram1/clk_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  ram1/data_o_reg[5]/C
                         clock pessimism              0.188    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.029    14.983    ram1/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 pixel_addr3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.414ns (17.207%)  route 6.804ns (82.793%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  pixel_addr3_reg[9]/Q
                         net (fo=312, routed)         5.532    11.111    ram2/Q[9]
    SLICE_X43Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.235 r  ram2/data_o[3]_i_39/O
                         net (fo=1, routed)           0.000    11.235    ram2/data_o[3]_i_39_n_0
    SLICE_X43Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    11.447 r  ram2/data_o_reg[3]_i_18/O
                         net (fo=1, routed)           0.000    11.447    ram2/data_o_reg[3]_i_18_n_0
    SLICE_X43Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    11.541 r  ram2/data_o_reg[3]_i_7__0/O
                         net (fo=1, routed)           1.271    12.812    ram2/data_o_reg[3]_i_7__0_n_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.316    13.128 r  ram2/data_o[3]_i_2/O
                         net (fo=1, routed)           0.000    13.128    ram2/data_o[3]_i_2_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    13.340 r  ram2/data_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.340    ram2/data_o_reg[3]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  ram2/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.437    14.809    ram2/clk_IBUF_BUFG
    SLICE_X48Y24         FDRE                                         r  ram2/data_o_reg[3]/C
                         clock pessimism              0.187    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X48Y24         FDRE (Setup_fdre_C_D)        0.064    15.024    ram2/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -13.340    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 pixel_addr3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.194ns  (logic 1.313ns (16.024%)  route 6.881ns (83.976%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.570     5.122    clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  pixel_addr3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  pixel_addr3_reg[8]/Q
                         net (fo=309, routed)         5.121    10.699    ram2/Q[8]
    SLICE_X51Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.823 r  ram2/data_o[4]_i_22__0/O
                         net (fo=1, routed)           0.000    10.823    ram2/data_o[4]_i_22__0_n_0
    SLICE_X51Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    11.040 r  ram2/data_o_reg[4]_i_9__0/O
                         net (fo=1, routed)           1.760    12.800    ram2/data_o_reg[4]_i_9__0_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I2_O)        0.299    13.099 r  ram2/data_o[4]_i_3/O
                         net (fo=1, routed)           0.000    13.099    ram2/data_o[4]_i_3_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    13.316 r  ram2/data_o_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.316    ram2/data_o_reg[4]_i_1_n_0
    SLICE_X51Y41         FDRE                                         r  ram2/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.454    14.826    ram2/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  ram2/data_o_reg[4]/C
                         clock pessimism              0.187    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.064    15.041    ram2/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 1.860ns (23.328%)  route 6.113ns (76.672%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.725     5.277    clk_IBUF_BUFG
    SLICE_X57Y119        FDRE                                         r  pixel_addr2_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.456     5.733 r  pixel_addr2_reg[1]_rep__6/Q
                         net (fo=128, routed)         3.812     9.545    ram1/RAM_reg_2816_3071_7_7/A1
    SLICE_X64Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.669 r  ram1/RAM_reg_2816_3071_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.669    ram1/RAM_reg_2816_3071_7_7/OD
    SLICE_X64Y87         MUXF7 (Prop_muxf7_I0_O)      0.241     9.910 r  ram1/RAM_reg_2816_3071_7_7/F7.B/O
                         net (fo=1, routed)           0.000     9.910    ram1/RAM_reg_2816_3071_7_7/O0
    SLICE_X64Y87         MUXF8 (Prop_muxf8_I0_O)      0.098    10.008 r  ram1/RAM_reg_2816_3071_7_7/F8/O
                         net (fo=1, routed)           0.967    10.974    ram1/RAM_reg_2816_3071_7_7_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I0_O)        0.319    11.293 r  ram1/data_o[7]_i_28/O
                         net (fo=1, routed)           0.000    11.293    ram1/data_o[7]_i_28_n_0
    SLICE_X61Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    11.505 r  ram1/data_o_reg[7]_i_13/O
                         net (fo=1, routed)           0.000    11.505    ram1/data_o_reg[7]_i_13_n_0
    SLICE_X61Y89         MUXF8 (Prop_muxf8_I1_O)      0.094    11.599 r  ram1/data_o_reg[7]_i_5/O
                         net (fo=1, routed)           1.335    12.934    ram1/data_o_reg[7]_i_5_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.316    13.250 r  ram1/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    13.250    ram1/data_o0[7]
    SLICE_X45Y89         FDRE                                         r  ram1/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.433    14.804    ram1/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  ram1/data_o_reg[7]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.029    14.986    ram1/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 pixel_addr3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 1.450ns (17.773%)  route 6.708ns (82.227%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.571     5.123    clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  pixel_addr3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  pixel_addr3_reg[9]/Q
                         net (fo=312, routed)         4.798    10.377    ram2/Q[9]
    SLICE_X61Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.501 r  ram2/data_o[6]_i_37/O
                         net (fo=1, routed)           0.000    10.501    ram2/data_o[6]_i_37_n_0
    SLICE_X61Y1          MUXF7 (Prop_muxf7_I0_O)      0.238    10.739 r  ram2/data_o_reg[6]_i_17/O
                         net (fo=1, routed)           0.000    10.739    ram2/data_o_reg[6]_i_17_n_0
    SLICE_X61Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    10.843 r  ram2/data_o_reg[6]_i_7__0/O
                         net (fo=1, routed)           1.910    12.753    ram2/data_o_reg[6]_i_7__0_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I5_O)        0.316    13.069 r  ram2/data_o[6]_i_2/O
                         net (fo=1, routed)           0.000    13.069    ram2/data_o[6]_i_2_n_0
    SLICE_X48Y30         MUXF7 (Prop_muxf7_I0_O)      0.212    13.281 r  ram2/data_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.281    ram2/data_o_reg[6]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  ram2/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.443    14.815    ram2/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  ram2/data_o_reg[6]/C
                         clock pessimism              0.187    15.002    
                         clock uncertainty           -0.035    14.966    
    SLICE_X48Y30         FDRE (Setup_fdre_C_D)        0.064    15.030    ram2/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 2.059ns (25.907%)  route 5.889ns (74.093%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.721     5.273    clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  pixel_addr2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.456     5.729 r  pixel_addr2_reg[1]_rep__3/Q
                         net (fo=128, routed)         3.079     8.808    ram1/RAM_reg_13312_13567_9_9/A1
    SLICE_X34Y87         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     9.125 r  ram1/RAM_reg_13312_13567_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.125    ram1/RAM_reg_13312_13567_9_9/OA
    SLICE_X34Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     9.339 r  ram1/RAM_reg_13312_13567_9_9/F7.A/O
                         net (fo=1, routed)           0.000     9.339    ram1/RAM_reg_13312_13567_9_9/O1
    SLICE_X34Y87         MUXF8 (Prop_muxf8_I1_O)      0.088     9.427 r  ram1/RAM_reg_13312_13567_9_9/F8/O
                         net (fo=1, routed)           0.874    10.301    ram1/RAM_reg_13312_13567_9_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.319    10.620 r  ram1/data_o[9]_i_15/O
                         net (fo=1, routed)           0.000    10.620    ram1/data_o[9]_i_15_n_0
    SLICE_X39Y95         MUXF7 (Prop_muxf7_I1_O)      0.245    10.865 r  ram1/data_o_reg[9]_i_6/O
                         net (fo=1, routed)           0.000    10.865    ram1/data_o_reg[9]_i_6_n_0
    SLICE_X39Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    10.969 r  ram1/data_o_reg[9]_i_2/O
                         net (fo=1, routed)           1.936    12.904    ram1/data_o_reg[9]_i_2_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I0_O)        0.316    13.220 r  ram1/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    13.220    ram1/data_o0[9]
    SLICE_X48Y72         FDRE                                         r  ram1/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.424    14.795    ram1/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  ram1/data_o_reg[9]/C
                         clock pessimism              0.188    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.029    14.977    ram1/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_14080_14335_10_10/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 0.580ns (7.518%)  route 7.135ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  pixel_addr2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  pixel_addr2_reg[11]/Q
                         net (fo=112, routed)         2.838     8.396    ram1/Q[11]
    SLICE_X35Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  ram1/RAM_reg_14080_14335_0_0_i_1/O
                         net (fo=48, routed)          4.296    12.816    ram1/RAM_reg_14080_14335_10_10/WE
    SLICE_X50Y140        RAMS64E                                      r  ram1/RAM_reg_14080_14335_10_10/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.607    14.978    ram1/RAM_reg_14080_14335_10_10/WCLK
    SLICE_X50Y140        RAMS64E                                      r  ram1/RAM_reg_14080_14335_10_10/RAMS64E_A/CLK
                         clock pessimism              0.188    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X50Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.598    ram1/RAM_reg_14080_14335_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 pixel_addr2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_14080_14335_10_10/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 0.580ns (7.518%)  route 7.135ns (92.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X15Y64         FDRE                                         r  pixel_addr2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456     5.557 f  pixel_addr2_reg[11]/Q
                         net (fo=112, routed)         2.838     8.396    ram1/Q[11]
    SLICE_X35Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.520 r  ram1/RAM_reg_14080_14335_0_0_i_1/O
                         net (fo=48, routed)          4.296    12.816    ram1/RAM_reg_14080_14335_10_10/WE
    SLICE_X50Y140        RAMS64E                                      r  ram1/RAM_reg_14080_14335_10_10/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        1.607    14.978    ram1/RAM_reg_14080_14335_10_10/WCLK
    SLICE_X50Y140        RAMS64E                                      r  ram1/RAM_reg_14080_14335_10_10/RAMS64E_B/CLK
                         clock pessimism              0.188    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X50Y140        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.598    ram1/RAM_reg_14080_14335_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  1.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[3]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[3]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[3]_rep__33/Q
                         net (fo=128, routed)         0.145     1.760    ram2/RAM_reg_11776_12031_0_0/A3
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.726    ram2/RAM_reg_11776_12031_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[3]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[3]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[3]_rep__33/Q
                         net (fo=128, routed)         0.145     1.760    ram2/RAM_reg_11776_12031_0_0/A3
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.726    ram2/RAM_reg_11776_12031_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[3]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[3]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[3]_rep__33/Q
                         net (fo=128, routed)         0.145     1.760    ram2/RAM_reg_11776_12031_0_0/A3
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.726    ram2/RAM_reg_11776_12031_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[3]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.231%)  route 0.145ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[3]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[3]_rep__33/Q
                         net (fo=128, routed)         0.145     1.760    ram2/RAM_reg_11776_12031_0_0/A3
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.726    ram2/RAM_reg_11776_12031_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[0]_rep__33/Q
                         net (fo=128, routed)         0.217     1.832    ram2/RAM_reg_11776_12031_0_0/A0
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram2/RAM_reg_11776_12031_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[0]_rep__33/Q
                         net (fo=128, routed)         0.217     1.832    ram2/RAM_reg_11776_12031_0_0/A0
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram2/RAM_reg_11776_12031_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[0]_rep__33/Q
                         net (fo=128, routed)         0.217     1.832    ram2/RAM_reg_11776_12031_0_0/A0
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram2/RAM_reg_11776_12031_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  pixel_addr3_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr3_reg[0]_rep__33/Q
                         net (fo=128, routed)         0.217     1.832    ram2/RAM_reg_11776_12031_0_0/A0
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.828     1.986    ram2/RAM_reg_11776_12031_0_0/WCLK
    SLICE_X34Y36         RAMS64E                                      r  ram2/RAM_reg_11776_12031_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.486    
    SLICE_X34Y36         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.796    ram2/RAM_reg_11776_12031_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_16640_16895_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  pixel_addr3_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr3_reg[0]_rep__6/Q
                         net (fo=96, routed)          0.217     1.830    ram2/RAM_reg_16640_16895_3_3/A0
    SLICE_X52Y28         RAMS64E                                      r  ram2/RAM_reg_16640_16895_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.827     1.985    ram2/RAM_reg_16640_16895_3_3/WCLK
    SLICE_X52Y28         RAMS64E                                      r  ram2/RAM_reg_16640_16895_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram2/RAM_reg_16640_16895_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pixel_addr3_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_16640_16895_3_3/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.558     1.471    clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  pixel_addr3_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr3_reg[0]_rep__6/Q
                         net (fo=96, routed)          0.217     1.830    ram2/RAM_reg_16640_16895_3_3/A0
    SLICE_X52Y28         RAMS64E                                      r  ram2/RAM_reg_16640_16895_3_3/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=8229, routed)        0.827     1.985    ram2/RAM_reg_16640_16895_3_3/WCLK
    SLICE_X52Y28         RAMS64E                                      r  ram2/RAM_reg_16640_16895_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X52Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    ram2/RAM_reg_16640_16895_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3    ram0/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5    ram0/RAM_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9    ram0/RAM_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12   ram0/RAM_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2    ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5    ram0/RAM_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5    ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7    ram0/RAM_reg_1_11/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y114  ram1/RAM_reg_11776_12031_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y74   ram1/RAM_reg_4608_4863_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y74   ram1/RAM_reg_4608_4863_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y74   ram1/RAM_reg_4608_4863_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y74   ram1/RAM_reg_4608_4863_8_8/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y65   ram1/RAM_reg_4608_4863_9_9/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y114  ram1/RAM_reg_11776_12031_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y114  ram1/RAM_reg_11776_12031_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y114  ram1/RAM_reg_11776_12031_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y90   ram1/RAM_reg_1536_1791_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y106  ram1/RAM_reg_11776_12031_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y106  ram1/RAM_reg_11776_12031_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y106  ram1/RAM_reg_11776_12031_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y106  ram1/RAM_reg_11776_12031_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y85   ram1/RAM_reg_1536_1791_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y65   ram1/RAM_reg_4608_4863_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y37    ram2/RAM_reg_11776_12031_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y37    ram2/RAM_reg_11776_12031_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y37    ram2/RAM_reg_11776_12031_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y2    ram2/RAM_reg_1536_1791_2_2/RAMS64E_A/CLK



