Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Feb 18 13:54:32 2026
| Host         : RMP-RESEARCH4 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file Redesign_conv_engine_1_0_utilization_synth.rpt -pb Redesign_conv_engine_1_0_utilization_synth.pb
| Design       : Redesign_conv_engine_1_0
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs*                  | 118394 |     0 |          0 |    274080 | 43.20 |
|   LUT as Logic             |  84353 |     0 |          0 |    274080 | 30.78 |
|   LUT as Memory            |  34041 |     0 |          0 |    144000 | 23.64 |
|     LUT as Distributed RAM |  32768 |     0 |            |           |       |
|     LUT as Shift Register  |   1273 |     0 |            |           |       |
| CLB Registers              | 140842 |     0 |          0 |    548160 | 25.69 |
|   Register as Flip Flop    | 140842 |     0 |          0 |    548160 | 25.69 |
|   Register as Latch        |      0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   3639 |     0 |          0 |     34260 | 10.62 |
| F7 Muxes                   |   6769 |     0 |          0 |    137040 |  4.94 |
| F8 Muxes                   |   2539 |     0 |          0 |     68520 |  3.71 |
| F9 Muxes                   |      0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 17532  |          Yes |         Set |            - |
| 123310 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  362 |     0 |          0 |       912 | 39.69 |
|   RAMB36/FIFO*    |  350 |     0 |          0 |       912 | 38.38 |
|     RAMB36E2 only |  350 |       |            |           |       |
|   RAMB18          |   24 |     0 |          0 |      1824 |  1.32 |
|     RAMB18E2 only |   24 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  355 |     0 |          0 |      2520 | 14.09 |
|   DSP48E2 only |  355 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       328 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       168 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 123310 |            Register |
| LUT6     |  32498 |                 CLB |
| LUT4     |  24586 |                 CLB |
| RAMD32   |  24576 |                 CLB |
| LUT3     |  22850 |                 CLB |
| FDSE     |  17532 |            Register |
| LUT2     |  10838 |                 CLB |
| RAMS32   |   8192 |                 CLB |
| MUXF7    |   6769 |                 CLB |
| LUT5     |   5914 |                 CLB |
| CARRY8   |   3639 |                 CLB |
| MUXF8    |   2539 |                 CLB |
| LUT1     |   2046 |                 CLB |
| SRL16E   |    692 |                 CLB |
| SRLC32E  |    581 |                 CLB |
| DSP48E2  |    355 |          Arithmetic |
| RAMB36E2 |    350 |            BLOCKRAM |
| RAMB18E2 |     24 |            BLOCKRAM |
+----------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


