## Hello there 👋

*About Me*:

🎓 **Design & Verification Engineer** with an academic background in Physics (M.Sc. from NIT Surat) and strong hands-on experience and in **Formal verification**.

💡 Trained in **ASIC front-end design and functional verification**, with hands-on experience using **SystemVerilog**, **UVM**, and **FPGA workflows**.

🔍 Passionate about building reliable digital systems, writing efficient testbenches, and exploring modular verification techniques.

---

*Technical Skills*:

- **HDLs & Methodologies**: Verilog | SystemVerilog | UVM | Vivado (FPGA)
- **Verification**: Complete Testbench Architecture | Debugging | Constraint Random Testing | Assertions | Code & Functional Coverag | On-chip & Peripheral Protocols
- **FPGA Design**: Vivado  | Xilinx Flow | RTL Design & Debug
- **Digital Design**: ALUs | Memory Blocks | Pattern Detectors | Interrupt/SPI Controllers | Sequential/Combinational
- **Tools & Platforms**: QuestaSim | ModelSim | Cadence | EDA Playground | Vim/GVim | Vivado
- **Soft Skills**: Teamwork | Debugging | Time Management | Clear Communication

---

*Projects*:

- 🧠 **UVM-based Dual-Port Memory Testbench**  
  Complete testbench architecture using UVM components, assertions, coverage, and OOP practices in SystemVerilog.

- 🔄 **FSM Coverage & Pattern Detection**  
  Designed FSMs and implemented directed and random verification with constraints and coverage metrics.

- 🧰 **SPI & Interrupt Controllers**  
  Designed using APB and SPI protocols, with focused verification and signal analysis.

- 🔧 **FPGA Implementation**  
  Designed and tested and debugged digital circuits on Xilinx FPGA boards using Vivado for synthesis and simulation.

---

*Currently Exploring*:

- Advanced UVM testbench hierarchies with actual on-chip and peripheral protocols.   
- Assertion-based verification and formal approaches  
- Optimizing FPGA flow and debugging real-time signals

---

*Career Focus*:

Looking forward to contributing to **ASIC/FPGA front-end design and verification** roles with a focus on **digital reliability, scalable testbenches**, and **verification automation**.

---

*Let's Connect*:

[📫 Email](mailto:yashpatel6022@gmail.com) | [💼 LinkedIn](https://www.linkedin.com/in/yash-patel-y0602)

<!--
**yashhh006/yashhh006** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
