
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity LED is 

	port ( 
		clk : in std_logic;
		btn : in std_logic;
		ld : out std_logic
		);
end LED;

architecture led1 of LED is 
	
	component Entprellung
		port (
			clk : in std_logic;
			btn : in std_logic;
			btnout  : out  std_logic
			);
	end component;
	
	signal btnsig : std_logic;
	
	begin
	custom_entpreller : Entprellung PORT MAP (clk => clk, btn => btn, btnout => btnsig);
	
	process (clk)
	begin
		
		case  btnsig is
			when '1' => ld <= '0';
			when '0' => ld <= '1';
			when others => ld <= '1';
		end case;
	end process;
end led1;
