// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/RAM64.hdl

/**
 * Memory of 64 registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[3..5], a=loadA, b=loadB, c=loadC, d=loadD, e=loadE, f=loadF, g=loadG, h=loadH);
    RAM8(address=address[0..2], in=in, out=a, load=loadA);
    RAM8(address=address[0..2], in=in, out=b, load=loadB);
    RAM8(address=address[0..2], in=in, out=c, load=loadC);
    RAM8(address=address[0..2], in=in, out=d, load=loadD);
    RAM8(address=address[0..2], in=in, out=e, load=loadE);
    RAM8(address=address[0..2], in=in, out=f, load=loadF);
    RAM8(address=address[0..2], in=in, out=g, load=loadG);
    RAM8(address=address[0..2], in=in, out=h, load=loadH);
    Mux8Way16(a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h, sel=address[3..5], out=out);
}
