
---------- Begin Simulation Statistics ----------
simSeconds                                   0.032459                       # Number of seconds simulated (Second)
simTicks                                  32458526000                       # Number of ticks simulated (Tick)
finalTick                                 32458526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     94.14                       # Real time elapsed on the host (Second)
hostTickRate                                344795677                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     640016                       # Number of bytes of host memory used (Byte)
simInsts                                     48982758                       # Number of instructions simulated (Count)
simOps                                       48982773                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   520327                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     520327                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         64917053                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        54100509                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    33542                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       53016856                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  90583                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              5151277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2370426                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                4794                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            62703728                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.845514                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.627023                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  43072293     68.69%     68.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6688034     10.67%     79.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4900254      7.81%     87.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2675245      4.27%     91.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1935342      3.09%     94.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1394819      2.22%     96.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    960252      1.53%     98.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    594308      0.95%     99.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    483181      0.77%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              62703728                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  315918     20.60%     20.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  82884      5.41%     26.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1497      0.10%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     26.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 640599     41.77%     67.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                489909     31.95%     99.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2652      0.17%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        28722      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      33804912     63.76%     63.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       485134      0.92%     64.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        319499      0.60%     65.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       278551      0.53%     65.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        16389      0.03%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        28672      0.05%     65.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262191      0.49%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     66.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         4096      0.01%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     10893955     20.55%     87.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5149538      9.71%     96.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1163502      2.19%     98.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       581695      1.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       53016856                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.816686                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1533463                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028924                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                165686837                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                56851687                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        49945809                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4674649                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2455250                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2318136                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52183845                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2337752                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          52676006                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      11934362                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    340850                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17641842                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        9141777                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5707480                       # Number of stores executed (Count)
system.cpu.numRate                           0.811436                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                           54148                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2213325                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48982758                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      48982773                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.325304                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.325304                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.754544                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.754544                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   65536993                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  36491003                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     1712337                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    1712123                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                   3461349                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   589824                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       12015989                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5871710                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2915703                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1410908                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                10754442                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           8183213                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            206441                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              6129817                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 6104845                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995926                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          610948                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             608133                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2815                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        19941                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         5174006                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28748                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            192239                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     61933147                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.790898                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.052754                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        49145803     79.35%     79.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4432100      7.16%     86.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2055344      3.32%     89.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1258398      2.03%     91.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          424239      0.68%     92.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          403501      0.65%     93.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          287718      0.46%     93.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          184330      0.30%     93.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3741714      6.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     61933147                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48982758                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               48982773                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16254198                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10945204                       # Number of loads committed (Count)
system.cpu.commit.amos                             17                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          25                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8372520                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    2289676                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    47606916                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1174802                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        24601      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31319113     63.94%     63.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       479222      0.98%     64.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       315815      0.64%     65.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       278528      0.57%     66.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        16384      0.03%     66.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        28672      0.06%     66.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.54%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         4096      0.01%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      9818821     20.05%     86.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4735525      9.67%     96.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1126400      2.30%     98.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       573452      1.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     48982773                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3741714                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11816665                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11816665                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11816665                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11816665                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1161272                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1161272                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1161272                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1161272                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  53066055550                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  53066055550                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  53066055550                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  53066055550                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12977937                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12977937                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12977937                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12977937                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.089480                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.089480                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.089480                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.089480                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 45696.491046                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 45696.491046                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 45696.491046                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 45696.491046                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1068269                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          275                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        30664                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      34.837888                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    91.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       113029                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            113029                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       626877                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        626877                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       626877                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       626877                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       534395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       534395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       534395                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       534395                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  28555899502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  28555899502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  28555899502                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  28555899502                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.041177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.041177                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.041177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.041177                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53435.940647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53435.940647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53435.940647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 53435.940647                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 534333                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            8                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       342500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       342500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           12                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        85625                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        85625                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            2                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       165500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       165500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.166667                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        82750                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        82750                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      6829691                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6829691                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       839278                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        839278                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  43915706500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  43915706500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7668969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7668969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.109438                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.109438                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52325.578056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52325.578056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       379439                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       379439                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       459839                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       459839                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  26449800500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  26449800500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.059961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.059961                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 57519.698199                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 57519.698199                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            9                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            9                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           16                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              16                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        55999                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        55999                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           17                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           17                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.058824                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.058824                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        55999                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        55999                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        54999                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        54999                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.058824                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.058824                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        54999                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        54999                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4986974                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4986974                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       321994                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       321994                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   9150349050                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9150349050                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5308968                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5308968                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.060651                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.060651                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 28417.762598                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 28417.762598                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       247438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       247438                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        74556                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        74556                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2106099002                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2106099002                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014043                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014043                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 28248.551451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 28248.551451                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.995755                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12351095                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             534397                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              23.112209                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              202000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.995755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999934                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           26490347                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          26490347                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6118108                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              46468341                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8157320                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1750255                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 209704                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5808401                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 14225                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               56297493                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 47162                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            8185431                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58997968                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10754442                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6712978                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      54293987                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  447812                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6391169                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 84986                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           62703728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.940902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.227379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 50728799     80.90%     80.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1125071      1.79%     82.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1805498      2.88%     85.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1184780      1.89%     87.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1607932      2.56%     90.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1035547      1.65%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   800736      1.28%     92.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1029152      1.64%     94.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3386213      5.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             62703728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.165664                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.908821                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6331571                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6331571                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6331571                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6331571                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        59595                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           59595                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        59595                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          59595                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2149293996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2149293996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2149293996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2149293996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6391166                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6391166                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6391166                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6391166                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009325                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009325                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009325                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009325                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 36065.005386                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 36065.005386                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 36065.005386                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 36065.005386                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1877                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           30                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      62.566667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        57788                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             57788                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1358                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1358                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1358                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1358                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        58237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        58237                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        58237                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        58237                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2044005497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2044005497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2044005497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2044005497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.009112                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009112                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.009112                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009112                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 35098.056167                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 35098.056167                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 35098.056167                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 35098.056167                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                  57788                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6331571                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6331571                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        59595                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         59595                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2149293996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2149293996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6391166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6391166                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009325                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009325                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 36065.005386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 36065.005386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1358                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1358                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        58237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        58237                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2044005497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2044005497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.009112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009112                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 35098.056167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 35098.056167                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           368.115265                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6389806                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              58235                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             109.724496                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   368.115265                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.718975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.718975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          447                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          260                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.873047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12840567                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12840567                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    209704                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1767662                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 28618885                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               54134051                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               140226                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 12015989                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5871710                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 33498                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    205112                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 28389839                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          21674                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          88714                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       120570                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               209284                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 52351772                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                52263945                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  29203582                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  38877623                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.805088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.751167                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     4051649                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1070785                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1767                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               21674                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 562716                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 4307                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  29921                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10945204                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.963896                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.124467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10077911     92.08%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15204      0.14%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                16428      0.15%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                47779      0.44%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                58264      0.53%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                76818      0.70%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                22144      0.20%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                13234      0.12%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                11609      0.11%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                23124      0.21%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             352524      3.22%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              40390      0.37%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              10131      0.09%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              38556      0.35%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               7146      0.07%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              26620      0.24%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              55113      0.50%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11302      0.10%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5276      0.05%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2790      0.03%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3950      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1770      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1788      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1855      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1534      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3789      0.03%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                832      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                810      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                771      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                741      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            15001      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10945204                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 209704                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6873400                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                33140776                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        3386258                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9023297                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              10070293                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               55428080                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                136138                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1233883                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                7388848                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1430379                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            40215129                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    71052362                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 69274384                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1777978                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              35943410                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  4271719                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   33928                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               34018                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  10599933                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        112294184                       # The number of ROB reads (Count)
system.cpu.rob.writes                       109088712                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48982758                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   48982773                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  4121                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples     88549.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     12610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    442025.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015201932500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         5372                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         5372                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1053438                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              83332                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      592362                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     170817                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    592362                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   170817                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 137727                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 82268                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                592362                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               170817                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  379976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   53251                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   18109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3073                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   4289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   5212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6033                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   5982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   5946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   5948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   5877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   5869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   5564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   5438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   5504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   5402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   5389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   5395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         5372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      84.627327                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     27.446066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    574.715105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511          5326     99.14%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.04%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.02%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.02%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.04%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.04%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.04%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            4      0.07%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.11%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            4      0.07%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            5      0.09%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.07%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            3      0.06%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            8      0.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          5372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         5372                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.477662                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.450448                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.981140                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4200     78.18%     78.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              216      4.02%     82.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              596     11.09%     93.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              287      5.34%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               68      1.27%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                5      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          5372                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 8814528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                37911168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             10932288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1167987973.32941103                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              336807900.64219183                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   32458522000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      42530.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       807040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     28289600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      5665152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 24863729.178583156317                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 871561450.449105381966                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 174535097.496417433023                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        58237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       534125                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       170817                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    610303500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  12370898750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 809302510750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     10479.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     23161.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4737833.53                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst      3727040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     34184000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       37911040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst      3727040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      3727040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7233856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7233856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        58235                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       534125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          592360                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       113029                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         113029                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      114824684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1053159346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1167984030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    114824684                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     114824684                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    222864587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        222864587                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    222864587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     114824684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1053159346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1390848617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               454635                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               88518                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         9133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        36158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        29822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        38952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        47574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        66254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        67163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        68048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        63228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          508                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          463                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         5182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        48864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        11119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         6076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         5879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         6075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              4456796000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2273175000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        12981202250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9803.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28553.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              375897                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              75534                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.68                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        91707                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   378.994144                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   206.407287                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   387.062192                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        34301     37.40%     37.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18126     19.77%     57.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6973      7.60%     64.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2967      3.24%     68.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2723      2.97%     70.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3000      3.27%     74.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2361      2.57%     76.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3007      3.28%     80.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        18249     19.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        91707                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              29096640                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            5665152                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              896.425180                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              174.535097                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       461658120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       245350545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     1219819020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     353686320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2561819520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9410827680                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4539166560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   18792327765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   578.964299                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11720363250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1083680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  19654482750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       193229820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       102677520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2026260600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     108377640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2561819520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  13519416750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1079302080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19591083930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   603.572816                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2687949000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1083680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28686897000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              518043                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        113029                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         57788                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            421304                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              74316                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             74316                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           58237                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         459809                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            273                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port       174260                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1602855                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1777115                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port      7425472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     41417792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 48843264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             592635                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000003                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.001837                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   592633    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               592635                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32458526000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2047788500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          298515393                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2801492000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1184756                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       592121                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
