

================================================================
== Vitis HLS Report for 'actor_top_Pipeline_12'
================================================================
* Date:           Mon Dec 26 02:54:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.241 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  2.610 us|  2.610 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      520|      520|         2|          1|          1|   520|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      23|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_170_fu_58_p2    |         +|   0|  0|  10|          10|           1|
    |exitcond696_fu_52_p2  |      icmp|   0|  0|   5|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  17|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   10|         20|
    |empty_fu_26              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_26              |  10|   0|   10|          0|
    |p_load_reg_80            |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|                           actor_top_Pipeline_12|  return value|
|net_next_next_next_next_first_node2_first_grad_address0  |  out|   10|   ap_memory|  net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_ce0       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_we0       |  out|    1|   ap_memory|  net_next_next_next_next_first_node2_first_grad|         array|
|net_next_next_next_next_first_node2_first_grad_d0        |  out|   32|   ap_memory|  net_next_next_next_next_first_node2_first_grad|         array|
+---------------------------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

