{
  "module_name": "sp5100_tco.h",
  "hash_id": "931cc13f4c210ab3feddead1ca2da00812996f9cb13998e944cdb400b6b5f034",
  "original_prompt": "Ingested from linux-6.6.14/drivers/watchdog/sp5100_tco.h",
  "human_readable_source": " \n \n\n#include <linux/bitops.h>\n\n \n#define SP5100_WDT_MEM_MAP_SIZE\t\t0x08\n#define SP5100_WDT_CONTROL(base)\t((base) + 0x00)  \n#define SP5100_WDT_COUNT(base)\t\t((base) + 0x04)  \n\n#define SP5100_WDT_START_STOP_BIT\tBIT(0)\n#define SP5100_WDT_FIRED\t\tBIT(1)\n#define SP5100_WDT_ACTION_RESET\t\tBIT(2)\n#define SP5100_WDT_DISABLED\t\tBIT(3)\n#define SP5100_WDT_TRIGGER_BIT\t\tBIT(7)\n\n#define SP5100_PM_IOPORTS_SIZE\t\t0x02\n\n \n\n \n#define SP5100_IO_PM_INDEX_REG\t\t0xCD6\n#define SP5100_IO_PM_DATA_REG\t\t0xCD7\n\n \n#define SP5100_SB_RESOURCE_MMIO_BASE\t0x9C\n\n#define SP5100_PM_WATCHDOG_CONTROL\t0x69\n#define SP5100_PM_WATCHDOG_BASE\t\t0x6C\n\n#define SP5100_PCI_WATCHDOG_MISC_REG\t0x41\n#define SP5100_PCI_WATCHDOG_DECODE_EN\tBIT(3)\n\n#define SP5100_PM_WATCHDOG_DISABLE\t((u8)BIT(0))\n#define SP5100_PM_WATCHDOG_SECOND_RES\tGENMASK(2, 1)\n\n#define SP5100_DEVNAME\t\t\t\"SP5100 TCO\"\n\n \n#define SB800_PM_ACPI_MMIO_EN\t\t0x24\n#define SB800_PM_WATCHDOG_CONTROL\t0x48\n#define SB800_PM_WATCHDOG_BASE\t\t0x48\n#define SB800_PM_WATCHDOG_CONFIG\t0x4C\n\n#define SB800_PCI_WATCHDOG_DECODE_EN\tBIT(0)\n#define SB800_PM_WATCHDOG_DISABLE\t((u8)BIT(1))\n#define SB800_PM_WATCHDOG_SECOND_RES\tGENMASK(1, 0)\n#define SB800_ACPI_MMIO_DECODE_EN\tBIT(0)\n#define SB800_ACPI_MMIO_SEL\t\tBIT(1)\n#define SB800_ACPI_MMIO_MASK\t\tGENMASK(1, 0)\n\n#define SB800_PM_WDT_MMIO_OFFSET\t0xB00\n\n#define SB800_DEVNAME\t\t\t\"SB800 TCO\"\n\n \n\n#define EFCH_PM_DECODEEN\t\t0x00\n\n#define EFCH_PM_DECODEEN_WDT_TMREN\tBIT(7)\n\n\n#define EFCH_PM_DECODEEN3\t\t0x03\n#define EFCH_PM_DECODEEN_SECOND_RES\tGENMASK(1, 0)\n#define EFCH_PM_WATCHDOG_DISABLE\t((u8)GENMASK(3, 2))\n\n \n#define EFCH_PM_WDT_ADDR\t\t0xfeb00000\n\n#define EFCH_PM_ISACONTROL\t\t0x04\n\n#define EFCH_PM_ISACONTROL_MMIOEN\tBIT(1)\n\n#define EFCH_PM_ACPI_MMIO_ADDR\t\t0xfed80000\n#define EFCH_PM_ACPI_MMIO_PM_OFFSET\t0x00000300\n#define EFCH_PM_ACPI_MMIO_WDT_OFFSET\t0x00000b00\n\n#define EFCH_PM_ACPI_MMIO_PM_ADDR\t(EFCH_PM_ACPI_MMIO_ADDR +\t\\\n\t\t\t\t\t EFCH_PM_ACPI_MMIO_PM_OFFSET)\n#define EFCH_PM_ACPI_MMIO_PM_SIZE\t8\n#define AMD_ZEN_SMBUS_PCI_REV\t\t0x51\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}