

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Tue Oct 29 01:16:03 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  751|  751|  751|  751|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_popcntdata_fu_427  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_432  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_437  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_442  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_447  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_452  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_457  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_462  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_467  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_472  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_477  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_482  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_487  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_492  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_497  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_502  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcnt_fu_507      |popcnt      |    1|    1|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop           |  744|  744|       186|          -|          -|     4|    no    |
        | + data_read_loop    |   35|   35|         5|          1|          1|    32|    yes   |
        | + calculation_loop  |  133|  133|         7|          1|          1|   128|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|    32999|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      -|     2459|    70335|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      283|    -|
|Register             |        0|      -|    23791|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        4|      0|    26250|   103777|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|        3|       26|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|        1|        8|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+-----+------+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+-----+------+-----+
    |grp_popcnt_fu_507            |popcnt                   |        0|      0|   43|  2077|    0|
    |grp_popcntdata_fu_427        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_432        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_437        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_442        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_447        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_452        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_457        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_462        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_467        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_472        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_477        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_482        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_487        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_492        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_497        |popcntdata               |        0|      0|   76|  4156|    0|
    |grp_popcntdata_fu_502        |popcntdata               |        0|      0|   76|  4156|    0|
    |tancalc_control_s_axi_U      |tancalc_control_s_axi    |        0|      0|  176|   296|    0|
    |tancalc_gmem0_m_axi_U        |tancalc_gmem0_m_axi      |        2|      0|  512|   580|    0|
    |tancalc_gmem1_m_axi_U        |tancalc_gmem1_m_axi      |        2|      0|  512|   580|    0|
    |tancalc_mux_164_11_1_1_U3    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U4    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U5    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U6    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U7    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U8    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U9    |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U10   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U11   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U12   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U13   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U14   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U15   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U16   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U17   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_164_11_1_1_U18   |tancalc_mux_164_11_1_1   |        0|      0|    0|    17|    0|
    |tancalc_mux_42_1024_1_1_U19  |tancalc_mux_42_1024_1_1  |        0|      0|    0|    17|    0|
    |tancalc_mux_42_11_1_1_U20    |tancalc_mux_42_11_1_1    |        0|      0|    0|    17|    0|
    +-----------------------------+-------------------------+---------+-------+-----+------+-----+
    |Total                        |                         |        4|      0| 2459| 70335|    0|
    +-----------------------------+-------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+------+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+------+------------+------------+
    |add_ln129_10_fu_2593_p2         |     +    |      0|  0|     3|           2|           2|
    |add_ln129_11_fu_2603_p2         |     +    |      0|  0|    32|           2|           2|
    |add_ln129_12_fu_2609_p2         |     +    |      0|  0|    32|           2|           2|
    |add_ln129_13_fu_2619_p2         |     +    |      0|  0|     4|           3|           3|
    |add_ln129_14_fu_2689_p2         |     +    |      0|  0|     6|           4|           4|
    |add_ln129_15_fu_2699_p2         |     +    |      0|  0|    32|          32|          32|
    |add_ln129_1_fu_2658_p2          |     +    |      0|  0|     3|           2|           2|
    |add_ln129_2_fu_2668_p2          |     +    |      0|  0|    32|          32|          32|
    |add_ln129_3_fu_2541_p2          |     +    |      0|  0|     3|           2|           2|
    |add_ln129_4_fu_2551_p2          |     +    |      0|  0|     3|           2|           2|
    |add_ln129_5_fu_2561_p2          |     +    |      0|  0|     4|           3|           3|
    |add_ln129_6_fu_2677_p2          |     +    |      0|  0|    32|          32|          32|
    |add_ln129_7_fu_2567_p2          |     +    |      0|  0|     3|           2|           2|
    |add_ln129_8_fu_2577_p2          |     +    |      0|  0|     3|           2|           2|
    |add_ln129_9_fu_2587_p2          |     +    |      0|  0|     4|           3|           3|
    |add_ln129_fu_2652_p2            |     +    |      0|  0|    32|          32|          32|
    |add_ln1353_10_fu_2207_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_11_fu_2225_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_12_fu_2243_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_13_fu_2261_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_14_fu_2279_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_15_fu_2297_p2        |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_1_fu_2045_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_2_fu_2063_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_3_fu_2081_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_4_fu_2099_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_5_fu_2117_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_6_fu_2135_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_7_fu_2153_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_8_fu_2171_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_9_fu_2189_p2         |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_fu_2027_p2           |     +    |      0|  0|    12|          12|          12|
    |add_ln219_fu_643_p2             |     +    |      0|  0|    59|          59|          59|
    |cmpr_chunk_num_fu_619_p2        |     +    |      0|  0|     4|           3|           1|
    |data_part_num_1_fu_1560_p2      |     +    |      0|  0|     8|           8|           1|
    |data_part_num_fu_664_p2         |     +    |      0|  0|     6|           6|           1|
    |sub_ln1354_10_fu_2219_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_11_fu_2237_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_12_fu_2255_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_13_fu_2273_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_14_fu_2291_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_15_fu_2309_p2        |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_1_fu_2057_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_2_fu_2075_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_3_fu_2093_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_4_fu_2111_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_5_fu_2129_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_6_fu_2147_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_7_fu_2165_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_8_fu_2183_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_9_fu_2201_p2         |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_fu_2039_p2           |     -    |      0|  0|    13|          13|          13|
    |and_ln1355_10_fu_1856_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_11_fu_1862_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_12_fu_1868_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_13_fu_1874_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_14_fu_1880_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_15_fu_1886_p2        |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_1_fu_1802_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_2_fu_1808_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_3_fu_1814_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_4_fu_1820_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_5_fu_1826_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_6_fu_1832_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_7_fu_1838_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_8_fu_1844_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_9_fu_1850_p2         |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_fu_1796_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |ap_block_pp0_stage0_11001       |    and   |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001       |    and   |      0|  0|     2|           1|           1|
    |ap_block_state2_io              |    and   |      0|  0|     2|           1|           1|
    |p_Result_1_fu_804_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |p_Result_3_fu_1632_p2           |    and   |      0|  0|  1023|        1024|        1024|
    |icmp_ln114_fu_1729_p2           |   icmp   |      0|  0|    13|          10|           2|
    |icmp_ln129_10_fu_2445_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_11_fu_2461_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_12_fu_2477_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_13_fu_2493_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_14_fu_2509_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_15_fu_2525_p2        |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_1_fu_2321_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_2_fu_2327_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_3_fu_2333_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_4_fu_2349_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_5_fu_2365_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_6_fu_2381_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_7_fu_2397_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_8_fu_2413_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_9_fu_2429_p2         |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln129_fu_2315_p2           |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln27_fu_658_p2             |   icmp   |      0|  0|    11|           6|           7|
    |icmp_ln321_1_fu_1647_p2         |   icmp   |      0|  0|     8|           2|           1|
    |icmp_ln321_2_fu_1652_p2         |   icmp   |      0|  0|     8|           2|           1|
    |icmp_ln321_fu_1642_p2           |   icmp   |      0|  0|     9|           2|           3|
    |icmp_ln93_fu_613_p2             |   icmp   |      0|  0|     9|           3|           4|
    |icmp_ln96_fu_1554_p2            |   icmp   |      0|  0|    13|           8|           9|
    |lshr_ln647_1_fu_798_p2          |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln647_fu_1626_p2           |   lshr   |      0|  0|  2171|           2|        1024|
    |num_hi_1_fu_1599_p2             |    or    |      0|  0|    10|          10|           9|
    |num_hi_fu_691_p2                |    or    |      0|  0|    10|          10|           9|
    |ref_local_3_V_13_fu_1665_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_14_fu_1673_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_15_fu_1681_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_16_fu_1689_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_17_fu_1697_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_18_fu_1705_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_19_fu_1713_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_20_fu_1721_p3     |  select  |      0|  0|  1008|           1|        1024|
    |ref_local_3_V_fu_1657_p3        |  select  |      0|  0|  1008|           1|        1024|
    |refpop_local_3_V_14_fu_1928_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_15_fu_1935_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_16_fu_1942_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_17_fu_1949_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_18_fu_1956_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_19_fu_1963_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_20_fu_1970_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_21_fu_1977_p3  |  select  |      0|  0|    11|           1|          11|
    |refpop_local_3_V_22_fu_1984_p3  |  select  |      0|  0|    11|           1|          11|
    |ap_enable_pp0                   |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|     2|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|     2|           2|           1|
    |xor_ln129_10_fu_2451_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_11_fu_2467_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_12_fu_2483_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_13_fu_2499_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_14_fu_2515_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_15_fu_2531_p2         |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_1_fu_2634_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_2_fu_2643_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_3_fu_2339_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_4_fu_2355_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_5_fu_2371_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_6_fu_2387_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_7_fu_2403_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_8_fu_2419_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_9_fu_2435_p2          |    xor   |      0|  0|     2|           1|           2|
    |xor_ln129_fu_2625_p2            |    xor   |      0|  0|     2|           1|           2|
    |xor_ln647_1_fu_788_p2           |    xor   |      0|  0|    11|          11|          10|
    |xor_ln647_fu_1616_p2            |    xor   |      0|  0|    11|          11|          10|
    +--------------------------------+----------+-------+---+------+------------+------------+
    |Total                           |          |      0|  0| 32999|       19395|       30728|
    +--------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter6    |    9|          2|    1|          2|
    |cmpr_chunk_num_0_reg_394   |    9|          2|    3|          6|
    |data_part_num_0_i_reg_405  |    9|          2|    6|         12|
    |data_part_num_0_reg_416    |    9|          2|    8|         16|
    |gmem0_ARADDR               |   15|          3|   64|        192|
    |gmem0_ARLEN                |   15|          3|   32|         96|
    |gmem0_blk_n_AR             |    9|          2|    1|          2|
    |gmem0_blk_n_R              |    9|          2|    1|          2|
    |gmem1_blk_n_AW             |    9|          2|    1|          2|
    |gmem1_blk_n_B              |    9|          2|    1|          2|
    |gmem1_blk_n_W              |    9|          2|    1|          2|
    |grp_popcnt_fu_507_x_V      |   15|          3|  512|       1536|
    |result_0_fu_178            |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  283|         61|  667|       1966|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+------+----+------+-----------+
    |                 Name                |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------+------+----+------+-----------+
    |add_ln129_13_reg_3365                |     3|   0|     3|          0|
    |add_ln129_5_reg_3355                 |     3|   0|     3|          0|
    |add_ln129_9_reg_3360                 |     3|   0|     3|          0|
    |add_ln219_reg_2982                   |    59|   0|    59|          0|
    |and_ln1355_10_reg_3225               |   512|   0|  1024|        512|
    |and_ln1355_11_reg_3230               |   512|   0|  1024|        512|
    |and_ln1355_12_reg_3235               |   512|   0|  1024|        512|
    |and_ln1355_13_reg_3240               |   512|   0|  1024|        512|
    |and_ln1355_14_reg_3245               |   512|   0|  1024|        512|
    |and_ln1355_15_reg_3250               |   512|   0|  1024|        512|
    |and_ln1355_1_reg_3180                |   512|   0|  1024|        512|
    |and_ln1355_2_reg_3185                |   512|   0|  1024|        512|
    |and_ln1355_3_reg_3190                |   512|   0|  1024|        512|
    |and_ln1355_4_reg_3195                |   512|   0|  1024|        512|
    |and_ln1355_5_reg_3200                |   512|   0|  1024|        512|
    |and_ln1355_6_reg_3205                |   512|   0|  1024|        512|
    |and_ln1355_7_reg_3210                |   512|   0|  1024|        512|
    |and_ln1355_8_reg_3215                |   512|   0|  1024|        512|
    |and_ln1355_9_reg_3220                |   512|   0|  1024|        512|
    |and_ln1355_reg_3175                  |   512|   0|  1024|        512|
    |ap_CS_fsm                            |    25|   0|    25|          0|
    |ap_enable_reg_pp0_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter2              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter3              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter4              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter5              |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter6              |     1|   0|     1|          0|
    |ap_rst_n_inv                         |     1|   0|     1|          0|
    |ap_rst_reg_1                         |     1|   0|     1|          0|
    |ap_rst_reg_2                         |     1|   0|     1|          0|
    |cmpr_chunk_num_0_reg_394             |     3|   0|     3|          0|
    |cmpr_chunk_num_reg_2977              |     3|   0|     3|          0|
    |cmprpop_local_0_0899_fu_246          |    11|   0|    11|          0|
    |cmprpop_local_10_0909_fu_286         |    11|   0|    11|          0|
    |cmprpop_local_11_0910_fu_290         |    11|   0|    11|          0|
    |cmprpop_local_12_0911_fu_294         |    11|   0|    11|          0|
    |cmprpop_local_13_0912_fu_298         |    11|   0|    11|          0|
    |cmprpop_local_14_0913_fu_302         |    11|   0|    11|          0|
    |cmprpop_local_15_0914_fu_306         |    11|   0|    11|          0|
    |cmprpop_local_1_0900_fu_250          |    11|   0|    11|          0|
    |cmprpop_local_2_0901_fu_254          |    11|   0|    11|          0|
    |cmprpop_local_3_0902_fu_258          |    11|   0|    11|          0|
    |cmprpop_local_4_0903_fu_262          |    11|   0|    11|          0|
    |cmprpop_local_5_0904_fu_266          |    11|   0|    11|          0|
    |cmprpop_local_6_0905_fu_270          |    11|   0|    11|          0|
    |cmprpop_local_7_0906_fu_274          |    11|   0|    11|          0|
    |cmprpop_local_8_0907_fu_278          |    11|   0|    11|          0|
    |cmprpop_local_9_0908_fu_282          |    11|   0|    11|          0|
    |data_part_num_0_i_reg_405            |     6|   0|     6|          0|
    |data_part_num_0_reg_416              |     8|   0|     8|          0|
    |gmem0_addr_reg_2968                  |    58|   0|    64|          6|
    |gmem1_addr_reg_2957                  |    62|   0|    64|          2|
    |icmp_ln114_reg_3171                  |     1|   0|     1|          0|
    |icmp_ln129_1_reg_3345                |     1|   0|     1|          0|
    |icmp_ln129_2_reg_3350                |     1|   0|     1|          0|
    |icmp_ln129_reg_3340                  |     1|   0|     1|          0|
    |icmp_ln27_reg_2993                   |     1|   0|     1|          0|
    |icmp_ln321_1_reg_3156                |     1|   0|     1|          0|
    |icmp_ln321_1_reg_3156_pp1_iter3_reg  |     1|   0|     1|          0|
    |icmp_ln321_2_reg_3163                |     1|   0|     1|          0|
    |icmp_ln321_2_reg_3163_pp1_iter3_reg  |     1|   0|     1|          0|
    |icmp_ln321_reg_3150                  |     1|   0|     1|          0|
    |icmp_ln321_reg_3150_pp1_iter3_reg    |     1|   0|     1|          0|
    |icmp_ln96_reg_3117                   |     1|   0|     1|          0|
    |op2_V_assign_2_0_10_reg_3315         |    11|   0|    11|          0|
    |op2_V_assign_2_0_11_reg_3320         |    11|   0|    11|          0|
    |op2_V_assign_2_0_12_reg_3325         |    11|   0|    11|          0|
    |op2_V_assign_2_0_13_reg_3330         |    11|   0|    11|          0|
    |op2_V_assign_2_0_14_reg_3335         |    11|   0|    11|          0|
    |op2_V_assign_2_0_1_reg_3265          |    11|   0|    11|          0|
    |op2_V_assign_2_0_2_reg_3270          |    11|   0|    11|          0|
    |op2_V_assign_2_0_3_reg_3275          |    11|   0|    11|          0|
    |op2_V_assign_2_0_4_reg_3280          |    11|   0|    11|          0|
    |op2_V_assign_2_0_5_reg_3285          |    11|   0|    11|          0|
    |op2_V_assign_2_0_6_reg_3290          |    11|   0|    11|          0|
    |op2_V_assign_2_0_7_reg_3295          |    11|   0|    11|          0|
    |op2_V_assign_2_0_8_reg_3300          |    11|   0|    11|          0|
    |op2_V_assign_2_0_9_reg_3305          |    11|   0|    11|          0|
    |op2_V_assign_2_0_s_reg_3310          |    11|   0|    11|          0|
    |op2_V_assign_2_reg_3255              |    11|   0|    11|          0|
    |p_Val2_10_fu_222                     |   512|   0|  1024|        512|
    |p_Val2_11_fu_226                     |   512|   0|  1024|        512|
    |p_Val2_12_fu_230                     |   512|   0|  1024|        512|
    |p_Val2_13_fu_234                     |   512|   0|  1024|        512|
    |p_Val2_14_fu_238                     |   512|   0|  1024|        512|
    |p_Val2_15_fu_242                     |   512|   0|  1024|        512|
    |p_Val2_1_fu_186                      |   512|   0|  1024|        512|
    |p_Val2_2_fu_190                      |   512|   0|  1024|        512|
    |p_Val2_3_fu_194                      |   512|   0|  1024|        512|
    |p_Val2_4_fu_198                      |   512|   0|  1024|        512|
    |p_Val2_5_fu_202                      |   512|   0|  1024|        512|
    |p_Val2_6_fu_206                      |   512|   0|  1024|        512|
    |p_Val2_7_fu_210                      |   512|   0|  1024|        512|
    |p_Val2_8_fu_214                      |   512|   0|  1024|        512|
    |p_Val2_9_fu_218                      |   512|   0|  1024|        512|
    |p_Val2_s_fu_182                      |   512|   0|  1024|        512|
    |p_cast_reg_2963                      |    58|   0|    59|          1|
    |ref_local_3_V_04_fu_322              |  1024|   0|  1024|          0|
    |ref_local_3_V_1_fu_310               |  1024|   0|  1024|          0|
    |ref_local_3_V_2_fu_314               |  1024|   0|  1024|          0|
    |ref_local_3_V_8_fu_318               |  1024|   0|  1024|          0|
    |refpop_local_3_V_08_fu_338           |    11|   0|    11|          0|
    |refpop_local_3_V_1_fu_326            |    11|   0|    11|          0|
    |refpop_local_3_V_2_fu_330            |    11|   0|    11|          0|
    |refpop_local_3_V_9_fu_334            |    11|   0|    11|          0|
    |result_0_fu_178                      |    32|   0|    32|          0|
    |temp_input_V_1_reg_3140              |   512|   0|   512|          0|
    |temp_input_V_reg_3027                |   512|   0|   512|          0|
    |tmp_4_reg_3260                       |    11|   0|    11|          0|
    |trunc_ln29_2_reg_3002                |     4|   0|     4|          0|
    |trunc_ln30_reg_3022                  |     1|   0|     1|          0|
    |trunc_ln30_reg_3022_pp0_iter1_reg    |     1|   0|     1|          0|
    |trunc_ln364_1_reg_3032               |   512|   0|   512|          0|
    |trunc_ln364_reg_3145                 |   512|   0|   512|          0|
    |trunc_ln98_1_reg_3126                |     2|   0|     2|          0|
    |trunc_ln99_reg_3135                  |     1|   0|     1|          0|
    |trunc_ln99_reg_3135_pp1_iter1_reg    |     1|   0|     1|          0|
    |zext_ln215_12_reg_3062               |    11|   0|    12|          1|
    |zext_ln215_13_reg_3067               |    11|   0|    12|          1|
    |zext_ln215_16_reg_3072               |    11|   0|    12|          1|
    |zext_ln215_17_reg_3077               |    11|   0|    12|          1|
    |zext_ln215_1_reg_3037                |    11|   0|    12|          1|
    |zext_ln215_20_reg_3082               |    11|   0|    12|          1|
    |zext_ln215_21_reg_3087               |    11|   0|    12|          1|
    |zext_ln215_24_reg_3092               |    11|   0|    12|          1|
    |zext_ln215_25_reg_3097               |    11|   0|    12|          1|
    |zext_ln215_28_reg_3102               |    11|   0|    12|          1|
    |zext_ln215_29_reg_3107               |    11|   0|    12|          1|
    |zext_ln215_32_reg_3112               |    11|   0|    12|          1|
    |zext_ln215_4_reg_3042                |    11|   0|    12|          1|
    |zext_ln215_5_reg_3047                |    11|   0|    12|          1|
    |zext_ln215_8_reg_3052                |    11|   0|    12|          1|
    |zext_ln215_9_reg_3057                |    11|   0|    12|          1|
    |icmp_ln114_reg_3171                  |    64|  32|     1|          0|
    |icmp_ln27_reg_2993                   |    64|  32|     1|          0|
    |icmp_ln96_reg_3117                   |    64|  32|     1|          0|
    |trunc_ln29_2_reg_3002                |    64|  32|     4|          0|
    |trunc_ln98_1_reg_3126                |    64|  32|     2|          0|
    +-------------------------------------+------+----+------+-----------+
    |Total                                | 23791| 160| 39889|      16409|
    +-------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    tancalc   | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

