Analysis & Synthesis report for ISWEARTOCHRIST
Thu May 02 17:58:08 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2
 16. Source assignments for work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4
 17. Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1
 18. Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3
 19. Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4
 20. Parameter Settings for Inferred Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0
 21. Parameter Settings for Inferred Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0
 22. altshift_taps Parameter Settings by Entity Instance
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 02 17:58:08 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ISWEARTOCHRIST                              ;
; Top-level Entity Name              ; ISWEARTOCHRIST                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 88                                          ;
;     Total combinational functions  ; 72                                          ;
;     Dedicated logic registers      ; 50                                          ;
; Total registers                    ; 50                                          ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 54                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; ISWEARTOCHRIST     ; ISWEARTOCHRIST     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; ISWEARTOCHRIST.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/ISWEARTOCHRIST.bdf     ;         ;
; work.vhd                         ; yes             ; User Wizard-Generated File         ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                      ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                          ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                       ;         ;
; db/add_sub_63j.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_63j.tdf     ;         ;
; db/add_sub_r2j.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_r2j.tdf     ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                      ;         ;
; comptree.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                         ;         ;
; db/cmpr_h2i.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cmpr_h2i.tdf        ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; db/shift_taps_v4m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/shift_taps_v4m.tdf  ;         ;
; db/altsyncram_2b81.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/altsyncram_2b81.tdf ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cntr_4pf.tdf        ;         ;
; db/shift_taps_86m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/shift_taps_86m.tdf  ;         ;
; db/altsyncram_rk31.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/altsyncram_rk31.tdf ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_24e.tdf     ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cmpr_ogc.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 88          ;
;                                             ;             ;
; Total combinational functions               ; 72          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 30          ;
;     -- 3 input functions                    ; 19          ;
;     -- <=2 input functions                  ; 23          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 59          ;
;     -- arithmetic mode                      ; 13          ;
;                                             ;             ;
; Total registers                             ; 50          ;
;     -- Dedicated logic registers            ; 50          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 47          ;
; Total memory bits                           ; 54          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 71          ;
; Total fan-out                               ; 524         ;
; Average fan-out                             ; 2.21        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                      ; Entity Name                  ; Library Name ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |ISWEARTOCHRIST                                                     ; 72 (0)              ; 50 (0)                    ; 54          ; 0            ; 0       ; 0         ; 47   ; 0            ; |ISWEARTOCHRIST                                                                                                                                                                                                                          ; ISWEARTOCHRIST               ; work         ;
;    |work:inst|                                                      ; 72 (0)              ; 50 (0)                    ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst                                                                                                                                                                                                                ; work                         ; work         ;
;       |work_altfp_convert_l1n:work_altfp_convert_l1n_component|     ; 72 (17)             ; 50 (31)                   ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component                                                                                                                                                        ; work_altfp_convert_l1n       ; work         ;
;          |altshift_taps:sign_int_a_reg3_rtl_0|                      ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0                                                                                                                    ; altshift_taps                ; work         ;
;             |shift_taps_v4m:auto_generated|                         ; 1 (0)               ; 1 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated                                                                                      ; shift_taps_v4m               ; work         ;
;                |altsyncram_2b81:altsyncram2|                        ; 0 (0)               ; 0 (0)                     ; 18          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2                                                          ; altsyncram_2b81              ; work         ;
;                |cntr_4pf:cntr1|                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated|cntr_4pf:cntr1                                                                       ; cntr_4pf                     ; work         ;
;          |lpm_compare:cmpr4|                                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4                                                                                                                                      ; lpm_compare                  ; work         ;
;             |cmpr_h2i:auto_generated|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4|cmpr_h2i:auto_generated                                                                                                              ; cmpr_h2i                     ; work         ;
;          |work_altbarrel_shift_svf:altbarrel_shift5|                ; 40 (33)             ; 18 (14)                   ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5                                                                                                              ; work_altbarrel_shift_svf     ; work         ;
;             |altshift_taps:sbit_piper2d_rtl_0|                      ; 7 (0)               ; 4 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0                                                                             ; altshift_taps                ; work         ;
;                |shift_taps_86m:auto_generated|                      ; 7 (2)               ; 4 (2)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated                                               ; shift_taps_86m               ; work         ;
;                   |altsyncram_rk31:altsyncram4|                     ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4                   ; altsyncram_rk31              ; work         ;
;                   |cntr_6pf:cntr1|                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated|cntr_6pf:cntr1                                ; cntr_6pf                     ; work         ;
;          |work_altpriority_encoder_rb6:altpriority_encoder2|        ; 13 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2                                                                                                      ; work_altpriority_encoder_rb6 ; work         ;
;             |work_altpriority_encoder_be8:altpriority_encoder7|     ; 4 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_be8:altpriority_encoder7                                                    ; work_altpriority_encoder_be8 ; work         ;
;                |work_altpriority_encoder_6e8:altpriority_encoder15| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_be8:altpriority_encoder7|work_altpriority_encoder_6e8:altpriority_encoder15 ; work_altpriority_encoder_6e8 ; work         ;
;             |work_altpriority_encoder_bv7:altpriority_encoder6|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6                                                    ; work_altpriority_encoder_bv7 ; work         ;
;                |work_altpriority_encoder_6e8:altpriority_encoder9|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6|work_altpriority_encoder_6e8:altpriority_encoder9  ; work_altpriority_encoder_6e8 ; work         ;
+---------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 2            ; 9            ; 2            ; 9            ; 18   ; None ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+---------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+---------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTFP_CONVERT ; 18.1    ; N/A          ; N/A          ; |ISWEARTOCHRIST|work:inst ; work.vhd        ;
+--------+---------------+---------+--------------+--------------+---------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[0..10]                                 ; Stuck at GND due to stuck port data_in ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[0..10]                                             ; Stuck at GND due to stuck port data_in ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|dir_pipe[0]         ; Stuck at GND due to stuck port data_in ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper1d[12,13] ; Lost fanout                            ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mag_int_a_reg2[12]                                            ; Lost fanout                            ;
; Total Number of Removed Registers = 26                                                                                          ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|dir_pipe[0] ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper1d[12], ;
;                                                                                                                         ; due to stuck port data_in ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper1d[13], ;
;                                                                                                                         ;                           ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mag_int_a_reg2[12]                                          ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[10]                            ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[10]                                              ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[9]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[9]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[8]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[8]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[7]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[7]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[6]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[6]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[5]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[5]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[4]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[4]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[3]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[3]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[2]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[2]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[1]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[1]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[0]                             ; Stuck at GND              ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[0]                                               ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                   ; Megafunction                                                                                                                   ; Type       ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[23..31]                                            ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg5                                               ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg4                                               ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3                                               ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|exponent_bus_pre_reg[0..7]                                    ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|exponent_bus_pre_reg2[0..7]                                   ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|exponent_bus_pre_reg3[0..7]                                   ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0                                        ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|result_reg[11..22]                                            ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper2d_rtl_0 ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|mantissa_pre_round_reg[11..22]                                ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper2d_rtl_0 ; SHIFT_TAPS ;
; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper2d[0..11] ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper2d_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper1d[11]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ISWEARTOCHRIST|work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|wire_altbarrel_shift5_w123w[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_v4m:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0|shift_taps_86m:auto_generated|altsyncram_rk31:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                     ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; add_sub_63j  ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                     ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES          ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; add_sub_r2j  ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4 ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                  ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                       ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                  ;
; CBXI_PARAMETER         ; cmpr_h2i     ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                              ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                              ;
; WIDTH          ; 9              ; Untyped                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_v4m ; Untyped                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                        ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                     ;
; WIDTH          ; 12             ; Untyped                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_86m ; Untyped                                                                                                                                                     ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                            ;
; Entity Instance            ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0                                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                            ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                            ;
;     -- WIDTH               ; 9                                                                                                                                            ;
; Entity Instance            ; work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                            ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                            ;
;     -- WIDTH               ; 12                                                                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 50                          ;
;     SLD               ; 21                          ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 73                          ;
;     arith             ; 13                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 60                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 30                          ;
; cycloneiii_ram_block  ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 02 17:57:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ISWEARTOCHRIST -c ISWEARTOCHRIST
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file isweartochrist.bdf
    Info (12023): Found entity 1: ISWEARTOCHRIST
Info (12021): Found 20 design units, including 10 entities, in source file work.vhd
    Info (12022): Found design unit 1: work_altbarrel_shift_svf-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 59
    Info (12022): Found design unit 2: work_altpriority_encoder_3v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 328
    Info (12022): Found design unit 3: work_altpriority_encoder_3e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 353
    Info (12022): Found design unit 4: work_altpriority_encoder_6v7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 374
    Info (12022): Found design unit 5: work_altpriority_encoder_6e8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 436
    Info (12022): Found design unit 6: work_altpriority_encoder_bv7-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 489
    Info (12022): Found design unit 7: work_altpriority_encoder_be8-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 557
    Info (12022): Found design unit 8: work_altpriority_encoder_rb6-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 616
    Info (12022): Found design unit 9: work_altfp_convert_l1n-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 683
    Info (12022): Found design unit 10: work-RTL File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1084
    Info (12023): Found entity 1: work_altbarrel_shift_svf File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 47
    Info (12023): Found entity 2: work_altpriority_encoder_3v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 320
    Info (12023): Found entity 3: work_altpriority_encoder_3e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 344
    Info (12023): Found entity 4: work_altpriority_encoder_6v7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 366
    Info (12023): Found entity 5: work_altpriority_encoder_6e8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 427
    Info (12023): Found entity 6: work_altpriority_encoder_bv7 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 481
    Info (12023): Found entity 7: work_altpriority_encoder_be8 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 548
    Info (12023): Found entity 8: work_altpriority_encoder_rb6 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 608
    Info (12023): Found entity 9: work_altfp_convert_l1n File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 674
    Info (12023): Found entity 10: work File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1074
Info (12127): Elaborating entity "ISWEARTOCHRIST" for the top level hierarchy
Info (12128): Elaborating entity "work" for hierarchy "work:inst"
Info (12128): Elaborating entity "work_altfp_convert_l1n" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1101
Info (12128): Elaborating entity "work_altbarrel_shift_svf" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 907
Info (12128): Elaborating entity "work_altpriority_encoder_rb6" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 917
Info (12128): Elaborating entity "work_altpriority_encoder_bv7" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 643
Info (12128): Elaborating entity "work_altpriority_encoder_6v7" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6|work_altpriority_encoder_6v7:altpriority_encoder8" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 516
Info (12128): Elaborating entity "work_altpriority_encoder_3v7" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6|work_altpriority_encoder_6v7:altpriority_encoder8|work_altpriority_encoder_3v7:altpriority_encoder10" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 401
Info (12128): Elaborating entity "work_altpriority_encoder_3e8" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6|work_altpriority_encoder_6v7:altpriority_encoder8|work_altpriority_encoder_3e8:altpriority_encoder11" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 410
Info (12128): Elaborating entity "work_altpriority_encoder_6e8" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_bv7:altpriority_encoder6|work_altpriority_encoder_6e8:altpriority_encoder9" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 531
Info (12128): Elaborating entity "work_altpriority_encoder_be8" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altpriority_encoder_rb6:altpriority_encoder2|work_altpriority_encoder_be8:altpriority_encoder7" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 658
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1027
Info (12130): Elaborated megafunction instantiation "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1027
Info (12133): Instantiated megafunction "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1027
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_63j.tdf
    Info (12023): Found entity 1: add_sub_63j File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_63j.tdf Line: 22
Info (12128): Elaborating entity "add_sub_63j" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub1|add_sub_63j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1038
Info (12130): Elaborated megafunction instantiation "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1038
Info (12133): Instantiated megafunction "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1038
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r2j.tdf
    Info (12023): Found entity 1: add_sub_r2j File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_r2j.tdf Line: 22
Info (12128): Elaborating entity "add_sub_r2j" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_add_sub:add_sub3|add_sub_r2j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1056
Info (12130): Elaborated megafunction instantiation "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4" File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1056
Info (12133): Instantiated megafunction "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4" with the following parameter: File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/work.vhd Line: 1056
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h2i.tdf
    Info (12023): Found entity 1: cmpr_h2i File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cmpr_h2i.tdf Line: 22
Info (12128): Elaborating entity "cmpr_h2i" for hierarchy "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|lpm_compare:cmpr4|cmpr_h2i:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|sign_int_a_reg3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|sbit_piper2d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 12
Info (12130): Elaborated megafunction instantiation "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0"
Info (12133): Instantiated megafunction "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|altshift_taps:sign_int_a_reg3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf
    Info (12023): Found entity 1: shift_taps_v4m File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/shift_taps_v4m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/altsyncram_2b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cntr_4pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0"
Info (12133): Instantiated megafunction "work:inst|work_altfp_convert_l1n:work_altfp_convert_l1n_component|work_altbarrel_shift_svf:altbarrel_shift5|altshift_taps:sbit_piper2d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf
    Info (12023): Found entity 1: shift_taps_86m File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/shift_taps_86m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf
    Info (12023): Found entity 1: altsyncram_rk31 File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/altsyncram_rk31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/poker/Documents/Projects/Research/memristor-repo/WORKDAMMIT/db/cmpr_ogc.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "result[10]" is stuck at GND
    Warning (13410): Pin "result[9]" is stuck at GND
    Warning (13410): Pin "result[8]" is stuck at GND
    Warning (13410): Pin "result[7]" is stuck at GND
    Warning (13410): Pin "result[6]" is stuck at GND
    Warning (13410): Pin "result[5]" is stuck at GND
    Warning (13410): Pin "result[4]" is stuck at GND
    Warning (13410): Pin "result[3]" is stuck at GND
    Warning (13410): Pin "result[2]" is stuck at GND
    Warning (13410): Pin "result[1]" is stuck at GND
    Warning (13410): Pin "result[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 164 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 96 logic cells
    Info (21064): Implemented 21 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Thu May 02 17:58:08 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:27


