Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_lite_reg_interface_tb_behav xil_defaultlib.axi_lite_reg_interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/DMA_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Axyom/Documents/Projets Pro/DMA-UVM-Project/vivado/DMA_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.axi_lite_if_default
Compiling architecture rtl of entity xil_defaultlib.axi_lite_reg_interface [axi_lite_reg_interface_default]
Compiling module xil_defaultlib.axi_lite_reg_interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_lite_reg_interface_tb_behav
