;redcode
;assert 1
	SPL 0, <40
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 2
	MOV -1, <-20
	MOV <-474, @-20
	MOV 13, 290
	SUB #13, 0
	SUB @121, 106
	JMP @72, #200
	SUB @-127, 650
	MOV <-474, @-20
	MOV <-474, @-20
	MOV <-474, @-20
	SUB #34, @509
	SUB -207, <-123
	JMN <121, 103
	SLT 20, @12
	SUB -207, <-123
	SUB @-127, 650
	SUB @121, 103
	SUB 0, -1
	SUB 30, 9
	SPL 12, #10
	SUB @-47, @-2
	SPL 12, #10
	SUB #12, @209
	SUB @-127, @100
	MOV -1, <-20
	SUB @121, 103
	JMP @12, #201
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD #270, <1
	CMP -207, <-120
	MOV -207, <-123
	DJN -1, @-20
	JMP -1, @-20
	ADD -1, <-20
	SPL 0, <40
	SPL 0, <40
	SPL 0, <40
	SPL 0, <40
	SPL 0, <40
	CMP -217, <-120
	CMP -217, <-120
	SUB 0, 2
	SUB 0, 2
	MOV -7, <-20
	SUB 0, 2
