#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1238966f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123871fc0 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
P_0x123888c50 .param/l "num_cycles" 0 3 10, +C4<00000000000000000000000001000000>;
v0x1238d0710_0 .var "Clk", 0 0;
v0x1238d08a0_0 .var "Reset", 0 0;
v0x1238d0930_0 .var/i "cycle_count", 31 0;
v0x1238d09c0_0 .var/i "eof_pc", 31 0;
v0x1238d0a50_0 .var/i "flush", 31 0;
v0x1238d0ae0_0 .var/i "i", 31 0;
v0x1238d0b70_0 .var/i "out_flush", 31 0;
v0x1238d0c00_0 .var/i "out_stall", 31 0;
v0x1238d0c90_0 .var/i "outfile", 31 0;
v0x1238d0d20_0 .var/i "stall", 31 0;
v0x1238d0db0_0 .var/i "start", 31 0;
E_0x123861f90 .event negedge, v0x1238c35c0_0;
E_0x12385bd60 .event anyedge, v0x1238d0db0_0;
S_0x1238870d0 .scope module, "u_CPU" "CPU" 3 14, 4 1 0, S_0x123871fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_n";
L_0x1238d2680 .functor AND 1, L_0x1238d2400, L_0x1238d24e0, C4<1>, C4<1>;
L_0x1238d2900 .functor AND 1, L_0x1238d26f0, L_0x1238d2860, C4<1>, C4<1>;
L_0x1238d29b0 .functor OR 1, L_0x1238d2680, L_0x1238d2900, C4<0>, C4<0>;
L_0x1238d2aa0 .functor AND 1, v0x1238c27d0_0, L_0x1238d29b0, C4<1>, C4<1>;
L_0x1238d2bd0 .functor BUFZ 1, L_0x1238d2aa0, C4<0>, C4<0>, C4<0>;
v0x1238cd1c0_0 .net "ALUCtrl_EX", 2 0, v0x1238c1690_0;  1 drivers
v0x1238cd2a0_0 .net "ALUOp_EX", 1 0, v0x1238c6170_0;  1 drivers
v0x1238cd380_0 .net "ALUOp_ID", 1 0, v0x1238c2670_0;  1 drivers
v0x1238cd450_0 .net "ALUResult_EX", 31 0, v0x1238c1180_0;  1 drivers
v0x1238cd520_0 .net "ALUResult_MEM", 31 0, v0x1238c3e00_0;  1 drivers
v0x1238cd5f0_0 .net "ALUResult_WB", 31 0, v0x1238c8b70_0;  1 drivers
v0x1238cd6c0_0 .net "ALUSrc_EX", 0 0, v0x1238c62b0_0;  1 drivers
v0x1238cd790_0 .net "ALUSrc_ID", 0 0, v0x1238c2730_0;  1 drivers
v0x1238cd860_0 .net "ALUin1_EX", 31 0, v0x1238c9f10_0;  1 drivers
v0x1238cd970_0 .net "ALUin2_EX", 31 0, L_0x1238d2e40;  1 drivers
v0x1238cda40_0 .net "ALUinB_EX", 31 0, v0x1238ca740_0;  1 drivers
v0x1238cdad0_0 .net "ALUinB_MEM", 31 0, v0x1238c3f40_0;  1 drivers
v0x1238cdba0_0 .net "Branch_ID", 0 0, v0x1238c27d0_0;  1 drivers
v0x1238cdc30_0 .net "Flush", 0 0, L_0x1238d2aa0;  1 drivers
v0x1238cdd00_0 .net "ForwardA", 1 0, v0x1238c4ca0_0;  1 drivers
v0x1238cddd0_0 .net "ForwardB", 1 0, v0x1238c4d60_0;  1 drivers
v0x1238cdea0_0 .net "ID_FlushIF", 0 0, L_0x1238d2bd0;  1 drivers
v0x1238ce030_0 .net "ID_Stall", 0 0, v0x1238c59f0_0;  1 drivers
v0x1238ce100_0 .net "MemRead_EX", 0 0, v0x1238c6410_0;  1 drivers
v0x1238ce190_0 .net "MemRead_ID", 0 0, v0x1238c2860_0;  1 drivers
v0x1238ce220_0 .net "MemRead_MEM", 0 0, v0x1238c40c0_0;  1 drivers
v0x1238ce2b0_0 .net "MemWrite_EX", 0 0, v0x1238c6570_0;  1 drivers
v0x1238ce340_0 .net "MemWrite_ID", 0 0, v0x1238c2900_0;  1 drivers
v0x1238ce410_0 .net "MemWrite_MEM", 0 0, v0x1238c41e0_0;  1 drivers
v0x1238ce4e0_0 .net "MemtoReg_EX", 0 0, v0x1238c6750_0;  1 drivers
v0x1238ce5b0_0 .net "MemtoReg_ID", 0 0, v0x1238c29e0_0;  1 drivers
v0x1238ce680_0 .net "MemtoReg_MEM", 0 0, v0x1238c43a0_0;  1 drivers
v0x1238ce750_0 .net "MemtoReg_WB", 0 0, v0x1238c8ce0_0;  1 drivers
v0x1238ce820_0 .net "NoOP", 0 0, v0x1238c5660_0;  1 drivers
v0x1238ce8f0_0 .net "PCWrite", 0 0, v0x1238c5710_0;  1 drivers
v0x1238ce9c0_0 .net "RDaddr_EX", 4 0, v0x1238c6870_0;  1 drivers
v0x1238cea50_0 .net "RDaddr_ID", 4 0, L_0x1238d1890;  1 drivers
v0x1238ceae0_0 .net "RDaddr_MEM", 4 0, v0x1238c44f0_0;  1 drivers
v0x1238cdf30_0 .net "RDaddr_WB", 4 0, v0x1238c8e80_0;  1 drivers
v0x1238ced70_0 .net "RS1addr_EX", 4 0, v0x1238c69d0_0;  1 drivers
v0x1238cee00_0 .net "RS1addr_ID", 4 0, L_0x1238d1650;  1 drivers
v0x1238cee90_0 .net "RS1data_EX", 31 0, v0x1238c6af0_0;  1 drivers
v0x1238cef60_0 .net "RS1data_ID", 31 0, L_0x1238d1d40;  1 drivers
v0x1238ceff0_0 .net "RS2addr_EX", 4 0, v0x1238c6d40_0;  1 drivers
v0x1238cf0c0_0 .net "RS2addr_ID", 4 0, L_0x1238d1770;  1 drivers
v0x1238cf150_0 .net "RS2data_EX", 31 0, v0x1238c6e60_0;  1 drivers
v0x1238cf220_0 .net "RS2data_ID", 31 0, L_0x1238d2200;  1 drivers
v0x1238cf2f0_0 .net "ReadData_MEM", 31 0, L_0x1238d31c0;  1 drivers
v0x1238cf3c0_0 .net "ReadData_WB", 31 0, v0x1238c8fa0_0;  1 drivers
v0x1238cf490_0 .net "RegWrite_EX", 0 0, v0x1238c6f80_0;  1 drivers
v0x1238cf560_0 .net "RegWrite_ID", 0 0, v0x1238c2b20_0;  1 drivers
v0x1238cf630_0 .net "RegWrite_MEM", 0 0, v0x1238c4640_0;  1 drivers
v0x1238cf6c0_0 .net "RegWrite_WB", 0 0, v0x1238c9150_0;  1 drivers
v0x1238cf750_0 .net "WriteData_WB", 31 0, L_0x1238d32e0;  1 drivers
L_0x118078130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1238cf860_0 .net/2u *"_ivl_14", 2 0, L_0x118078130;  1 drivers
v0x1238cf8f0_0 .net *"_ivl_16", 0 0, L_0x1238d2400;  1 drivers
v0x1238cf980_0 .net *"_ivl_18", 0 0, L_0x1238d24e0;  1 drivers
v0x1238cfa10_0 .net *"_ivl_21", 0 0, L_0x1238d2680;  1 drivers
L_0x118078178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1238cfaa0_0 .net/2u *"_ivl_22", 2 0, L_0x118078178;  1 drivers
v0x1238cfb30_0 .net *"_ivl_24", 0 0, L_0x1238d26f0;  1 drivers
v0x1238cfbc0_0 .net *"_ivl_26", 0 0, L_0x1238d2860;  1 drivers
v0x1238cfc50_0 .net *"_ivl_29", 0 0, L_0x1238d2900;  1 drivers
v0x1238cfce0_0 .net *"_ivl_31", 0 0, L_0x1238d29b0;  1 drivers
v0x1238cfd70_0 .net "clk_i", 0 0, v0x1238d0710_0;  1 drivers
v0x1238cfe00_0 .net "funct3_EX", 2 0, v0x1238c7190_0;  1 drivers
v0x1238cfe90_0 .net "funct3_ID", 2 0, L_0x1238d1490;  1 drivers
v0x1238cff20_0 .net "funct7_EX", 6 0, v0x1238c72c0_0;  1 drivers
v0x1238cfff0_0 .net "funct7_ID", 6 0, L_0x1238d15b0;  1 drivers
v0x1238d0080_0 .net "imm_EX", 31 0, v0x1238c7430_0;  1 drivers
v0x1238d0150_0 .net "imm_ID", 31 0, v0x1238ccf50_0;  1 drivers
v0x1238ceb70_0 .net "instr_ID", 31 0, v0x1238c7c40_0;  1 drivers
v0x1238cec40_0 .net "instr_IF", 31 0, L_0x1238d1300;  1 drivers
v0x1238d01e0_0 .net "opcode_ID", 6 0, L_0x1238d13b0;  1 drivers
v0x1238d0270_0 .net "pc_ID", 31 0, v0x1238c7da0_0;  1 drivers
v0x1238d0300_0 .net "pc_branch", 31 0, L_0x1238d2c40;  1 drivers
v0x1238d03d0_0 .net "pc_i", 31 0, L_0x1238d0e40;  1 drivers
v0x1238d04a0_0 .net "pc_next", 31 0, L_0x1238d0ee0;  1 drivers
v0x1238d0570_0 .net "pc_o", 31 0, v0x1238cb8b0_0;  1 drivers
v0x1238d0680_0 .net "rst_n", 0 0, v0x1238d08a0_0;  1 drivers
L_0x1238d13b0 .part v0x1238c7c40_0, 0, 7;
L_0x1238d1490 .part v0x1238c7c40_0, 12, 3;
L_0x1238d15b0 .part v0x1238c7c40_0, 25, 7;
L_0x1238d1650 .part v0x1238c7c40_0, 15, 5;
L_0x1238d1770 .part v0x1238c7c40_0, 20, 5;
L_0x1238d1890 .part v0x1238c7c40_0, 7, 5;
L_0x1238d2400 .cmp/eq 3, L_0x1238d1490, L_0x118078130;
L_0x1238d24e0 .cmp/eq 32, L_0x1238d1d40, L_0x1238d2200;
L_0x1238d26f0 .cmp/eq 3, L_0x1238d1490, L_0x118078178;
L_0x1238d2860 .cmp/ne 32, L_0x1238d1d40, L_0x1238d2200;
S_0x1238052a0 .scope module, "u_ALU" "ALU" 4 264, 5 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUin1_i";
    .port_info 1 /INPUT 32 "ALUin2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "ALUResult_o";
v0x1238ae8d0_0 .net "ALUCtrl_i", 2 0, v0x1238c1690_0;  alias, 1 drivers
v0x1238c1180_0 .var "ALUResult_o", 31 0;
v0x1238c1230_0 .net "ALUin1_i", 31 0, v0x1238c9f10_0;  alias, 1 drivers
v0x1238c12f0_0 .net "ALUin2_i", 31 0, L_0x1238d2e40;  alias, 1 drivers
E_0x12384d6d0 .event anyedge, v0x1238ae8d0_0, v0x1238c1230_0, v0x1238c12f0_0;
S_0x1238c1400 .scope module, "u_ALU_Control" "ALU_Control" 4 256, 6 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp_i";
    .port_info 1 /INPUT 7 "funct7_i";
    .port_info 2 /INPUT 3 "funct3_i";
    .port_info 3 /OUTPUT 3 "ALUCtrl_o";
v0x1238c1690_0 .var "ALUCtrl_o", 2 0;
v0x1238c1760_0 .net "ALUOp_i", 1 0, v0x1238c6170_0;  alias, 1 drivers
v0x1238c1800_0 .net "funct3_i", 2 0, v0x1238c7190_0;  alias, 1 drivers
v0x1238c18c0_0 .net "funct7_i", 6 0, v0x1238c72c0_0;  alias, 1 drivers
E_0x1238c1630 .event anyedge, v0x1238c1760_0, v0x1238c1800_0, v0x1238c18c0_0;
S_0x1238c19d0 .scope module, "u_Add_Branch" "Adder" 4 171, 7 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x1238c1c00_0 .net "a", 31 0, v0x1238c7da0_0;  alias, 1 drivers
v0x1238c1cb0_0 .net "b", 31 0, v0x1238ccf50_0;  alias, 1 drivers
v0x1238c1d60_0 .net "c", 31 0, L_0x1238d2c40;  alias, 1 drivers
L_0x1238d2c40 .arith/sum 32, v0x1238c7da0_0, v0x1238ccf50_0;
S_0x1238c1e70 .scope module, "u_Add_PC" "Adder" 4 76, 7 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x1238c2080_0 .net "a", 31 0, v0x1238cb8b0_0;  alias, 1 drivers
L_0x118078010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1238c2140_0 .net "b", 31 0, L_0x118078010;  1 drivers
v0x1238c21f0_0 .net "c", 31 0, L_0x1238d0ee0;  alias, 1 drivers
L_0x1238d0ee0 .arith/sum 32, v0x1238cb8b0_0, L_0x118078010;
S_0x1238c2300 .scope module, "u_Control" "Control" 4 132, 8 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 1 "NoOP_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x1238c2670_0 .var "ALUOp_o", 1 0;
v0x1238c2730_0 .var "ALUSrc_o", 0 0;
v0x1238c27d0_0 .var "Branch_o", 0 0;
v0x1238c2860_0 .var "MemRead_o", 0 0;
v0x1238c2900_0 .var "MemWrite_o", 0 0;
v0x1238c29e0_0 .var "MemtoReg_o", 0 0;
v0x1238c2a80_0 .net "NoOP_i", 0 0, v0x1238c5660_0;  alias, 1 drivers
v0x1238c2b20_0 .var "RegWrite_o", 0 0;
v0x1238c2bc0_0 .net "opcode_i", 6 0, L_0x1238d13b0;  alias, 1 drivers
E_0x1238c2630 .event anyedge, v0x1238c2a80_0, v0x1238c2bc0_0;
S_0x1238c2db0 .scope module, "u_Data_Memory" "Data_Memory" 4 296, 9 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x1238c3000_0 .net "MemRead_i", 0 0, v0x1238c40c0_0;  alias, 1 drivers
v0x1238c30b0_0 .net "MemWrite_i", 0 0, v0x1238c41e0_0;  alias, 1 drivers
v0x1238c3150_0 .net *"_ivl_0", 31 0, L_0x1238d2f60;  1 drivers
v0x1238c3210_0 .net *"_ivl_2", 31 0, L_0x1238d3120;  1 drivers
v0x1238c32c0_0 .net *"_ivl_4", 29 0, L_0x1238d3000;  1 drivers
L_0x118078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1238c33b0_0 .net *"_ivl_6", 1 0, L_0x118078250;  1 drivers
L_0x118078298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238c3460_0 .net/2s *"_ivl_8", 31 0, L_0x118078298;  1 drivers
v0x1238c3510_0 .net "addr_i", 31 0, v0x1238c3e00_0;  alias, 1 drivers
v0x1238c35c0_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238c36d0_0 .net "data_i", 31 0, v0x1238c3f40_0;  alias, 1 drivers
v0x1238c3770_0 .net "data_o", 31 0, L_0x1238d31c0;  alias, 1 drivers
v0x1238c3820 .array/s "memory", 1023 0, 31 0;
E_0x1238c2fb0 .event posedge, v0x1238c35c0_0;
L_0x1238d2f60 .array/port v0x1238c3820, L_0x1238d3120;
L_0x1238d3000 .part v0x1238c3e00_0, 2, 30;
L_0x1238d3120 .concat [ 30 2 0 0], L_0x1238d3000, L_0x118078250;
L_0x1238d31c0 .functor MUXZ 32, L_0x118078298, L_0x1238d2f60, v0x1238c40c0_0, C4<>;
S_0x1238c3950 .scope module, "u_EX_MEM" "EX_MEM" 4 272, 10 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALUResult_i";
    .port_info 7 /INPUT 32 "ALUinB_i";
    .port_info 8 /INPUT 5 "RDaddr_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALUResult_o";
    .port_info 14 /OUTPUT 32 "ALUinB_o";
    .port_info 15 /OUTPUT 5 "RDaddr_o";
v0x1238c3d30_0 .net "ALUResult_i", 31 0, v0x1238c1180_0;  alias, 1 drivers
v0x1238c3e00_0 .var "ALUResult_o", 31 0;
v0x1238c3e90_0 .net "ALUinB_i", 31 0, v0x1238ca740_0;  alias, 1 drivers
v0x1238c3f40_0 .var "ALUinB_o", 31 0;
v0x1238c3ff0_0 .net "MemRead_i", 0 0, v0x1238c6410_0;  alias, 1 drivers
v0x1238c40c0_0 .var "MemRead_o", 0 0;
v0x1238c4150_0 .net "MemWrite_i", 0 0, v0x1238c6570_0;  alias, 1 drivers
v0x1238c41e0_0 .var "MemWrite_o", 0 0;
v0x1238c4290_0 .net "MemtoReg_i", 0 0, v0x1238c6750_0;  alias, 1 drivers
v0x1238c43a0_0 .var "MemtoReg_o", 0 0;
v0x1238c4440_0 .net "RDaddr_i", 4 0, v0x1238c6870_0;  alias, 1 drivers
v0x1238c44f0_0 .var "RDaddr_o", 4 0;
v0x1238c45a0_0 .net "RegWrite_i", 0 0, v0x1238c6f80_0;  alias, 1 drivers
v0x1238c4640_0 .var "RegWrite_o", 0 0;
v0x1238c46e0_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238c4790_0 .net "rst_i", 0 0, v0x1238d08a0_0;  alias, 1 drivers
E_0x1238c3350/0 .event negedge, v0x1238c4790_0;
E_0x1238c3350/1 .event posedge, v0x1238c35c0_0;
E_0x1238c3350 .event/or E_0x1238c3350/0, E_0x1238c3350/1;
S_0x1238c4960 .scope module, "u_Forwarding" "Forwarding" 4 217, 11 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_EX_i";
    .port_info 1 /INPUT 5 "RS2addr_EX_i";
    .port_info 2 /INPUT 5 "RDaddr_MEM_i";
    .port_info 3 /INPUT 1 "RegWrite_MEM_i";
    .port_info 4 /INPUT 5 "RDaddr_WB_i";
    .port_info 5 /INPUT 1 "RegWrite_WB_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x1238c4ca0_0 .var "ForwardA_o", 1 0;
v0x1238c4d60_0 .var "ForwardB_o", 1 0;
v0x1238c4e00_0 .net "RDaddr_MEM_i", 4 0, v0x1238c44f0_0;  alias, 1 drivers
v0x1238c4e90_0 .net "RDaddr_WB_i", 4 0, v0x1238c8e80_0;  alias, 1 drivers
v0x1238c4f20_0 .net "RS1addr_EX_i", 4 0, v0x1238c69d0_0;  alias, 1 drivers
v0x1238c4ff0_0 .net "RS2addr_EX_i", 4 0, v0x1238c6d40_0;  alias, 1 drivers
v0x1238c50a0_0 .net "RegWrite_MEM_i", 0 0, v0x1238c4640_0;  alias, 1 drivers
v0x1238c5130_0 .net "RegWrite_WB_i", 0 0, v0x1238c9150_0;  alias, 1 drivers
E_0x1238c4c20/0 .event anyedge, v0x1238c4640_0, v0x1238c44f0_0, v0x1238c4f20_0, v0x1238c4ff0_0;
E_0x1238c4c20/1 .event anyedge, v0x1238c5130_0, v0x1238c4e90_0;
E_0x1238c4c20 .event/or E_0x1238c4c20/0, E_0x1238c4c20/1;
S_0x1238c5280 .scope module, "u_Hazard_Detection" "Hazard_Detection" 4 121, 12 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRead_EX_i";
    .port_info 1 /INPUT 5 "RDaddr_EX_i";
    .port_info 2 /INPUT 5 "RS1addr_ID_i";
    .port_info 3 /INPUT 5 "RS2addr_ID_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOP_o";
v0x1238c55a0_0 .net "MemRead_EX_i", 0 0, v0x1238c6410_0;  alias, 1 drivers
v0x1238c5660_0 .var "NoOP_o", 0 0;
v0x1238c5710_0 .var "PCWrite_o", 0 0;
v0x1238c57c0_0 .net "RDaddr_EX_i", 4 0, v0x1238c6870_0;  alias, 1 drivers
v0x1238c5870_0 .net "RS1addr_ID_i", 4 0, L_0x1238d1650;  alias, 1 drivers
v0x1238c5940_0 .net "RS2addr_ID_i", 4 0, L_0x1238d1770;  alias, 1 drivers
v0x1238c59f0_0 .var "Stall_o", 0 0;
E_0x1238c4b20 .event anyedge, v0x1238c3ff0_0, v0x1238c4440_0, v0x1238c5870_0, v0x1238c5940_0;
S_0x1238c5b40 .scope module, "u_ID_EX" "ID_EX" 4 178, 13 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "RS1data_i";
    .port_info 9 /INPUT 32 "RS2data_i";
    .port_info 10 /INPUT 32 "imm_i";
    .port_info 11 /INPUT 3 "funct3_i";
    .port_info 12 /INPUT 7 "funct7_i";
    .port_info 13 /INPUT 5 "RS1addr_i";
    .port_info 14 /INPUT 5 "RS2addr_i";
    .port_info 15 /INPUT 5 "RDaddr_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "RS1data_o";
    .port_info 23 /OUTPUT 32 "RS2data_o";
    .port_info 24 /OUTPUT 32 "imm_o";
    .port_info 25 /OUTPUT 3 "funct3_o";
    .port_info 26 /OUTPUT 7 "funct7_o";
    .port_info 27 /OUTPUT 5 "RS1addr_o";
    .port_info 28 /OUTPUT 5 "RS2addr_o";
    .port_info 29 /OUTPUT 5 "RDaddr_o";
v0x1238c60c0_0 .net "ALUOp_i", 1 0, v0x1238c2670_0;  alias, 1 drivers
v0x1238c6170_0 .var "ALUOp_o", 1 0;
v0x1238c6200_0 .net "ALUSrc_i", 0 0, v0x1238c2730_0;  alias, 1 drivers
v0x1238c62b0_0 .var "ALUSrc_o", 0 0;
v0x1238c6340_0 .net "MemRead_i", 0 0, v0x1238c2860_0;  alias, 1 drivers
v0x1238c6410_0 .var "MemRead_o", 0 0;
v0x1238c64e0_0 .net "MemWrite_i", 0 0, v0x1238c2900_0;  alias, 1 drivers
v0x1238c6570_0 .var "MemWrite_o", 0 0;
v0x1238c6620_0 .net "MemtoReg_i", 0 0, v0x1238c29e0_0;  alias, 1 drivers
v0x1238c6750_0 .var "MemtoReg_o", 0 0;
v0x1238c67e0_0 .net "RDaddr_i", 4 0, L_0x1238d1890;  alias, 1 drivers
v0x1238c6870_0 .var "RDaddr_o", 4 0;
v0x1238c6940_0 .net "RS1addr_i", 4 0, L_0x1238d1650;  alias, 1 drivers
v0x1238c69d0_0 .var "RS1addr_o", 4 0;
v0x1238c6a60_0 .net "RS1data_i", 31 0, L_0x1238d1d40;  alias, 1 drivers
v0x1238c6af0_0 .var "RS1data_o", 31 0;
v0x1238c6b80_0 .net "RS2addr_i", 4 0, L_0x1238d1770;  alias, 1 drivers
v0x1238c6d40_0 .var "RS2addr_o", 4 0;
v0x1238c6dd0_0 .net "RS2data_i", 31 0, L_0x1238d2200;  alias, 1 drivers
v0x1238c6e60_0 .var "RS2data_o", 31 0;
v0x1238c6ef0_0 .net "RegWrite_i", 0 0, v0x1238c2b20_0;  alias, 1 drivers
v0x1238c6f80_0 .var "RegWrite_o", 0 0;
v0x1238c7030_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238c7100_0 .net "funct3_i", 2 0, L_0x1238d1490;  alias, 1 drivers
v0x1238c7190_0 .var "funct3_o", 2 0;
v0x1238c7220_0 .net "funct7_i", 6 0, L_0x1238d15b0;  alias, 1 drivers
v0x1238c72c0_0 .var "funct7_o", 6 0;
v0x1238c7380_0 .net "imm_i", 31 0, v0x1238ccf50_0;  alias, 1 drivers
v0x1238c7430_0 .var "imm_o", 31 0;
v0x1238c74d0_0 .net "rst_i", 0 0, v0x1238d08a0_0;  alias, 1 drivers
S_0x1238c7840 .scope module, "u_IF_ID" "IF_ID" 4 98, 14 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "instr_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 32 "instr_o";
v0x1238c7b00_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238c7ba0_0 .net "flush_i", 0 0, L_0x1238d2aa0;  alias, 1 drivers
v0x1238c5d00_0 .net "instr_i", 31 0, L_0x1238d1300;  alias, 1 drivers
v0x1238c7c40_0 .var "instr_o", 31 0;
v0x1238c7cd0_0 .net "pc_i", 31 0, v0x1238cb8b0_0;  alias, 1 drivers
v0x1238c7da0_0 .var "pc_o", 31 0;
v0x1238c7e50_0 .net "rst_i", 0 0, v0x1238d08a0_0;  alias, 1 drivers
v0x1238c7f20_0 .net "stall_i", 0 0, v0x1238c59f0_0;  alias, 1 drivers
S_0x1238c8050 .scope module, "u_Instruction_Memory" "Instruction_Memory" 4 92, 15 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x1238d1300 .functor BUFZ 32, L_0x1238d1060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1238c8250_0 .net *"_ivl_0", 31 0, L_0x1238d1060;  1 drivers
v0x1238c8310_0 .net *"_ivl_2", 31 0, L_0x1238d11a0;  1 drivers
v0x1238c83b0_0 .net *"_ivl_4", 29 0, L_0x1238d1100;  1 drivers
L_0x118078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1238c8440_0 .net *"_ivl_6", 1 0, L_0x118078058;  1 drivers
v0x1238c84f0_0 .net "addr_i", 31 0, v0x1238cb8b0_0;  alias, 1 drivers
v0x1238c8610_0 .net "instr_o", 31 0, L_0x1238d1300;  alias, 1 drivers
v0x1238c86a0 .array "memory", 255 0, 31 0;
L_0x1238d1060 .array/port v0x1238c86a0, L_0x1238d11a0;
L_0x1238d1100 .part v0x1238cb8b0_0, 2, 30;
L_0x1238d11a0 .concat [ 30 2 0 0], L_0x1238d1100, L_0x118078058;
S_0x1238c8750 .scope module, "u_MEM_WB" "MEM_WB" 4 305, 16 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUResult_i";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "ALUResult_o";
    .port_info 10 /OUTPUT 32 "ReadData_o";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
v0x1238c8a90_0 .net "ALUResult_i", 31 0, v0x1238c3e00_0;  alias, 1 drivers
v0x1238c8b70_0 .var "ALUResult_o", 31 0;
v0x1238c8c10_0 .net "MemtoReg_i", 0 0, v0x1238c43a0_0;  alias, 1 drivers
v0x1238c8ce0_0 .var "MemtoReg_o", 0 0;
v0x1238c8d70_0 .net "RDaddr_i", 4 0, v0x1238c44f0_0;  alias, 1 drivers
v0x1238c8e80_0 .var "RDaddr_o", 4 0;
v0x1238c8f10_0 .net "ReadData_i", 31 0, L_0x1238d31c0;  alias, 1 drivers
v0x1238c8fa0_0 .var "ReadData_o", 31 0;
v0x1238c9040_0 .net "RegWrite_i", 0 0, v0x1238c4640_0;  alias, 1 drivers
v0x1238c9150_0 .var "RegWrite_o", 0 0;
v0x1238c91e0_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238c92f0_0 .net "rst_i", 0 0, v0x1238d08a0_0;  alias, 1 drivers
S_0x1238c9490 .scope module, "u_MUX_ALUSrc" "MUX32" 4 248, 17 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x1238c9650_0 .net "data1_i", 31 0, v0x1238ca740_0;  alias, 1 drivers
v0x1238c9700_0 .net "data2_i", 31 0, v0x1238c7430_0;  alias, 1 drivers
v0x1238c97b0_0 .net "data_o", 31 0, L_0x1238d2e40;  alias, 1 drivers
v0x1238c9880_0 .net "select_i", 0 0, v0x1238c62b0_0;  alias, 1 drivers
L_0x1238d2e40 .functor MUXZ 32, v0x1238ca740_0, v0x1238c7430_0, v0x1238c62b0_0, C4<>;
S_0x1238c9960 .scope module, "u_MUX_ALUSrc1" "MUX4" 4 229, 18 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 32 "data4_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x1238c9c60_0 .net "data1_i", 31 0, v0x1238c6af0_0;  alias, 1 drivers
v0x1238c9d10_0 .net "data2_i", 31 0, L_0x1238d32e0;  alias, 1 drivers
v0x1238c9db0_0 .net "data3_i", 31 0, v0x1238c3e00_0;  alias, 1 drivers
L_0x1180781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238c9e60_0 .net "data4_i", 31 0, L_0x1180781c0;  1 drivers
v0x1238c9f10_0 .var "data_o", 31 0;
v0x1238c9ff0_0 .net "select_i", 1 0, v0x1238c4ca0_0;  alias, 1 drivers
E_0x1238c9be0/0 .event anyedge, v0x1238c4ca0_0, v0x1238c6af0_0, v0x1238c9d10_0, v0x1238c3510_0;
E_0x1238c9be0/1 .event anyedge, v0x1238c9e60_0;
E_0x1238c9be0 .event/or E_0x1238c9be0/0, E_0x1238c9be0/1;
S_0x1238ca120 .scope module, "u_MUX_ALUSrc2" "MUX4" 4 238, 18 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 32 "data4_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x1238ca3f0_0 .net "data1_i", 31 0, v0x1238c6e60_0;  alias, 1 drivers
v0x1238ca4c0_0 .net "data2_i", 31 0, L_0x1238d32e0;  alias, 1 drivers
v0x1238ca570_0 .net "data3_i", 31 0, v0x1238c3e00_0;  alias, 1 drivers
L_0x118078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1238ca6a0_0 .net "data4_i", 31 0, L_0x118078208;  1 drivers
v0x1238ca740_0 .var "data_o", 31 0;
v0x1238ca820_0 .net "select_i", 1 0, v0x1238c4d60_0;  alias, 1 drivers
E_0x1238ca370/0 .event anyedge, v0x1238c4d60_0, v0x1238c6e60_0, v0x1238c9d10_0, v0x1238c3510_0;
E_0x1238ca370/1 .event anyedge, v0x1238ca6a0_0;
E_0x1238ca370 .event/or E_0x1238ca370/0, E_0x1238ca370/1;
S_0x1238ca920 .scope module, "u_MUX_PCSrc" "MUX32" 4 68, 17 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x1238cac40_0 .net "data1_i", 31 0, L_0x1238d0ee0;  alias, 1 drivers
v0x1238cad00_0 .net "data2_i", 31 0, L_0x1238d2c40;  alias, 1 drivers
v0x1238cad90_0 .net "data_o", 31 0, L_0x1238d0e40;  alias, 1 drivers
v0x1238cae20_0 .net "select_i", 0 0, L_0x1238d2aa0;  alias, 1 drivers
L_0x1238d0e40 .functor MUXZ 32, L_0x1238d0ee0, L_0x1238d2c40, L_0x1238d2aa0, C4<>;
S_0x1238caee0 .scope module, "u_MUX_WBSrc" "MUX32" 4 325, 17 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x1238cb100_0 .net "data1_i", 31 0, v0x1238c8b70_0;  alias, 1 drivers
v0x1238cb1d0_0 .net "data2_i", 31 0, v0x1238c8fa0_0;  alias, 1 drivers
v0x1238cb280_0 .net "data_o", 31 0, L_0x1238d32e0;  alias, 1 drivers
v0x1238cb370_0 .net "select_i", 0 0, v0x1238c8ce0_0;  alias, 1 drivers
L_0x1238d32e0 .functor MUXZ 32, v0x1238c8b70_0, v0x1238c8fa0_0, v0x1238c8ce0_0, C4<>;
S_0x1238cb440 .scope module, "u_PC" "PC" 4 83, 19 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 1 "PCWrite_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x1238cb6b0_0 .net "PCWrite_i", 0 0, v0x1238c5710_0;  alias, 1 drivers
v0x1238cb750_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238cb7e0_0 .net "pc_i", 31 0, L_0x1238d0e40;  alias, 1 drivers
v0x1238cb8b0_0 .var "pc_o", 31 0;
v0x1238cb940_0 .net "rst_n", 0 0, v0x1238d08a0_0;  alias, 1 drivers
S_0x1238cbae0 .scope module, "u_Registers" "Registers" 4 145, 20 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x1238d1ad0 .functor AND 1, L_0x1238d1a30, v0x1238c9150_0, C4<1>, C4<1>;
L_0x1238d1f30 .functor AND 1, L_0x1238d1e60, v0x1238c9150_0, C4<1>, C4<1>;
v0x1238cbdd0_0 .net "RDaddr_i", 4 0, v0x1238c8e80_0;  alias, 1 drivers
v0x1238cbea0_0 .net "RDdata_i", 31 0, L_0x1238d32e0;  alias, 1 drivers
v0x1238cbf30_0 .net "RS1addr_i", 4 0, L_0x1238d1650;  alias, 1 drivers
v0x1238cc000_0 .net "RS1data_o", 31 0, L_0x1238d1d40;  alias, 1 drivers
v0x1238cc090_0 .net "RS2addr_i", 4 0, L_0x1238d1770;  alias, 1 drivers
v0x1238cc1a0_0 .net "RS2data_o", 31 0, L_0x1238d2200;  alias, 1 drivers
v0x1238cc230_0 .net "RegWrite_i", 0 0, v0x1238c9150_0;  alias, 1 drivers
v0x1238cc300_0 .net *"_ivl_0", 0 0, L_0x1238d1a30;  1 drivers
v0x1238cc390_0 .net *"_ivl_12", 0 0, L_0x1238d1e60;  1 drivers
v0x1238cc4a0_0 .net *"_ivl_15", 0 0, L_0x1238d1f30;  1 drivers
v0x1238cc530_0 .net *"_ivl_16", 31 0, L_0x1238d1fe0;  1 drivers
v0x1238cc5c0_0 .net *"_ivl_18", 6 0, L_0x1238d2080;  1 drivers
L_0x1180780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1238cc650_0 .net *"_ivl_21", 1 0, L_0x1180780e8;  1 drivers
v0x1238cc700_0 .net *"_ivl_3", 0 0, L_0x1238d1ad0;  1 drivers
v0x1238cc7a0_0 .net *"_ivl_4", 31 0, L_0x1238d1bc0;  1 drivers
v0x1238cc850_0 .net *"_ivl_6", 6 0, L_0x1238d1c60;  1 drivers
L_0x1180780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1238cc900_0 .net *"_ivl_9", 1 0, L_0x1180780a0;  1 drivers
v0x1238cca90_0 .net "clk_i", 0 0, v0x1238d0710_0;  alias, 1 drivers
v0x1238ccb20_0 .var/i "i", 31 0;
v0x1238ccbb0 .array/s "register", 31 0, 31 0;
v0x1238ccc50_0 .net "rst_n", 0 0, v0x1238d08a0_0;  alias, 1 drivers
L_0x1238d1a30 .cmp/eq 5, L_0x1238d1650, v0x1238c8e80_0;
L_0x1238d1bc0 .array/port v0x1238ccbb0, L_0x1238d1c60;
L_0x1238d1c60 .concat [ 5 2 0 0], L_0x1238d1650, L_0x1180780a0;
L_0x1238d1d40 .functor MUXZ 32, L_0x1238d1bc0, L_0x1238d32e0, L_0x1238d1ad0, C4<>;
L_0x1238d1e60 .cmp/eq 5, L_0x1238d1770, v0x1238c8e80_0;
L_0x1238d1fe0 .array/port v0x1238ccbb0, L_0x1238d2080;
L_0x1238d2080 .concat [ 5 2 0 0], L_0x1238d1770, L_0x1180780e8;
L_0x1238d2200 .functor MUXZ 32, L_0x1238d1fe0, L_0x1238d32e0, L_0x1238d1f30, C4<>;
S_0x1238ccdc0 .scope module, "u_Sign_Extend" "Sign_Extend" 4 158, 21 1 0, S_0x1238870d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "imm_o";
v0x1238ccf50_0 .var "imm_o", 31 0;
v0x1238cd040_0 .net "instr_i", 31 0, v0x1238c7c40_0;  alias, 1 drivers
v0x1238cd0e0_0 .net "opcode", 6 0, L_0x1238d2320;  1 drivers
E_0x1238cc460 .event anyedge, v0x1238cd0e0_0, v0x1238c7c40_0;
L_0x1238d2320 .part v0x1238c7c40_0, 0, 7;
    .scope S_0x1238cb440;
T_0 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238cb940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238cb8b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1238cb6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1238cb7e0_0;
    %assign/vec4 v0x1238cb8b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1238c7840;
T_1 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238c7e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c7c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c7da0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1238c7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c7c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c7da0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x1238c7f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1238c7cd0_0;
    %assign/vec4 v0x1238c7da0_0, 0;
    %load/vec4 v0x1238c5d00_0;
    %assign/vec4 v0x1238c7c40_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1238c5280;
T_2 ;
    %wait E_0x1238c4b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c59f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c5710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c5660_0, 0, 1;
    %load/vec4 v0x1238c55a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x1238c57c0_0;
    %load/vec4 v0x1238c5870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_2.3, 4;
    %load/vec4 v0x1238c57c0_0;
    %load/vec4 v0x1238c5940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_2.3;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c59f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c5710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c5660_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1238c2300;
T_3 ;
    %wait E_0x1238c2630;
    %load/vec4 v0x1238c2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1238c2bc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c2900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238c27d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c2670_0, 0, 2;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1238cbae0;
T_4 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238ccc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238ccb20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x1238ccb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1238ccb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1238ccbb0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1238ccb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1238ccb20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1238cc230_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x1238cbdd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1238cbea0_0;
    %load/vec4 v0x1238cbdd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1238ccbb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1238ccdc0;
T_5 ;
    %wait E_0x1238cc460;
    %load/vec4 v0x1238cd0e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238ccf50_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1238cd040_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1238ccf50_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1238cd040_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1238ccf50_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1238cd040_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1238cd040_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1238ccf50_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1238cd040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1238cd040_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1238cd040_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1238ccf50_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1238c5b40;
T_6 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238c74d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c6f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c6750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c6410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c6570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1238c6170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c62b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c6af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c6e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c7430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1238c7190_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1238c72c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1238c69d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1238c6d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1238c6870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1238c6ef0_0;
    %assign/vec4 v0x1238c6f80_0, 0;
    %load/vec4 v0x1238c6620_0;
    %assign/vec4 v0x1238c6750_0, 0;
    %load/vec4 v0x1238c6340_0;
    %assign/vec4 v0x1238c6410_0, 0;
    %load/vec4 v0x1238c64e0_0;
    %assign/vec4 v0x1238c6570_0, 0;
    %load/vec4 v0x1238c60c0_0;
    %assign/vec4 v0x1238c6170_0, 0;
    %load/vec4 v0x1238c6200_0;
    %assign/vec4 v0x1238c62b0_0, 0;
    %load/vec4 v0x1238c6a60_0;
    %assign/vec4 v0x1238c6af0_0, 0;
    %load/vec4 v0x1238c6dd0_0;
    %assign/vec4 v0x1238c6e60_0, 0;
    %load/vec4 v0x1238c7380_0;
    %assign/vec4 v0x1238c7430_0, 0;
    %load/vec4 v0x1238c7100_0;
    %assign/vec4 v0x1238c7190_0, 0;
    %load/vec4 v0x1238c7220_0;
    %assign/vec4 v0x1238c72c0_0, 0;
    %load/vec4 v0x1238c6940_0;
    %assign/vec4 v0x1238c69d0_0, 0;
    %load/vec4 v0x1238c6b80_0;
    %assign/vec4 v0x1238c6d40_0, 0;
    %load/vec4 v0x1238c67e0_0;
    %assign/vec4 v0x1238c6870_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1238c4960;
T_7 ;
    %wait E_0x1238c4c20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c4ca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1238c4d60_0, 0, 2;
    %load/vec4 v0x1238c50a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x1238c4e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x1238c4e00_0;
    %load/vec4 v0x1238c4f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1238c4ca0_0, 0, 2;
T_7.0 ;
    %load/vec4 v0x1238c50a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v0x1238c4e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x1238c4e00_0;
    %load/vec4 v0x1238c4ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1238c4d60_0, 0, 2;
T_7.4 ;
    %load/vec4 v0x1238c5130_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.12, 11;
    %load/vec4 v0x1238c4e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v0x1238c50a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.14, 11;
    %load/vec4 v0x1238c4e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.13, 10;
    %load/vec4 v0x1238c4e00_0;
    %load/vec4 v0x1238c4f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %nor/r;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v0x1238c4e90_0;
    %load/vec4 v0x1238c4f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1238c4ca0_0, 0, 2;
T_7.8 ;
    %load/vec4 v0x1238c5130_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.19, 11;
    %load/vec4 v0x1238c4e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.18, 10;
    %load/vec4 v0x1238c50a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.21, 11;
    %load/vec4 v0x1238c4e00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.20, 10;
    %load/vec4 v0x1238c4e00_0;
    %load/vec4 v0x1238c4ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %nor/r;
    %and;
T_7.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0x1238c4e90_0;
    %load/vec4 v0x1238c4ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1238c4d60_0, 0, 2;
T_7.15 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1238c9960;
T_8 ;
    %wait E_0x1238c9be0;
    %load/vec4 v0x1238c9ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238c9f10_0, 0, 32;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x1238c9c60_0;
    %store/vec4 v0x1238c9f10_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x1238c9d10_0;
    %store/vec4 v0x1238c9f10_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x1238c9db0_0;
    %store/vec4 v0x1238c9f10_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x1238c9e60_0;
    %store/vec4 v0x1238c9f10_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1238ca120;
T_9 ;
    %wait E_0x1238ca370;
    %load/vec4 v0x1238ca820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238ca740_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x1238ca3f0_0;
    %store/vec4 v0x1238ca740_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x1238ca4c0_0;
    %store/vec4 v0x1238ca740_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x1238ca570_0;
    %store/vec4 v0x1238ca740_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x1238ca6a0_0;
    %store/vec4 v0x1238ca740_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1238c1400;
T_10 ;
    %wait E_0x1238c1630;
    %load/vec4 v0x1238c1760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x1238c1800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x1238c18c0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
T_10.10 ;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1238c18c0_0;
    %load/vec4 v0x1238c1800_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.15 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.16 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1238c1690_0, 0, 3;
    %jmp T_10.18;
T_10.18 ;
    %pop/vec4 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1238052a0;
T_11 ;
    %wait E_0x12384d6d0;
    %load/vec4 v0x1238ae8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %and;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %xor;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %add;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %sub;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x1238c1230_0;
    %ix/getv 4, v0x1238c12f0_0;
    %shiftl 4;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %mul;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x1238c1230_0;
    %load/vec4 v0x1238c12f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1238c1180_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1238c3950;
T_12 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238c4790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c4640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c43a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c41e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c3e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c3f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1238c44f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1238c45a0_0;
    %assign/vec4 v0x1238c4640_0, 0;
    %load/vec4 v0x1238c3ff0_0;
    %assign/vec4 v0x1238c40c0_0, 0;
    %load/vec4 v0x1238c4290_0;
    %assign/vec4 v0x1238c43a0_0, 0;
    %load/vec4 v0x1238c4150_0;
    %assign/vec4 v0x1238c41e0_0, 0;
    %load/vec4 v0x1238c3d30_0;
    %assign/vec4 v0x1238c3e00_0, 0;
    %load/vec4 v0x1238c3e90_0;
    %assign/vec4 v0x1238c3f40_0, 0;
    %load/vec4 v0x1238c4440_0;
    %assign/vec4 v0x1238c44f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1238c2db0;
T_13 ;
    %wait E_0x1238c2fb0;
    %load/vec4 v0x1238c30b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1238c36d0_0;
    %load/vec4 v0x1238c3510_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1238c3820, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1238c8750;
T_14 ;
    %wait E_0x1238c3350;
    %load/vec4 v0x1238c92f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c9150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1238c8ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c8b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1238c8fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1238c8e80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1238c9040_0;
    %assign/vec4 v0x1238c9150_0, 0;
    %load/vec4 v0x1238c8c10_0;
    %assign/vec4 v0x1238c8ce0_0, 0;
    %load/vec4 v0x1238c8a90_0;
    %assign/vec4 v0x1238c8b70_0, 0;
    %load/vec4 v0x1238c8f10_0;
    %assign/vec4 v0x1238c8fa0_0, 0;
    %load/vec4 v0x1238c8d70_0;
    %assign/vec4 v0x1238c8e80_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x123871fc0;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x1238d0710_0;
    %inv;
    %store/vec4 v0x1238d0710_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x123871fc0;
T_16 ;
    %vpi_call/w 3 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0ae0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x1238d0ae0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1238d0ae0_0;
    %store/vec4a v0x1238c86a0, 4, 0;
    %load/vec4 v0x1238d0ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0ae0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0ae0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x1238d0ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1238d0ae0_0;
    %store/vec4a v0x1238c3820, 4, 0;
    %load/vec4 v0x1238d0ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0ae0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call/w 3 39 "$readmemb", "instruction.txt", v0x1238c86a0 {0 0 0};
    %vpi_func 3 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x1238d0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238d0710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238d08a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1238d08a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1238d08a0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1238d0db0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238c3820, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238c3820, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238c3820, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238c3820, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238c3820, 4, 0;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1238ccbb0, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x123871fc0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d09c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1238d0b70_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x1238d0db0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x12385bd60;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 3 82 "$fdisplay", v0x1238d0c90_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 83 "$fdisplay", v0x1238d0c90_0, "Registers" {0 0 0};
    %vpi_call/w 3 84 "$fdisplay", v0x1238d0c90_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111101000 {0 0 0};
    %vpi_call/w 3 85 "$fdisplay", v0x1238d0c90_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100111 {0 0 0};
    %vpi_call/w 3 86 "$fdisplay", v0x1238d0c90_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100110 {0 0 0};
    %vpi_call/w 3 87 "$fdisplay", v0x1238d0c90_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb11111111111111111111111111100101 {0 0 0};
    %vpi_call/w 3 88 "$fdisplay", v0x1238d0c90_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111000 {0 0 0};
    %vpi_call/w 3 89 "$fdisplay", v0x1238d0c90_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111010 {0 0 0};
    %vpi_call/w 3 90 "$fdisplay", v0x1238d0c90_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111100 {0 0 0};
    %vpi_call/w 3 91 "$fdisplay", v0x1238d0c90_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111110 {0 0 0};
    %vpi_call/w 3 92 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x00 = %10d", 32'sb00000000000000000000000000000101 {0 0 0};
    %vpi_call/w 3 93 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x04 = %10d", 32'sb00000000000000000000000000000110 {0 0 0};
    %vpi_call/w 3 94 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x08 = %10d", 32'sb00000000000000000000000000001010 {0 0 0};
    %vpi_call/w 3 95 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x0C = %10d", 32'sb00000000000000000000000000010010 {0 0 0};
    %vpi_call/w 3 96 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x10 = %10d", 32'sb00000000000000000000000000011101 {0 0 0};
    %vpi_call/w 3 97 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x14 = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 98 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x18 = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 99 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x1C = %10d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 101 "$fdisplay", v0x1238d0c90_0, "\012" {0 0 0};
    %load/vec4 v0x1238d0930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0930_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x1238cb8b0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x1238c86a0, 4;
    %cmpi/ne 1048691, 0, 32;
    %jmp/0xz T_17.3, 6;
    %wait E_0x123861f90;
    %load/vec4 v0x1238d0d20_0;
    %store/vec4 v0x1238d0c00_0, 0, 32;
    %load/vec4 v0x1238d0a50_0;
    %store/vec4 v0x1238d0b70_0, 0, 32;
    %load/vec4 v0x1238ce030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.6, 4;
    %load/vec4 v0x1238cdea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x1238d0d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0d20_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x1238cdea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x1238d0a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0a50_0, 0, 32;
T_17.7 ;
    %vpi_call/w 3 115 "$fdisplay", v0x1238d0c90_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", v0x1238d0930_0, v0x1238d0c00_0, v0x1238d0b70_0, v0x1238cb8b0_0 {0 0 0};
    %vpi_call/w 3 119 "$fdisplay", v0x1238d0c90_0, "Registers" {0 0 0};
    %vpi_call/w 3 120 "$fdisplay", v0x1238d0c90_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", &A<v0x1238ccbb0, 0>, &A<v0x1238ccbb0, 8>, &A<v0x1238ccbb0, 16>, &A<v0x1238ccbb0, 24> {0 0 0};
    %vpi_call/w 3 121 "$fdisplay", v0x1238d0c90_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", &A<v0x1238ccbb0, 1>, &A<v0x1238ccbb0, 9>, &A<v0x1238ccbb0, 17>, &A<v0x1238ccbb0, 25> {0 0 0};
    %vpi_call/w 3 122 "$fdisplay", v0x1238d0c90_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", &A<v0x1238ccbb0, 2>, &A<v0x1238ccbb0, 10>, &A<v0x1238ccbb0, 18>, &A<v0x1238ccbb0, 26> {0 0 0};
    %vpi_call/w 3 123 "$fdisplay", v0x1238d0c90_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", &A<v0x1238ccbb0, 3>, &A<v0x1238ccbb0, 11>, &A<v0x1238ccbb0, 19>, &A<v0x1238ccbb0, 27> {0 0 0};
    %vpi_call/w 3 124 "$fdisplay", v0x1238d0c90_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", &A<v0x1238ccbb0, 4>, &A<v0x1238ccbb0, 12>, &A<v0x1238ccbb0, 20>, &A<v0x1238ccbb0, 28> {0 0 0};
    %vpi_call/w 3 125 "$fdisplay", v0x1238d0c90_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", &A<v0x1238ccbb0, 5>, &A<v0x1238ccbb0, 13>, &A<v0x1238ccbb0, 21>, &A<v0x1238ccbb0, 29> {0 0 0};
    %vpi_call/w 3 126 "$fdisplay", v0x1238d0c90_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", &A<v0x1238ccbb0, 6>, &A<v0x1238ccbb0, 14>, &A<v0x1238ccbb0, 22>, &A<v0x1238ccbb0, 30> {0 0 0};
    %vpi_call/w 3 127 "$fdisplay", v0x1238d0c90_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", &A<v0x1238ccbb0, 7>, &A<v0x1238ccbb0, 15>, &A<v0x1238ccbb0, 23>, &A<v0x1238ccbb0, 31> {0 0 0};
    %vpi_call/w 3 131 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x00 = %10d", &A<v0x1238c3820, 0> {0 0 0};
    %vpi_call/w 3 132 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x04 = %10d", &A<v0x1238c3820, 1> {0 0 0};
    %vpi_call/w 3 133 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x08 = %10d", &A<v0x1238c3820, 2> {0 0 0};
    %vpi_call/w 3 134 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x0C = %10d", &A<v0x1238c3820, 3> {0 0 0};
    %vpi_call/w 3 135 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x10 = %10d", &A<v0x1238c3820, 4> {0 0 0};
    %vpi_call/w 3 136 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x14 = %10d", &A<v0x1238c3820, 5> {0 0 0};
    %vpi_call/w 3 137 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x18 = %10d", &A<v0x1238c3820, 6> {0 0 0};
    %vpi_call/w 3 138 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x1C = %10d", &A<v0x1238c3820, 7> {0 0 0};
    %vpi_call/w 3 140 "$fdisplay", v0x1238d0c90_0, "\012" {0 0 0};
    %load/vec4 v0x1238d0930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0930_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %load/vec4 v0x1238cb8b0_0;
    %store/vec4 v0x1238d09c0_0, 0, 32;
    %wait E_0x123861f90;
T_17.9 ;
    %load/vec4 v0x1238cb8b0_0;
    %load/vec4 v0x1238d09c0_0;
    %addi 20, 0, 32;
    %cmp/ne;
    %jmp/0xz T_17.10, 6;
    %load/vec4 v0x1238d0d20_0;
    %store/vec4 v0x1238d0c00_0, 0, 32;
    %load/vec4 v0x1238d0a50_0;
    %store/vec4 v0x1238d0b70_0, 0, 32;
    %load/vec4 v0x1238ce030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.13, 4;
    %load/vec4 v0x1238cdea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0x1238d0d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0d20_0, 0, 32;
T_17.11 ;
    %load/vec4 v0x1238cdea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v0x1238d0a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0a50_0, 0, 32;
T_17.14 ;
    %vpi_call/w 3 155 "$fdisplay", v0x1238d0c90_0, "cycle = %11d, Stall = %0d, Flush = %0d\012PC = %10d", v0x1238d0930_0, v0x1238d0c00_0, v0x1238d0b70_0, v0x1238cb8b0_0 {0 0 0};
    %vpi_call/w 3 159 "$fdisplay", v0x1238d0c90_0, "Registers" {0 0 0};
    %vpi_call/w 3 160 "$fdisplay", v0x1238d0c90_0, "x0 = %10d, x8  = %10d, x16 = %10d, x24 = %10d", &A<v0x1238ccbb0, 0>, &A<v0x1238ccbb0, 8>, &A<v0x1238ccbb0, 16>, &A<v0x1238ccbb0, 24> {0 0 0};
    %vpi_call/w 3 161 "$fdisplay", v0x1238d0c90_0, "x1 = %10d, x9  = %10d, x17 = %10d, x25 = %10d", &A<v0x1238ccbb0, 1>, &A<v0x1238ccbb0, 9>, &A<v0x1238ccbb0, 17>, &A<v0x1238ccbb0, 25> {0 0 0};
    %vpi_call/w 3 162 "$fdisplay", v0x1238d0c90_0, "x2 = %10d, x10 = %10d, x18 = %10d, x26 = %10d", &A<v0x1238ccbb0, 2>, &A<v0x1238ccbb0, 10>, &A<v0x1238ccbb0, 18>, &A<v0x1238ccbb0, 26> {0 0 0};
    %vpi_call/w 3 163 "$fdisplay", v0x1238d0c90_0, "x3 = %10d, x11 = %10d, x19 = %10d, x27 = %10d", &A<v0x1238ccbb0, 3>, &A<v0x1238ccbb0, 11>, &A<v0x1238ccbb0, 19>, &A<v0x1238ccbb0, 27> {0 0 0};
    %vpi_call/w 3 164 "$fdisplay", v0x1238d0c90_0, "x4 = %10d, x12 = %10d, x20 = %10d, x28 = %10d", &A<v0x1238ccbb0, 4>, &A<v0x1238ccbb0, 12>, &A<v0x1238ccbb0, 20>, &A<v0x1238ccbb0, 28> {0 0 0};
    %vpi_call/w 3 165 "$fdisplay", v0x1238d0c90_0, "x5 = %10d, x13 = %10d, x21 = %10d, x29 = %10d", &A<v0x1238ccbb0, 5>, &A<v0x1238ccbb0, 13>, &A<v0x1238ccbb0, 21>, &A<v0x1238ccbb0, 29> {0 0 0};
    %vpi_call/w 3 166 "$fdisplay", v0x1238d0c90_0, "x6 = %10d, x14 = %10d, x22 = %10d, x30 = %10d", &A<v0x1238ccbb0, 6>, &A<v0x1238ccbb0, 14>, &A<v0x1238ccbb0, 22>, &A<v0x1238ccbb0, 30> {0 0 0};
    %vpi_call/w 3 167 "$fdisplay", v0x1238d0c90_0, "x7 = %10d, x15 = %10d, x23 = %10d, x31 = %10d", &A<v0x1238ccbb0, 7>, &A<v0x1238ccbb0, 15>, &A<v0x1238ccbb0, 23>, &A<v0x1238ccbb0, 31> {0 0 0};
    %vpi_call/w 3 171 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x00 = %10d", &A<v0x1238c3820, 0> {0 0 0};
    %vpi_call/w 3 172 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x04 = %10d", &A<v0x1238c3820, 1> {0 0 0};
    %vpi_call/w 3 173 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x08 = %10d", &A<v0x1238c3820, 2> {0 0 0};
    %vpi_call/w 3 174 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x0C = %10d", &A<v0x1238c3820, 3> {0 0 0};
    %vpi_call/w 3 175 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x10 = %10d", &A<v0x1238c3820, 4> {0 0 0};
    %vpi_call/w 3 176 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x14 = %10d", &A<v0x1238c3820, 5> {0 0 0};
    %vpi_call/w 3 177 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x18 = %10d", &A<v0x1238c3820, 6> {0 0 0};
    %vpi_call/w 3 178 "$fdisplay", v0x1238d0c90_0, "Data Memory: 0x1C = %10d", &A<v0x1238c3820, 7> {0 0 0};
    %vpi_call/w 3 180 "$fdisplay", v0x1238d0c90_0, "\012" {0 0 0};
    %load/vec4 v0x1238d0930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1238d0930_0, 0, 32;
    %wait E_0x123861f90;
    %jmp T_17.9;
T_17.10 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x123871fc0;
T_18 ;
    %delay 5000, 0;
    %vpi_call/w 3 191 "$display", "Time out!" {0 0 0};
    %vpi_call/w 3 192 "$fclose", v0x1238d0c90_0 {0 0 0};
    %vpi_call/w 3 193 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "-";
    "code/tb/testbench.v";
    "code/src/CPU.v";
    "code/src/ALU.v";
    "code/src/ALU_Control.v";
    "code/src/Adder.v";
    "code/src/Control.v";
    "code/supplied/Data_Memory.v";
    "code/src/EX_MEM.v";
    "code/src/Forwarding.v";
    "code/src/Hazard_Detection.v";
    "code/src/ID_EX.v";
    "code/src/IF_ID.v";
    "code/supplied/Instruction_Memory.v";
    "code/src/MEM_WB.v";
    "code/src/MUX32.v";
    "code/src/MUX4.v";
    "code/supplied/PC.v";
    "code/supplied/Registers.v";
    "code/src/Sign_Extend.v";
