/*


 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

*/
// register structures for mode MAC

#define RAB_TBL_SIZE   11
 static static_cfg_t rab_mac_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_MAC | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_MAC), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_MAC | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_MAC | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_MAC | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_MAC | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_MAC), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_MAC), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_MAC), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_MAC), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode MAC_FC_EN

static static_cfg_t rab_mac_fc_en_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_MAC_FC_EN | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_MAC_FC_EN), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_MAC_FC_EN | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_MAC_FC_EN | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_MAC_FC_EN | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_MAC_FC_EN | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_MAC_FC_EN), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_MAC_FC_EN), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_MAC_FC_EN), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_MAC_FC_EN), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP2

static static_cfg_t rab_gfp2_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP2 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP2), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP2 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP2 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP2 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP2 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP2), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP2), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP2), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP2), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP2_PPOS

static static_cfg_t rab_gfp2_ppos_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP2_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP2_PPOS), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP2_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP2_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP2_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP2_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP2_PPOS), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP2_PPOS), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP2_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP2_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP1

static static_cfg_t rab_gfp1_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP1 | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP1), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP1 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP1 | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP1 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP1 | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP1), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP1), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP1), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP1), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode GFP1_PPOS

static static_cfg_t rab_gfp1_ppos_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_GFP1_PPOS | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_GFP1_PPOS), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_GFP1_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_GFP1_PPOS | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_GFP1_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_GFP1_PPOS | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_GFP1_PPOS), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_GFP1_PPOS), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_GFP1_PPOS), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_GFP1_PPOS), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


// register structures for mode BYP

static static_cfg_t rab_byp_tbl[11] = { {DAYTONA_BLOCK_RAB, VTSS_RAB_RAB_BASE_RAB_CONTROL(0), (VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA_BYP | VTSS_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT_BYP), (VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_RX_BYPASS_SELECT | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_CLK_ENA | VTSS_M_RAB_RAB_BASE_RAB_CONTROL_TX_BYPASS_SELECT)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL(0), (VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT_BYP | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT_BYP | VTSS_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_INPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_RX_FIFO_RX_FIFO_CONTROL_RX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL(0), (VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT_BYP | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT_BYP | VTSS_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_INPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_OUTPUT_SELECT | VTSS_M_RAB_TX_FIFO_TX_FIFO_CONTROL_TX_FIFO_CUT_THRU)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_FLUSH_RX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_FLUSH_TX_FIFO_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS(0), (VTSS_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH_BYP), (VTSS_M_RAB_RX_EXTRACT_RX_EXTRACT_STATUS_RX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS(0), (VTSS_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH_BYP), (VTSS_M_RAB_TX_EXTRACT_TX_EXTRACT_STATUS_TX_EXTRACT_FLUSH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH_BYP), (VTSS_M_RAB_RX_FIFO_RX_FIFO_ADAPT_THRESH_RX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_ADAPT_THRESH_TX_FIFO_ADAPT_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_LOW_THRESH_TX_FIFO_LOW_THRESH)},
				{DAYTONA_BLOCK_RAB, VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH(0), (VTSS_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH_BYP), (VTSS_M_RAB_TX_FIFO_TX_FIFO_HIGH_THRESH_TX_FIFO_HIGH_THRESH)} };


static const static_cfg_t *rab_config_table[BM_RAB_LAST] = {
    rab_mac_tbl,
    rab_mac_fc_en_tbl,
    rab_gfp2_tbl,
    rab_gfp2_ppos_tbl,
    rab_gfp1_tbl,
    rab_gfp1_ppos_tbl,
    rab_byp_tbl,
};

