From b2afd870a22b6a9bf6c418f25495c27ac82d7b1b Mon Sep 17 00:00:00 2001
From: Alan Tull <alan.tull@freescale.com>
Date: Tue, 18 Oct 2011 13:09:28 -0500
Subject: [PATCH 0459/2463] ENGR00160291 MX6 correct cdcdr spdif0 podf defines

MXC_CCM_CDCDR_SPDIF0_CLK_PODF_OFFSET/MASK were incorrect.  Should be 22.

Signed-off-by: Alan Tull <alan.tull@freescale.com>
---
 arch/arm/mach-mx6/crm_regs.h |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-mx6/crm_regs.h b/arch/arm/mach-mx6/crm_regs.h
index 9287357..03ef766 100644
--- a/arch/arm/mach-mx6/crm_regs.h
+++ b/arch/arm/mach-mx6/crm_regs.h
@@ -339,8 +339,8 @@
 #define MXC_CCM_CDCDR_HSI_TX_CLK_SEL			(1 << 28)
 #define MXC_CCM_CDCDR_SPDIF0_CLK_PRED_MASK		(0x7 << 25)
 #define MXC_CCM_CDCDR_SPDIF0_CLK_PRED_OFFSET		(25)
-#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_MASK		(0x7 << 19)
-#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_OFFSET		(19)
+#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_MASK		(0x7 << 22)
+#define MXC_CCM_CDCDR_SPDIF0_CLK_PODF_OFFSET		(22)
 #define MXC_CCM_CDCDR_SPDIF0_CLK_SEL_MASK		(0x3 << 20)
 #define MXC_CCM_CDCDR_SPDIF0_CLK_SEL_OFFSET		(20)
 #define MXC_CCM_CDCDR_SPDIF1_CLK_PRED_MASK		(0x7 << 12)
-- 
1.7.7.4

