<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AArch64RegisterBankInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">AArch64RegisterBankInfo</a>(const TargetRegisterInfo &amp;TRI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(const OperandsMapper &amp;OpdMapper)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa3478b64bad7e19eb25bd24a618c1784">BankIDToCopyMapIdx</a></td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a>(const RegisterBank &amp;Dst, const RegisterBank &amp;Src, unsigned Size) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ae0544412676b94227fa1cbd691372dab">checkPartialMap</a>(unsigned Idx, unsigned ValStartIdx, unsigned ValLength, const RegisterBank &amp;RB)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(PartialMappingIdx FirstAlias, PartialMappingIdx LastAlias, ArrayRef&lt; PartialMappingIdx &gt; Order)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aac204e7094869818cf50f235726a351a">checkValueMapImpl</a>(unsigned Idx, unsigned FirstInBank, unsigned Size, unsigned Offset)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa4c2ea860c72e3eb2037d12b654f6e301">DistanceBetweenCrossRegCpy</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa85dded0bdbea67517ba33cda7c543cae">DistanceBetweenRegBanks</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa8dc019b27373bae43af2ea9402f70486">First3OpsIdx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e6d3663df1f326b330a5bf5ad63a640">FirstCrossRegCpyIdx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e2ee27e61922a5f8d4586b97788c4a3">FPExt16To32Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa29ec7d849b5818663330722608967570">FPExt16To64Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa66634e722b92b1635f9c14aa89003e57">FPExt32To64Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9b4ebe30fd1f79ea25dc4309a2cae068">FPExt64To128Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">getBreakDownCost</a>(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(unsigned DstBankID, unsigned SrcBankID, unsigned Size)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a03ba8ed169ba0806bf55744b4965408a">getFPExtMapping</a>(unsigned DstSize, unsigned SrcSize)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">getInstrAlternativeMappings</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">getInstrMapping</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a>(Register Reg, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(Iterator Begin, Iterator End) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a79c7faf05c1dc6276c4c90ccaedd004c">getOperandsMapping</a>(const SmallVectorImpl&lt; const ValueMapping *&gt; &amp;OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a06e759f2efa418a844fac20e06864a13">getOperandsMapping</a>(std::initializer_list&lt; const ValueMapping *&gt; OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(unsigned ID)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab51492ecd328c7de453d547728415fb0">getRegBank</a>(unsigned ID) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">getRegBankBaseIdxOffset</a>(unsigned RBIdx, unsigned Size)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a>(const MachineInstr &amp;MI, unsigned OpIdx, const TargetInstrInfo &amp;TII, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html#a282455d4ae0562486cc4fedc575427df">getRegBankFromRegClass</a>(const TargetRegisterClass &amp;RC, LLT) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(PartialMappingIdx RBIdx, unsigned Size)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">llvm::RegisterBankInfo::getValueMapping</a>(const PartialMapping *BreakDown, unsigned NumBreakDowns) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa730a5843a9f6efa5bd572374a57001cc">InvalidIdx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaac5a293b56b4e91c760d23bd621e2cb9d">Last3OpsIdx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9e6eb3f047f47123c78aa2da9829c107">LastCrossRegCpyIdx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">PartMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">PMI_LastFPR</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">PMI_LastGPR</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ab2879f12d4bf51793e9c64d53a977f81">PMI_Min</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">PMI_None</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a>(RegisterBank **RegBanks, unsigned NumRegBanks)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a>()</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acc5c829cd106cc20cf62055af0511d75">ScalarAddx2</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">Shift64Imm</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">ValMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfca">ValueMappingIdx</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adfc18e55a3e73fd3c2d0ce8617a58158">VectorAdd</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a>()=default</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:07 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
