{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464953736049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464953736065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 12:35:35 2016 " "Processing started: Fri Jun 03 12:35:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464953736065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953736065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Locker -c Locker " "Command: quartus_map --read_settings_files=on --write_settings_files=off Locker -c Locker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953736065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1464953736650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "godisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file godisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GoDisplay-v1 " "Found design unit 1: GoDisplay-v1" {  } { { "GoDisplay.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/GoDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""} { "Info" "ISGN_ENTITY_NAME" "1 GoDisplay " "Found entity 1: GoDisplay" {  } { { "GoDisplay.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/GoDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "locker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file locker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Locker " "Found entity 1: Locker" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lockerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LockerFSM-Arch " "Found design unit 1: LockerFSM-Arch" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""} { "Info" "ISGN_ENTITY_NAME" "1 LockerFSM " "Found entity 1: LockerFSM" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerauxfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerauxfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerAuxFSM-Behavioral " "Found design unit 1: TimerAuxFSM-Behavioral" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/TimerAuxFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerAuxFSM " "Found entity 1: TimerAuxFSM" {  } { { "TimerAuxFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/TimerAuxFSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file readcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReadCode-Behav " "Found design unit 1: ReadCode-Behav" {  } { { "ReadCode.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/ReadCode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReadCode " "Found entity 1: ReadCode" {  } { { "ReadCode.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/ReadCode.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/DebounceUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/DebounceUnit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder2-Behavioral " "Found design unit 1: Bin7SegDecoder2-Behavioral" {  } { { "Bin7SegDecoder2.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Bin7SegDecoder2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder2 " "Found entity 1: Bin7SegDecoder2" {  } { { "Bin7SegDecoder2.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Bin7SegDecoder2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterDisplay-Behavioral " "Found design unit 1: CounterDisplay-Behavioral" {  } { { "CounterDisplay.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/CounterDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterDisplay " "Found entity 1: CounterDisplay" {  } { { "CounterDisplay.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/CounterDisplay.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464953759408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Locker " "Elaborating entity \"Locker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1464953759477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder2 Bin7SegDecoder2:inst11 " "Elaborating entity \"Bin7SegDecoder2\" for hierarchy \"Bin7SegDecoder2:inst11\"" {  } { { "Locker.bdf" "inst11" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 424 424 632 504 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadCode ReadCode:inst5 " "Elaborating entity \"ReadCode\" for hierarchy \"ReadCode:inst5\"" {  } { { "Locker.bdf" "inst5" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 184 -176 24 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LockerFSM LockerFSM:inst " "Elaborating entity \"LockerFSM\" for hierarchy \"LockerFSM:inst\"" {  } { { "Locker.bdf" "inst" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { -128 136 352 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_MasterCode LockerFSM.vhd(37) " "VHDL Signal Declaration warning at LockerFSM.vhd(37): used explicit default value for signal \"s_MasterCode\" because signal was never assigned a value" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_count LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"s_count\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_SuperCode LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"s_SuperCode\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_penalty LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"s_penalty\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UserEnable LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"UserEnable\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TimeVal LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"TimeVal\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OpenLock LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"OpenLock\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_show LockerFSM.vhd(50) " "VHDL Process Statement warning at LockerFSM.vhd(50): inferring latch(es) for signal or variable \"s_show\", which holds its previous value in one or more paths through the process" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1464953759562 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_show\[0\] LockerFSM.vhd(50) " "Inferred latch for \"s_show\[0\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_show\[1\] LockerFSM.vhd(50) " "Inferred latch for \"s_show\[1\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_show\[2\] LockerFSM.vhd(50) " "Inferred latch for \"s_show\[2\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_show\[3\] LockerFSM.vhd(50) " "Inferred latch for \"s_show\[3\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_show\[4\] LockerFSM.vhd(50) " "Inferred latch for \"s_show\[4\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OpenLock LockerFSM.vhd(50) " "Inferred latch for \"OpenLock\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimeVal LockerFSM.vhd(50) " "Inferred latch for \"TimeVal\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UserEnable LockerFSM.vhd(50) " "Inferred latch for \"UserEnable\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[0\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[0\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[1\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[1\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[2\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[2\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[3\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[3\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[4\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[4\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[5\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[5\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[6\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[6\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[7\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[7\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[8\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[8\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[9\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[9\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[10\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[10\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[11\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[11\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[12\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[12\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[13\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[13\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[14\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[14\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[15\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[15\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[16\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[16\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[17\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[17\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[18\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[18\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[19\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[19\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[20\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[20\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[21\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[21\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[22\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[22\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[23\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[23\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[24\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[24\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[25\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[25\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[26\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[26\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[27\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[27\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[28\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[28\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[29\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[29\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_penalty\[30\] LockerFSM.vhd(50) " "Inferred latch for \"s_penalty\[30\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[0\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[0\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[1\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[1\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[2\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[2\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[3\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[3\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[4\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[4\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[5\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[5\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[6\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[6\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[7\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[7\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[8\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[8\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[9\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[9\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[10\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[10\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[11\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[11\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[12\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[12\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[13\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[13\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[14\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[14\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_SuperCode\[15\] LockerFSM.vhd(50) " "Inferred latch for \"s_SuperCode\[15\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[0\] LockerFSM.vhd(50) " "Inferred latch for \"s_count\[0\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[1\] LockerFSM.vhd(50) " "Inferred latch for \"s_count\[1\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[2\] LockerFSM.vhd(50) " "Inferred latch for \"s_count\[2\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_count\[3\] LockerFSM.vhd(50) " "Inferred latch for \"s_count\[3\]\" at LockerFSM.vhd(50)" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953759577 "|Locker|LockerFSM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerAuxFSM TimerAuxFSM:inst8 " "Elaborating entity \"TimerAuxFSM\" for hierarchy \"TimerAuxFSM:inst8\"" {  } { { "Locker.bdf" "inst8" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 88 88 280 200 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst99 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst99\"" {  } { { "Locker.bdf" "inst99" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 152 -440 -272 232 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterDisplay CounterDisplay:inst7 " "Elaborating entity \"CounterDisplay\" for hierarchy \"CounterDisplay:inst7\"" {  } { { "Locker.bdf" "inst7" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 40 472 680 120 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GoDisplay GoDisplay:inst12 " "Elaborating entity \"GoDisplay\" for hierarchy \"GoDisplay:inst12\"" {  } { { "Locker.bdf" "inst12" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { -64 472 648 16 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953759640 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LockerFSM:inst\|s_show\[3\] LockerFSM:inst\|s_show\[4\] " "Duplicate LATCH primitive \"LockerFSM:inst\|s_show\[3\]\" merged with LATCH primitive \"LockerFSM:inst\|s_show\[4\]\"" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1464953761228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LockerFSM:inst\|s_show\[2\] LockerFSM:inst\|s_show\[4\] " "Duplicate LATCH primitive \"LockerFSM:inst\|s_show\[2\]\" merged with LATCH primitive \"LockerFSM:inst\|s_show\[4\]\"" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1464953761228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LockerFSM:inst\|s_show\[1\] LockerFSM:inst\|s_show\[4\] " "Duplicate LATCH primitive \"LockerFSM:inst\|s_show\[1\]\" merged with LATCH primitive \"LockerFSM:inst\|s_show\[4\]\"" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1464953761228 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LockerFSM:inst\|s_show\[0\] LockerFSM:inst\|s_show\[4\] " "Duplicate LATCH primitive \"LockerFSM:inst\|s_show\[0\]\" merged with LATCH primitive \"LockerFSM:inst\|s_show\[4\]\"" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1464953761228 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_count\[0\] " "Latch LockerFSM:inst\|s_count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.BeginLocker " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.BeginLocker" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_count\[3\] " "Latch LockerFSM:inst\|s_count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.BeginLocker " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.BeginLocker" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_count\[1\] " "Latch LockerFSM:inst\|s_count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.BeginLocker " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.BeginLocker" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_count\[2\] " "Latch LockerFSM:inst\|s_count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.BeginLocker " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.BeginLocker" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_show\[4\] " "Latch LockerFSM:inst\|s_show\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CloseLocker " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CloseLocker" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[0\] " "Latch LockerFSM:inst\|s_SuperCode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[1\] " "Latch LockerFSM:inst\|s_SuperCode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[2\] " "Latch LockerFSM:inst\|s_SuperCode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[3\] " "Latch LockerFSM:inst\|s_SuperCode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[4\] " "Latch LockerFSM:inst\|s_SuperCode\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[5\] " "Latch LockerFSM:inst\|s_SuperCode\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[6\] " "Latch LockerFSM:inst\|s_SuperCode\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[7\] " "Latch LockerFSM:inst\|s_SuperCode\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[8\] " "Latch LockerFSM:inst\|s_SuperCode\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[9\] " "Latch LockerFSM:inst\|s_SuperCode\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[10\] " "Latch LockerFSM:inst\|s_SuperCode\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[11\] " "Latch LockerFSM:inst\|s_SuperCode\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[12\] " "Latch LockerFSM:inst\|s_SuperCode\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[13\] " "Latch LockerFSM:inst\|s_SuperCode\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[14\] " "Latch LockerFSM:inst\|s_SuperCode\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_SuperCode\[15\] " "Latch LockerFSM:inst\|s_SuperCode\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CHangePassword " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CHangePassword" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[1\] " "Latch LockerFSM:inst\|s_penalty\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[2\] " "Latch LockerFSM:inst\|s_penalty\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[3\] " "Latch LockerFSM:inst\|s_penalty\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CompareMaster " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CompareMaster" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[4\] " "Latch LockerFSM:inst\|s_penalty\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[5\] " "Latch LockerFSM:inst\|s_penalty\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CompareMaster " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CompareMaster" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[6\] " "Latch LockerFSM:inst\|s_penalty\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CompareMaster " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CompareMaster" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[7\] " "Latch LockerFSM:inst\|s_penalty\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.CompareMaster " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.CompareMaster" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[8\] " "Latch LockerFSM:inst\|s_penalty\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[9\] " "Latch LockerFSM:inst\|s_penalty\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[10\] " "Latch LockerFSM:inst\|s_penalty\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[11\] " "Latch LockerFSM:inst\|s_penalty\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[12\] " "Latch LockerFSM:inst\|s_penalty\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[13\] " "Latch LockerFSM:inst\|s_penalty\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[14\] " "Latch LockerFSM:inst\|s_penalty\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[15\] " "Latch LockerFSM:inst\|s_penalty\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[16\] " "Latch LockerFSM:inst\|s_penalty\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[17\] " "Latch LockerFSM:inst\|s_penalty\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[18\] " "Latch LockerFSM:inst\|s_penalty\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[19\] " "Latch LockerFSM:inst\|s_penalty\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[20\] " "Latch LockerFSM:inst\|s_penalty\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[21\] " "Latch LockerFSM:inst\|s_penalty\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[22\] " "Latch LockerFSM:inst\|s_penalty\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[23\] " "Latch LockerFSM:inst\|s_penalty\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[24\] " "Latch LockerFSM:inst\|s_penalty\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[25\] " "Latch LockerFSM:inst\|s_penalty\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[26\] " "Latch LockerFSM:inst\|s_penalty\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[27\] " "Latch LockerFSM:inst\|s_penalty\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[28\] " "Latch LockerFSM:inst\|s_penalty\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[29\] " "Latch LockerFSM:inst\|s_penalty\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LockerFSM:inst\|s_penalty\[30\] " "Latch LockerFSM:inst\|s_penalty\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LockerFSM:inst\|s_currentState.InitialState " "Ports D and ENA on the latch are fed by the same signal LockerFSM:inst\|s_currentState.InitialState" {  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1464953761228 ""}  } { { "LockerFSM.vhd" "" { Text "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/LockerFSM.vhd" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1464953761228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 80 696 874 96 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1464953761742 "|Locker|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 80 696 874 96 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1464953761742 "|Locker|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { 80 696 874 96 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1464953761742 "|Locker|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { -40 672 850 -24 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1464953761742 "|Locker|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Locker.bdf" "" { Schematic "C:/Users/Rui/Downloads/LSDig-mini-projeto-P20-NMec79970-NMec79926/Projeto Final v2/Locker.bdf" { { -24 672 850 -8 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1464953761742 "|Locker|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1464953761742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1464953761936 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1464953763352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1464953763352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "739 " "Implemented 739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1464953763537 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1464953763537 ""} { "Info" "ICUT_CUT_TM_LCELLS" "670 " "Implemented 670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1464953763537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1464953763537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464953763590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 12:36:03 2016 " "Processing ended: Fri Jun 03 12:36:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464953763590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464953763590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464953763590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464953763590 ""}
